{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688144619407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688144619407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:03:39 2023 " "Processing started: Fri Jun 30 14:03:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688144619407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144619407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144619407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688144619651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688144619651 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "DE2_115.v(429) " "Verilog HDL Event Control warning at DE2_115.v(429): Event Control contains a complex event expression" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 429 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1688144625255 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115.v(520) " "Verilog HDL warning at DE2_115.v(520): extended using \"x\" or \"z\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 520 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688144625256 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115.v(600) " "Verilog HDL warning at DE2_115.v(600): extended using \"x\" or \"z\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 600 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688144625256 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115.v(633) " "Verilog HDL warning at DE2_115.v(633): extended using \"x\" or \"z\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 633 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688144625256 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115.v(634) " "Verilog HDL warning at DE2_115.v(634): extended using \"x\" or \"z\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 634 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688144625256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_115.v 13 13 " "Found 13 design units, including 13 entities, in source file DE2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688144625257 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688144625257 ""} { "Info" "ISGN_ENTITY_NAME" "3 add " "Found entity 3: add" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688144625257 ""} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Found entity 4: alu" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688144625257 ""} { "Info" "ISGN_ENTITY_NAME" "5 aluControl " "Found entity 5: aluControl" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688144625257 ""} { "Info" "ISGN_ENTITY_NAME" "6 control " "Found entity 6: control" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 551 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688144625257 ""} { "Info" "ISGN_ENTITY_NAME" "7 dataMemory " "Found entity 7: dataMemory" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 572 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688144625257 ""} { "Info" "ISGN_ENTITY_NAME" "8 immGen " "Found entity 8: immGen" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 589 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688144625257 ""} { "Info" "ISGN_ENTITY_NAME" "9 instructionMemory " "Found entity 9: instructionMemory" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688144625257 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux2In " "Found entity 10: mux2In" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688144625257 ""} { "Info" "ISGN_ENTITY_NAME" "11 pc " "Found entity 11: pc" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 650 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688144625257 ""} { "Info" "ISGN_ENTITY_NAME" "12 registerMem " "Found entity 12: registerMem" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688144625257 ""} { "Info" "ISGN_ENTITY_NAME" "13 seg7 " "Found entity 13: seg7" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 727 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688144625257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688144625291 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE2_115.v(431) " "Verilog HDL assignment warning at DE2_115.v(431): truncated value with size 32 to match size of target (5)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688144625292 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE2_115.v(432) " "Verilog HDL assignment warning at DE2_115.v(432): truncated value with size 32 to match size of target (5)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688144625292 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..5\] DE2_115.v(221) " "Output port \"LEDG\[8..5\]\" at DE2_115.v(221) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE2_115.v(270) " "Output port \"VGA_B\" at DE2_115.v(270) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE2_115.v(273) " "Output port \"VGA_G\" at DE2_115.v(273) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE2_115.v(275) " "Output port \"VGA_R\" at DE2_115.v(275) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA DE2_115.v(309) " "Output port \"ENET0_TX_DATA\" at DE2_115.v(309) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 309 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA DE2_115.v(328) " "Output port \"ENET1_TX_DATA\" at DE2_115.v(328) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 328 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_115.v(340) " "Output port \"OTG_ADDR\" at DE2_115.v(340) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 340 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N DE2_115.v(342) " "Output port \"OTG_DACK_N\" at DE2_115.v(342) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 342 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE2_115.v(356) " "Output port \"DRAM_ADDR\" at DE2_115.v(356) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE2_115.v(357) " "Output port \"DRAM_BA\" at DE2_115.v(357) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE2_115.v(363) " "Output port \"DRAM_DQM\" at DE2_115.v(363) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 363 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_115.v(368) " "Output port \"SRAM_ADDR\" at DE2_115.v(368) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115.v(377) " "Output port \"FL_ADDR\" at DE2_115.v(377) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115.v(218) " "Output port \"SMA_CLKOUT\" at DE2_115.v(218) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_115.v(244) " "Output port \"LCD_BLON\" at DE2_115.v(244) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_115.v(246) " "Output port \"LCD_EN\" at DE2_115.v(246) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_115.v(247) " "Output port \"LCD_ON\" at DE2_115.v(247) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_115.v(248) " "Output port \"LCD_RS\" at DE2_115.v(248) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_115.v(249) " "Output port \"LCD_RW\" at DE2_115.v(249) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE2_115.v(252) " "Output port \"UART_CTS\" at DE2_115.v(252) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115.v(255) " "Output port \"UART_TXD\" at DE2_115.v(255) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_115.v(264) " "Output port \"SD_CLK\" at DE2_115.v(264) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE2_115.v(271) " "Output port \"VGA_BLANK_N\" at DE2_115.v(271) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE2_115.v(272) " "Output port \"VGA_CLK\" at DE2_115.v(272) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE2_115.v(274) " "Output port \"VGA_HS\" at DE2_115.v(274) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE2_115.v(276) " "Output port \"VGA_SYNC_N\" at DE2_115.v(276) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE2_115.v(277) " "Output port \"VGA_VS\" at DE2_115.v(277) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_115.v(283) " "Output port \"AUD_DACDAT\" at DE2_115.v(283) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_115.v(285) " "Output port \"AUD_XCK\" at DE2_115.v(285) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK DE2_115.v(288) " "Output port \"EEP_I2C_SCLK\" at DE2_115.v(288) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_115.v(292) " "Output port \"I2C_SCLK\" at DE2_115.v(292) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK DE2_115.v(296) " "Output port \"ENET0_GTX_CLK\" at DE2_115.v(296) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC DE2_115.v(299) " "Output port \"ENET0_MDC\" at DE2_115.v(299) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N DE2_115.v(301) " "Output port \"ENET0_RST_N\" at DE2_115.v(301) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN DE2_115.v(310) " "Output port \"ENET0_TX_EN\" at DE2_115.v(310) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 310 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER DE2_115.v(311) " "Output port \"ENET0_TX_ER\" at DE2_115.v(311) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 311 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK DE2_115.v(315) " "Output port \"ENET1_GTX_CLK\" at DE2_115.v(315) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC DE2_115.v(318) " "Output port \"ENET1_MDC\" at DE2_115.v(318) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 318 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N DE2_115.v(320) " "Output port \"ENET1_RST_N\" at DE2_115.v(320) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN DE2_115.v(329) " "Output port \"ENET1_TX_EN\" at DE2_115.v(329) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 329 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER DE2_115.v(330) " "Output port \"ENET1_TX_ER\" at DE2_115.v(330) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 330 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE2_115.v(336) " "Output port \"TD_RESET_N\" at DE2_115.v(336) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 336 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_115.v(341) " "Output port \"OTG_CS_N\" at DE2_115.v(341) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 341 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625294 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_115.v(348) " "Output port \"OTG_RD_N\" at DE2_115.v(348) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 348 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_115.v(349) " "Output port \"OTG_RST_N\" at DE2_115.v(349) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 349 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N DE2_115.v(350) " "Output port \"OTG_WE_N\" at DE2_115.v(350) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 350 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE2_115.v(358) " "Output port \"DRAM_CAS_N\" at DE2_115.v(358) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE2_115.v(359) " "Output port \"DRAM_CKE\" at DE2_115.v(359) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE2_115.v(360) " "Output port \"DRAM_CLK\" at DE2_115.v(360) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 360 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE2_115.v(361) " "Output port \"DRAM_CS_N\" at DE2_115.v(361) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 361 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE2_115.v(364) " "Output port \"DRAM_RAS_N\" at DE2_115.v(364) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 364 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE2_115.v(365) " "Output port \"DRAM_WE_N\" at DE2_115.v(365) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 365 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_115.v(369) " "Output port \"SRAM_CE_N\" at DE2_115.v(369) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 369 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_115.v(371) " "Output port \"SRAM_LB_N\" at DE2_115.v(371) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 371 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_115.v(372) " "Output port \"SRAM_OE_N\" at DE2_115.v(372) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 372 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_115.v(373) " "Output port \"SRAM_UB_N\" at DE2_115.v(373) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_115.v(374) " "Output port \"SRAM_WE_N\" at DE2_115.v(374) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 374 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115.v(378) " "Output port \"FL_CE_N\" at DE2_115.v(378) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 378 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115.v(380) " "Output port \"FL_OE_N\" at DE2_115.v(380) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 380 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_115.v(381) " "Output port \"FL_RST_N\" at DE2_115.v(381) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 381 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115.v(383) " "Output port \"FL_WE_N\" at DE2_115.v(383) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2_115.v(384) " "Output port \"FL_WP_N\" at DE2_115.v(384) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_N1 DE2_115.v(395) " "Output port \"HSMC_CLKOUT_N1\" at DE2_115.v(395) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 395 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_N2 DE2_115.v(396) " "Output port \"HSMC_CLKOUT_N2\" at DE2_115.v(396) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 396 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P1 DE2_115.v(397) " "Output port \"HSMC_CLKOUT_P1\" at DE2_115.v(397) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 397 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P2 DE2_115.v(398) " "Output port \"HSMC_CLKOUT_P2\" at DE2_115.v(398) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 398 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 DE2_115.v(399) " "Output port \"HSMC_CLKOUT0\" at DE2_115.v(399) has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688144625295 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "DE2_115.v" "dp" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688144625302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc datapath:dp\|pc:pcDP " "Elaborating entity \"pc\" for hierarchy \"datapath:dp\|pc:pcDP\"" {  } { { "DE2_115.v" "pcDP" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688144625310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory datapath:dp\|instructionMemory:insMem " "Elaborating entity \"instructionMemory\" for hierarchy \"datapath:dp\|instructionMemory:insMem\"" {  } { { "DE2_115.v" "insMem" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688144625313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control datapath:dp\|control:ctrlDP " "Elaborating entity \"control\" for hierarchy \"datapath:dp\|control:ctrlDP\"" {  } { { "DE2_115.v" "ctrlDP" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688144625328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerMem datapath:dp\|registerMem:regMem " "Elaborating entity \"registerMem\" for hierarchy \"datapath:dp\|registerMem:regMem\"" {  } { { "DE2_115.v" "regMem" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688144625332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen datapath:dp\|immGen:immGen " "Elaborating entity \"immGen\" for hierarchy \"datapath:dp\|immGen:immGen\"" {  } { { "DE2_115.v" "immGen" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688144625401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluControl datapath:dp\|aluControl:aluControl " "Elaborating entity \"aluControl\" for hierarchy \"datapath:dp\|aluControl:aluControl\"" {  } { { "DE2_115.v" "aluControl" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688144625413 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct7ACtrl DE2_115.v(529) " "Verilog HDL or VHDL warning at DE2_115.v(529): object \"funct7ACtrl\" assigned a value but never read" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 529 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1688144625414 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DE2_115.v(541) " "Verilog HDL Case Statement warning at DE2_115.v(541): incomplete case statement has no default case item" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 541 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1688144625414 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DE2_115.v(537) " "Verilog HDL Case Statement warning at DE2_115.v(537): incomplete case statement has no default case item" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1688144625414 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluCtrlACtrl DE2_115.v(537) " "Verilog HDL Always Construct warning at DE2_115.v(537): inferring latch(es) for variable \"aluCtrlACtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688144625414 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtrlACtrl\[0\] DE2_115.v(537) " "Inferred latch for \"aluCtrlACtrl\[0\]\" at DE2_115.v(537)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625414 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtrlACtrl\[1\] DE2_115.v(537) " "Inferred latch for \"aluCtrlACtrl\[1\]\" at DE2_115.v(537)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625414 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtrlACtrl\[2\] DE2_115.v(537) " "Inferred latch for \"aluCtrlACtrl\[2\]\" at DE2_115.v(537)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625414 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtrlACtrl\[3\] DE2_115.v(537) " "Inferred latch for \"aluCtrlACtrl\[3\]\" at DE2_115.v(537)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625414 "|DE2_115|datapath:dp|aluControl:aluControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add datapath:dp\|add:add4 " "Elaborating entity \"add\" for hierarchy \"datapath:dp\|add:add4\"" {  } { { "DE2_115.v" "add4" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688144625416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu\"" {  } { { "DE2_115.v" "alu" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688144625418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE2_115.v(511) " "Verilog HDL assignment warning at DE2_115.v(511): truncated value with size 32 to match size of target (1)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688144625418 "|DE2_115|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory datapath:dp\|dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"datapath:dp\|dataMemory:dataMem\"" {  } { { "DE2_115.v" "dataMem" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688144625422 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readDataDM DE2_115.v(580) " "Verilog HDL Always Construct warning at DE2_115.v(580): inferring latch(es) for variable \"readDataDM\", which holds its previous value in one or more paths through the always construct" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688144625423 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[0\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[0\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625427 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[1\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[1\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[2\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[2\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[3\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[3\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[4\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[4\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[5\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[5\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[6\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[6\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[7\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[7\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[8\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[8\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[9\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[9\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[10\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[10\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[11\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[11\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[12\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[12\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[13\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[13\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[14\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[14\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[15\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[15\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[16\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[16\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[17\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[17\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[18\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[18\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[19\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[19\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[20\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[20\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[21\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[21\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[22\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[22\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[23\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[23\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[24\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[24\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[25\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[25\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[26\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[26\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[27\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[27\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[28\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[28\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[29\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[29\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[30\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[30\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataDM\[31\] DE2_115.v(580) " "Inferred latch for \"readDataDM\[31\]\" at DE2_115.v(580)" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144625428 "|DE2_115|datapath:dp|dataMemory:dataMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2In datapath:dp\|mux2In:muxAdds " "Elaborating entity \"mux2In\" for hierarchy \"datapath:dp\|mux2In:muxAdds\"" {  } { { "DE2_115.v" "muxAdds" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688144625432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:seg7_7 " "Elaborating entity \"seg7\" for hierarchy \"seg7:seg7_7\"" {  } { { "DE2_115.v" "seg7_7" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688144625435 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|dataMemory:dataMem\|memoriaDeDados " "RAM logic \"datapath:dp\|dataMemory:dataMem\|memoriaDeDados\" is uninferred due to asynchronous read logic" {  } { { "DE2_115.v" "memoriaDeDados" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 576 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1688144626103 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1688144626103 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1688144646019 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 258 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 259 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 260 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 261 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 265 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 281 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 282 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 284 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 289 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 293 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 300 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 319 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "bidirectional pin \"OTG_FSPEED\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "bidirectional pin \"OTG_LSPEED\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 400 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 400 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 400 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 400 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[0\] " "bidirectional pin \"HSMC_RX_D_N\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[1\] " "bidirectional pin \"HSMC_RX_D_N\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[2\] " "bidirectional pin \"HSMC_RX_D_N\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[3\] " "bidirectional pin \"HSMC_RX_D_N\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[4\] " "bidirectional pin \"HSMC_RX_D_N\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[5\] " "bidirectional pin \"HSMC_RX_D_N\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[6\] " "bidirectional pin \"HSMC_RX_D_N\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[7\] " "bidirectional pin \"HSMC_RX_D_N\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[8\] " "bidirectional pin \"HSMC_RX_D_N\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[9\] " "bidirectional pin \"HSMC_RX_D_N\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[10\] " "bidirectional pin \"HSMC_RX_D_N\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[11\] " "bidirectional pin \"HSMC_RX_D_N\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[12\] " "bidirectional pin \"HSMC_RX_D_N\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[13\] " "bidirectional pin \"HSMC_RX_D_N\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[14\] " "bidirectional pin \"HSMC_RX_D_N\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[15\] " "bidirectional pin \"HSMC_RX_D_N\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[16\] " "bidirectional pin \"HSMC_RX_D_N\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[0\] " "bidirectional pin \"HSMC_RX_D_P\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[1\] " "bidirectional pin \"HSMC_RX_D_P\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[2\] " "bidirectional pin \"HSMC_RX_D_P\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[3\] " "bidirectional pin \"HSMC_RX_D_P\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[4\] " "bidirectional pin \"HSMC_RX_D_P\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[5\] " "bidirectional pin \"HSMC_RX_D_P\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[6\] " "bidirectional pin \"HSMC_RX_D_P\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[7\] " "bidirectional pin \"HSMC_RX_D_P\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[8\] " "bidirectional pin \"HSMC_RX_D_P\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[9\] " "bidirectional pin \"HSMC_RX_D_P\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[10\] " "bidirectional pin \"HSMC_RX_D_P\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[11\] " "bidirectional pin \"HSMC_RX_D_P\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[12\] " "bidirectional pin \"HSMC_RX_D_P\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[13\] " "bidirectional pin \"HSMC_RX_D_P\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[14\] " "bidirectional pin \"HSMC_RX_D_P\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[15\] " "bidirectional pin \"HSMC_RX_D_P\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[16\] " "bidirectional pin \"HSMC_RX_D_P\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[0\] " "bidirectional pin \"HSMC_TX_D_N\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[1\] " "bidirectional pin \"HSMC_TX_D_N\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[2\] " "bidirectional pin \"HSMC_TX_D_N\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[3\] " "bidirectional pin \"HSMC_TX_D_N\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[4\] " "bidirectional pin \"HSMC_TX_D_N\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[5\] " "bidirectional pin \"HSMC_TX_D_N\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[6\] " "bidirectional pin \"HSMC_TX_D_N\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[7\] " "bidirectional pin \"HSMC_TX_D_N\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[8\] " "bidirectional pin \"HSMC_TX_D_N\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[9\] " "bidirectional pin \"HSMC_TX_D_N\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[10\] " "bidirectional pin \"HSMC_TX_D_N\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[11\] " "bidirectional pin \"HSMC_TX_D_N\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[12\] " "bidirectional pin \"HSMC_TX_D_N\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[13\] " "bidirectional pin \"HSMC_TX_D_N\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[14\] " "bidirectional pin \"HSMC_TX_D_N\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[15\] " "bidirectional pin \"HSMC_TX_D_N\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[16\] " "bidirectional pin \"HSMC_TX_D_N\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[0\] " "bidirectional pin \"HSMC_TX_D_P\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[1\] " "bidirectional pin \"HSMC_TX_D_P\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[2\] " "bidirectional pin \"HSMC_TX_D_P\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[3\] " "bidirectional pin \"HSMC_TX_D_P\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[4\] " "bidirectional pin \"HSMC_TX_D_P\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[5\] " "bidirectional pin \"HSMC_TX_D_P\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[6\] " "bidirectional pin \"HSMC_TX_D_P\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[7\] " "bidirectional pin \"HSMC_TX_D_P\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[8\] " "bidirectional pin \"HSMC_TX_D_P\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[9\] " "bidirectional pin \"HSMC_TX_D_P\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[10\] " "bidirectional pin \"HSMC_TX_D_P\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[11\] " "bidirectional pin \"HSMC_TX_D_P\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[12\] " "bidirectional pin \"HSMC_TX_D_P\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[13\] " "bidirectional pin \"HSMC_TX_D_P\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[14\] " "bidirectional pin \"HSMC_TX_D_P\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[15\] " "bidirectional pin \"HSMC_TX_D_P\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[16\] " "bidirectional pin \"HSMC_TX_D_P\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1688144646192 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1688144646192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[1\] " "Latch datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646269 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[2\] " "Latch datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[5\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646269 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[0\] " "Latch datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646269 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[0\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646269 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[1\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646269 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[2\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646269 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[3\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646269 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[4\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646269 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[5\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646269 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[6\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[7\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[8\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[9\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[10\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[11\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[12\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[13\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[14\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[15\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[16\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[17\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[20\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[21\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[19\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646270 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[18\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646271 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[31\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646271 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[30\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646271 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[29\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646271 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[28\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646271 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[27\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646271 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[26\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646271 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[25\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646271 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[24\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646271 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[23\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646271 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|dataMemory:dataMem\|readDataDM\[22\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 656 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688144646271 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688144646271 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 329 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|OTG_DACK_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|OTG_DACK_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 350 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 361 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 371 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 373 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 378 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 380 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_N1 GND " "Pin \"HSMC_CLKOUT_N1\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|HSMC_CLKOUT_N1"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_N2 GND " "Pin \"HSMC_CLKOUT_N2\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|HSMC_CLKOUT_N2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P1 GND " "Pin \"HSMC_CLKOUT_P1\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|HSMC_CLKOUT_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P2 GND " "Pin \"HSMC_CLKOUT_P2\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|HSMC_CLKOUT_P2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688144658939 "|DE2_115|HSMC_CLKOUT0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688144658939 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688144659436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[1\] " "LATCH primitive \"datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[1\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688144664557 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[2\] " "LATCH primitive \"datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[2\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688144664558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[0\] " "LATCH primitive \"datapath:dp\|aluControl:aluControl\|aluCtrlACtrl\[0\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 537 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688144664558 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1688144667724 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.map.smsg " "Generated suppressed messages file /home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144668168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688144669112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688144669112 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "73 " "Design contains 73 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 212 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 213 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 217 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 225 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 253 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 267 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 280 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 298 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 304 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 306 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 308 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 312 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 316 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 317 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 321 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 322 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 325 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 326 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 327 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 333 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 335 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 337 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 344 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|OTG_DREQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 344 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|OTG_DREQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|OTG_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 353 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 382 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_N1 " "No output dependent on input pin \"HSMC_CLKIN_N1\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|HSMC_CLKIN_N1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_N2 " "No output dependent on input pin \"HSMC_CLKIN_N2\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 391 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|HSMC_CLKIN_N2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 392 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 393 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|HSMC_CLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 394 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688144670326 "|DE2_115|HSMC_CLKIN0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1688144670326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29545 " "Implemented 29545 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "77 " "Implemented 77 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688144670327 ""} { "Info" "ICUT_CUT_TM_OPINS" "235 " "Implemented 235 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688144670327 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "213 " "Implemented 213 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1688144670327 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29020 " "Implemented 29020 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688144670327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688144670327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 599 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 599 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688144670361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:04:30 2023 " "Processing ended: Fri Jun 30 14:04:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688144670361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688144670361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688144670361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688144670361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1688144671472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688144671472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:04:31 2023 " "Processing started: Fri Jun 30 14:04:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688144671472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1688144671472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1688144671473 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1688144671494 ""}
{ "Info" "0" "" "Project  = DE2_115" {  } {  } 0 0 "Project  = DE2_115" 0 0 "Fitter" 0 0 1688144671495 ""}
{ "Info" "0" "" "Revision = DE2_115" {  } {  } 0 0 "Revision = DE2_115" 0 0 "Fitter" 0 0 1688144671495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1688144671669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1688144671669 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1688144671723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688144671754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688144671754 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688144672189 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1688144672195 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688144672412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688144672412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688144672412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688144672412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688144672412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688144672412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688144672412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688144672412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688144672412 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1688144672412 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 30725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688144672459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 30727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688144672459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 30729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688144672459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 30731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688144672459 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1688144672459 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1688144672472 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1688144678691 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1688144678712 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1688144678788 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_115.SDC " "Synopsys Design Constraints File file not found: 'DE2_115.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1688144678789 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register readFPGA_\[0\] KEY\[2\] " "Register readFPGA_\[0\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688144678837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688144678837 "|DE2_115|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register datapath:dp\|pc:pcDP\|pcOut\[2\] KEY\[0\] " "Register datapath:dp\|pc:pcDP\|pcOut\[2\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688144678837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688144678837 "|DE2_115|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "datapath:dp\|pc:pcDP\|pcOut\[2\] " "Node: datapath:dp\|pc:pcDP\|pcOut\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[24\] datapath:dp\|pc:pcDP\|pcOut\[2\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[24\] is being clocked by datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688144678837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688144678837 "|DE2_115|datapath:dp|pc:pcDP|pcOut[2]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1688144678937 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1688144678960 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1688144678960 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1688144678960 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1688144678960 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1688144678960 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1688144678960 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1688144678960 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:dp\|control:ctrlDP\|Decoder0~1  " "Automatically promoted node datapath:dp\|control:ctrlDP\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688144680423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:dp\|mux2In:muxDataMem\|out\[0\]~1 " "Destination node datapath:dp\|mux2In:muxDataMem\|out\[0\]~1" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 644 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 17916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688144680423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:dp\|mux2In:muxDataMem\|out\[1\]~3 " "Destination node datapath:dp\|mux2In:muxDataMem\|out\[1\]~3" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 644 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 17946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688144680423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:dp\|mux2In:muxDataMem\|out\[2\]~4 " "Destination node datapath:dp\|mux2In:muxDataMem\|out\[2\]~4" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 644 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 17975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688144680423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:dp\|mux2In:muxDataMem\|out\[3\]~5 " "Destination node datapath:dp\|mux2In:muxDataMem\|out\[3\]~5" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 644 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 17996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688144680423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:dp\|mux2In:muxDataMem\|out\[4\]~6 " "Destination node datapath:dp\|mux2In:muxDataMem\|out\[4\]~6" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 644 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 18007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688144680423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:dp\|mux2In:muxDataMem\|out\[5\]~7 " "Destination node datapath:dp\|mux2In:muxDataMem\|out\[5\]~7" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 644 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 18017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688144680423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:dp\|mux2In:muxDataMem\|out\[6\]~8 " "Destination node datapath:dp\|mux2In:muxDataMem\|out\[6\]~8" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 644 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 18027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688144680423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:dp\|mux2In:muxDataMem\|out\[7\]~9 " "Destination node datapath:dp\|mux2In:muxDataMem\|out\[7\]~9" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 644 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 18038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688144680423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:dp\|mux2In:muxDataMem\|out\[8\]~10 " "Destination node datapath:dp\|mux2In:muxDataMem\|out\[8\]~10" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 644 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 18046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688144680423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:dp\|mux2In:muxDataMem\|out\[9\]~11 " "Destination node datapath:dp\|mux2In:muxDataMem\|out\[9\]~11" {  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 644 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 18054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688144680423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1688144680423 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1688144680423 ""}  } { { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 561 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 17663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688144680423 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1688144681837 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688144681887 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688144681888 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688144681945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688144682028 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1688144682127 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1688144682127 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1688144682176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1688144682202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1688144682253 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1688144682253 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688144686276 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1688144686301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1688144689190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688144693767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1688144695003 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1688144702569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688144702569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1688144704673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X92_Y24 X103_Y36 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36" {  } { { "loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36"} { { 12 { 0 ""} 92 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1688144715416 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1688144715416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1688144719897 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1688144719897 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1688144719897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688144719899 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.62 " "Total time spent on timing analysis during the Fitter is 0.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1688144720501 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688144720655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688144722265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688144722277 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688144723880 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688144727527 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "168 Cyclone IV E " "168 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 213 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 214 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SMA_CLKIN } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 217 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { UART_RTS } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 254 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SD_WP_N } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { AUD_ADCDAT } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 280 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ENET0_LINK100 } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ENETCLK_25 } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 312 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ENET1_LINK100 } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 317 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { TD_CLK27 } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 333 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { TD_DATA[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { TD_DATA[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { TD_DATA[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { TD_DATA[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { TD_DATA[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { TD_DATA[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { TD_DATA[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { TD_DATA[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { TD_HS } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 335 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { TD_VS } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 337 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DREQ[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DREQ[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_INT[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 346 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_INT[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 346 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { IRDA_RXD } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 353 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_RY } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 2.5 V AH15 " "Pin HSMC_CLKIN0 uses I/O standard 2.5 V at AH15" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 394 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 258 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 259 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 260 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 284 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_FSPEED } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_LSPEED } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688144732658 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1688144732658 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "213 " "Following 213 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 258 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 259 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 260 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 284 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ENET0_MDIO } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 300 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 319 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_FSPEED } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { OTG_LSPEED } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_D[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 400 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_D[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 400 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_D[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 400 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_D[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 400 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[0\] a permanently disabled " "Pin HSMC_RX_D_N\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[1\] a permanently disabled " "Pin HSMC_RX_D_N\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[2\] a permanently disabled " "Pin HSMC_RX_D_N\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[3\] a permanently disabled " "Pin HSMC_RX_D_N\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[4\] a permanently disabled " "Pin HSMC_RX_D_N\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[5\] a permanently disabled " "Pin HSMC_RX_D_N\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[6\] a permanently disabled " "Pin HSMC_RX_D_N\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[7\] a permanently disabled " "Pin HSMC_RX_D_N\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[8\] a permanently disabled " "Pin HSMC_RX_D_N\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[8] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[9\] a permanently disabled " "Pin HSMC_RX_D_N\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[9] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[10\] a permanently disabled " "Pin HSMC_RX_D_N\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[10] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[11\] a permanently disabled " "Pin HSMC_RX_D_N\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[11] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[12\] a permanently disabled " "Pin HSMC_RX_D_N\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[12] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[13\] a permanently disabled " "Pin HSMC_RX_D_N\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[13] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[14\] a permanently disabled " "Pin HSMC_RX_D_N\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[14] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[15\] a permanently disabled " "Pin HSMC_RX_D_N\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[15] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[16\] a permanently disabled " "Pin HSMC_RX_D_N\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_N[16] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[0\] a permanently disabled " "Pin HSMC_RX_D_P\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[1\] a permanently disabled " "Pin HSMC_RX_D_P\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[2\] a permanently disabled " "Pin HSMC_RX_D_P\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[3\] a permanently disabled " "Pin HSMC_RX_D_P\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[4\] a permanently disabled " "Pin HSMC_RX_D_P\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[5\] a permanently disabled " "Pin HSMC_RX_D_P\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[6\] a permanently disabled " "Pin HSMC_RX_D_P\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[7\] a permanently disabled " "Pin HSMC_RX_D_P\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[8\] a permanently disabled " "Pin HSMC_RX_D_P\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[9\] a permanently disabled " "Pin HSMC_RX_D_P\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[10\] a permanently disabled " "Pin HSMC_RX_D_P\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[11\] a permanently disabled " "Pin HSMC_RX_D_P\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[12\] a permanently disabled " "Pin HSMC_RX_D_P\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[13\] a permanently disabled " "Pin HSMC_RX_D_P\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[14\] a permanently disabled " "Pin HSMC_RX_D_P\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[15\] a permanently disabled " "Pin HSMC_RX_D_P\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[16\] a permanently disabled " "Pin HSMC_RX_D_P\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[0\] a permanently disabled " "Pin HSMC_TX_D_N\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[1\] a permanently disabled " "Pin HSMC_TX_D_N\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[2\] a permanently disabled " "Pin HSMC_TX_D_N\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[3\] a permanently disabled " "Pin HSMC_TX_D_N\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[4\] a permanently disabled " "Pin HSMC_TX_D_N\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[5\] a permanently disabled " "Pin HSMC_TX_D_N\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[6\] a permanently disabled " "Pin HSMC_TX_D_N\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[7\] a permanently disabled " "Pin HSMC_TX_D_N\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[8\] a permanently disabled " "Pin HSMC_TX_D_N\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[8] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[9\] a permanently disabled " "Pin HSMC_TX_D_N\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[9] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[10\] a permanently disabled " "Pin HSMC_TX_D_N\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[10] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[11\] a permanently disabled " "Pin HSMC_TX_D_N\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[11] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[12\] a permanently disabled " "Pin HSMC_TX_D_N\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[12] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[13\] a permanently disabled " "Pin HSMC_TX_D_N\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[13] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[14\] a permanently disabled " "Pin HSMC_TX_D_N\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[14] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[15\] a permanently disabled " "Pin HSMC_TX_D_N\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[15] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[16\] a permanently disabled " "Pin HSMC_TX_D_N\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_N[16] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[0\] a permanently disabled " "Pin HSMC_TX_D_P\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[1\] a permanently disabled " "Pin HSMC_TX_D_P\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[2\] a permanently disabled " "Pin HSMC_TX_D_P\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[3\] a permanently disabled " "Pin HSMC_TX_D_P\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[4\] a permanently disabled " "Pin HSMC_TX_D_P\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[5\] a permanently disabled " "Pin HSMC_TX_D_P\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[6\] a permanently disabled " "Pin HSMC_TX_D_P\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[7\] a permanently disabled " "Pin HSMC_TX_D_P\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[8\] a permanently disabled " "Pin HSMC_TX_D_P\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[9\] a permanently disabled " "Pin HSMC_TX_D_P\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[10\] a permanently disabled " "Pin HSMC_TX_D_P\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[11\] a permanently disabled " "Pin HSMC_TX_D_P\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[12\] a permanently disabled " "Pin HSMC_TX_D_P\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[13\] a permanently disabled " "Pin HSMC_TX_D_P\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[14\] a permanently disabled " "Pin HSMC_TX_D_P\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[15\] a permanently disabled " "Pin HSMC_TX_D_P\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[16\] a permanently disabled " "Pin HSMC_TX_D_P\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "DE2_115.v" "" { Text "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688144732662 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1688144732662 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.fit.smsg " "Generated suppressed messages file /home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1688144733899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1426 " "Peak virtual memory: 1426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688144736169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:05:36 2023 " "Processing ended: Fri Jun 30 14:05:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688144736169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688144736169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688144736169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688144736169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1688144737384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688144737384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:05:37 2023 " "Processing started: Fri Jun 30 14:05:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688144737384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1688144737384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1688144737385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1688144737761 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1688144740220 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1688144740313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688144740629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:05:40 2023 " "Processing ended: Fri Jun 30 14:05:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688144740629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688144740629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688144740629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1688144740629 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1688144741319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1688144741765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688144741765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:05:41 2023 " "Processing started: Fri Jun 30 14:05:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688144741765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1688144741765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115 -c DE2_115 " "Command: quartus_sta DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1688144741765 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1688144741788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1688144742113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1688144742113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688144742143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688144742143 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1688144742952 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1688144743281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1688144743360 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_115.SDC " "Synopsys Design Constraints File file not found: 'DE2_115.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1688144743361 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register readFPGA_\[0\] KEY\[2\] " "Register readFPGA_\[0\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688144743412 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688144743412 "|DE2_115|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register datapath:dp\|pc:pcDP\|pcOut\[2\] KEY\[0\] " "Register datapath:dp\|pc:pcDP\|pcOut\[2\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688144743413 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688144743413 "|DE2_115|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "datapath:dp\|pc:pcDP\|pcOut\[2\] " "Node: datapath:dp\|pc:pcDP\|pcOut\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[3\] datapath:dp\|pc:pcDP\|pcOut\[2\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[3\] is being clocked by datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688144743413 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688144743413 "|DE2_115|datapath:dp|pc:pcDP|pcOut[2]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1688144743444 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1688144743467 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1688144743485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688144743486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688144743488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688144743489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688144743490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688144743490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144743491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144743491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144743491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144743491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144743491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688144743491 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1688144743556 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1688144743594 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1688144745236 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register readFPGA_\[0\] KEY\[2\] " "Register readFPGA_\[0\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688144745830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688144745830 "|DE2_115|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register datapath:dp\|pc:pcDP\|pcOut\[2\] KEY\[0\] " "Register datapath:dp\|pc:pcDP\|pcOut\[2\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688144745830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688144745830 "|DE2_115|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "datapath:dp\|pc:pcDP\|pcOut\[2\] " "Node: datapath:dp\|pc:pcDP\|pcOut\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[3\] datapath:dp\|pc:pcDP\|pcOut\[2\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[3\] is being clocked by datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688144745830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688144745830 "|DE2_115|datapath:dp|pc:pcDP|pcOut[2]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1688144745830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688144745852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688144745853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688144745855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688144745856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688144745857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144745858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144745858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144745858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144745858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144745858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688144745858 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1688144745918 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register readFPGA_\[0\] KEY\[2\] " "Register readFPGA_\[0\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688144746301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688144746301 "|DE2_115|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register datapath:dp\|pc:pcDP\|pcOut\[2\] KEY\[0\] " "Register datapath:dp\|pc:pcDP\|pcOut\[2\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688144746301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688144746301 "|DE2_115|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "datapath:dp\|pc:pcDP\|pcOut\[2\] " "Node: datapath:dp\|pc:pcDP\|pcOut\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[3\] datapath:dp\|pc:pcDP\|pcOut\[2\] " "Latch datapath:dp\|dataMemory:dataMem\|readDataDM\[3\] is being clocked by datapath:dp\|pc:pcDP\|pcOut\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688144746301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688144746301 "|DE2_115|datapath:dp|pc:pcDP|pcOut[2]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1688144746301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688144746323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688144746324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688144746325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688144746326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144746327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144746327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144746327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144746327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688144746327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688144746327 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688144746939 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688144746943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "748 " "Peak virtual memory: 748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688144747084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:05:47 2023 " "Processing ended: Fri Jun 30 14:05:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688144747084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688144747084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688144747084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1688144747084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1688144748283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688144748283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:05:48 2023 " "Processing started: Fri Jun 30 14:05:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688144748283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1688144748283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1688144748283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1688144748706 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115.vo /home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/simulation/modelsim/ simulation " "Generated file DE2_115.vo in folder \"/home/guto/Documentos/UFV/2023.1/OC1/TP02/FPGA/DE2_115/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1688144751220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688144751345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:05:51 2023 " "Processing ended: Fri Jun 30 14:05:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688144751345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688144751345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688144751345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1688144751345 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 623 s " "Quartus Prime Full Compilation was successful. 0 errors, 623 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1688144752038 ""}
