Classic Timing Analyzer report for Report1
Sun Apr 05 14:52:18 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. tpd
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.424 ns    ; D      ; inst10 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.765 ns    ; inst10 ; LIB_Q  ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.181 ns   ; CLK    ; QX     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.372 ns   ; D      ; inst10 ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 3.424 ns   ; D    ; inst10 ; CLK      ;
+-------+--------------+------------+------+--------+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+--------+-------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To    ; From Clock ;
+-------+--------------+------------+--------+-------+------------+
; N/A   ; None         ; 6.765 ns   ; inst10 ; LIB_Q ; CLK        ;
+-------+--------------+------------+--------+-------+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 11.181 ns       ; CLK  ; QX ;
; N/A   ; None              ; 11.037 ns       ; D    ; QX ;
+-------+-------------------+-----------------+------+----+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -3.372 ns ; D    ; inst10 ; CLK      ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun Apr 05 14:52:16 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Report1 -c Report1 --timing_analysis_only
Info: Only one processor detected - disabling parallel compilation
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst5" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst6~22"
    Warning: Node "inst1~19"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLK"
Info: tsu for register "inst10" (data pin = "D", clock pin = "CLK") is 3.424 ns
    Info: + Longest pin to register delay is 6.376 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_49; Fanout = 5; PIN Node = 'D'
        Info: 2: + IC(4.598 ns) + CELL(0.309 ns) = 6.376 ns; Loc. = LC_X1_Y4_N8; Fanout = 1; REG Node = 'inst10'
        Info: Total cell delay = 1.778 ns ( 27.89 % )
        Info: Total interconnect delay = 4.598 ns ( 72.11 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.989 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_50; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(0.809 ns) + CELL(0.711 ns) = 2.989 ns; Loc. = LC_X1_Y4_N8; Fanout = 1; REG Node = 'inst10'
        Info: Total cell delay = 2.180 ns ( 72.93 % )
        Info: Total interconnect delay = 0.809 ns ( 27.07 % )
Info: tco from clock "CLK" to destination pin "LIB_Q" through register "inst10" is 6.765 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.989 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_50; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(0.809 ns) + CELL(0.711 ns) = 2.989 ns; Loc. = LC_X1_Y4_N8; Fanout = 1; REG Node = 'inst10'
        Info: Total cell delay = 2.180 ns ( 72.93 % )
        Info: Total interconnect delay = 0.809 ns ( 27.07 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 3.552 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y4_N8; Fanout = 1; REG Node = 'inst10'
        Info: 2: + IC(1.444 ns) + CELL(2.108 ns) = 3.552 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'LIB_Q'
        Info: Total cell delay = 2.108 ns ( 59.35 % )
        Info: Total interconnect delay = 1.444 ns ( 40.65 % )
Info: Longest tpd from source pin "CLK" to destination pin "QX" is 11.181 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_50; Fanout = 5; CLK Node = 'CLK'
    Info: 2: + IC(0.000 ns) + CELL(5.730 ns) = 7.199 ns; Loc. = LC_X1_Y4_N2; Fanout = 4; COMB LOOP Node = 'inst6~22'
        Info: Loc. = LC_X1_Y4_N2; Node "inst6~22"
        Info: Loc. = LC_X1_Y4_N5; Node "inst1~19"
    Info: 3: + IC(0.474 ns) + CELL(0.292 ns) = 7.965 ns; Loc. = LC_X1_Y4_N4; Fanout = 1; COMB Node = 'inst4'
    Info: 4: + IC(1.092 ns) + CELL(2.124 ns) = 11.181 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'QX'
    Info: Total cell delay = 9.615 ns ( 85.99 % )
    Info: Total interconnect delay = 1.566 ns ( 14.01 % )
Info: th for register "inst10" (data pin = "D", clock pin = "CLK") is -3.372 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.989 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_50; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(0.809 ns) + CELL(0.711 ns) = 2.989 ns; Loc. = LC_X1_Y4_N8; Fanout = 1; REG Node = 'inst10'
        Info: Total cell delay = 2.180 ns ( 72.93 % )
        Info: Total interconnect delay = 0.809 ns ( 27.07 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.376 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_49; Fanout = 5; PIN Node = 'D'
        Info: 2: + IC(4.598 ns) + CELL(0.309 ns) = 6.376 ns; Loc. = LC_X1_Y4_N8; Fanout = 1; REG Node = 'inst10'
        Info: Total cell delay = 1.778 ns ( 27.89 % )
        Info: Total interconnect delay = 4.598 ns ( 72.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 126 megabytes
    Info: Processing ended: Sun Apr 05 14:52:18 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


