

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_26_2'
================================================================
* Date:           Sun Sep 15 02:59:39 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.893 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_2  |        8|        8|         7|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    267|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   3|      0|    109|    -|
|Memory           |        0|   -|     61|     32|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|    573|    160|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    634|    613|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_25ns_18ns_43_1_1_U64  |mul_25ns_18ns_43_1_1  |        0|   1|  0|  48|    0|
    |mul_25ns_25ns_50_1_1_U62  |mul_25ns_25ns_50_1_1  |        0|   2|  0|  48|    0|
    |mux_3_2_16_1_1_U63        |mux_3_2_16_1_1        |        0|   0|  0|  13|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   3|  0| 109|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                                   Module                                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_U      |neural_network_Pipeline_VITIS_LOOP_26_2_exp_x_msb_1_table_ROM_AUTO_1R      |        0|  25|  13|    0|    32|   25|     1|          800|
    |exp_x_msb_2_m_1_table_U  |neural_network_Pipeline_VITIS_LOOP_26_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R  |        0|  25|  13|    0|    32|   25|     1|          800|
    |f_x_lsb_table_U          |neural_network_Pipeline_VITIS_LOOP_26_2_f_x_lsb_table_ROM_AUTO_1R          |        0|  11|   6|    0|    32|   11|     1|          352|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                                                           |        0|  61|  32|    0|    96|   61|     3|         1952|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln249_fu_548_p2            |         +|   0|  0|  27|          20|          20|
    |add_ln26_fu_266_p2             |         +|   0|  0|  10|           2|           1|
    |exp_x_msb_2_lsb_m_1_fu_558_p2  |         +|   0|  0|  32|          25|          25|
    |sum_fu_669_p2                  |         +|   0|  0|  23|          16|          16|
    |y_l_fu_594_p2                  |         +|   0|  0|  32|          25|          25|
    |x_fu_288_p2                    |         -|   0|  0|  24|          17|          17|
    |and_ln202_fu_406_p2            |       and|   0|  0|   2|           1|           1|
    |icmp_ln202_1_fu_400_p2         |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln202_fu_394_p2           |      icmp|   0|  0|  13|           4|           3|
    |icmp_ln26_fu_260_p2            |      icmp|   0|  0|  10|           2|           2|
    |overf_1_fu_625_p2              |      icmp|   0|  0|  10|           2|           1|
    |or_ln202_1_fu_460_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_2_fu_466_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_3_fu_472_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_4_fu_478_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_fu_454_p2             |        or|   0|  0|   2|           1|           1|
    |overf_2_fu_639_p2              |        or|   0|  0|   2|           1|           1|
    |select_ln190_fu_586_p3         |    select|   0|  0|   2|           1|           2|
    |select_ln274_fu_655_p3         |    select|   0|  0|  16|           1|           2|
    |y_2_fu_608_p3                  |    select|   0|  0|  22|           1|          22|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    |overf_fu_332_p2                |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_1_fu_360_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_2_fu_374_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_3_fu_388_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_fu_346_p2            |       xor|   0|  0|   2|           1|           1|
    |y_fu_581_p2                    |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 267|         141|         163|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    2|          4|
    |i_fu_144                 |   9|          2|    2|          4|
    |sum_2_fu_140             |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |exp_x_msb_1_reg_765                    |  25|   0|   25|          0|
    |exp_x_msb_1_reg_765_pp0_iter4_reg      |  25|   0|   25|          0|
    |exp_x_msb_2_lsb_m_1_reg_760            |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_reg_744                |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_reg_744_pp0_iter2_reg  |  25|   0|   25|          0|
    |f_x_lsb_reg_738                        |  11|   0|   11|          0|
    |f_x_lsb_reg_738_pp0_iter2_reg          |  11|   0|   11|          0|
    |i_3_reg_698                            |   2|   0|    2|          0|
    |i_fu_144                               |   2|   0|    2|          0|
    |icmp_ln26_reg_702                      |   1|   0|    1|          0|
    |or_ln202_4_reg_733                     |   1|   0|    1|          0|
    |select_ln274_reg_776                   |  16|   0|   16|          0|
    |sum_2_fu_140                           |  16|   0|   16|          0|
    |tmp_6_reg_712                          |   4|   0|    4|          0|
    |tmp_6_reg_712_pp0_iter1_reg            |   4|   0|    4|          0|
    |tmp_reg_706                            |   1|   0|    1|          0|
    |trunc_ln217_reg_717                    |   2|   0|    2|          0|
    |trunc_ln6_reg_750                      |  19|   0|   19|          0|
    |y_lo_s_reg_771                         |  25|   0|   25|          0|
    |i_3_reg_698                            |  64|  32|    2|          0|
    |icmp_ln26_reg_702                      |  64|  32|    1|          0|
    |or_ln202_4_reg_733                     |  64|  32|    1|          0|
    |tmp_reg_706                            |  64|  32|    1|          0|
    |trunc_ln217_reg_717                    |  64|  32|    2|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 573| 160|  260|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_26_2|  return value|
|output_0               |  out|   16|      ap_vld|                                 output_0|       pointer|
|output_0_ap_vld        |  out|    1|      ap_vld|                                 output_0|       pointer|
|output_2               |  out|   16|      ap_vld|                                 output_2|       pointer|
|output_2_ap_vld        |  out|    1|      ap_vld|                                 output_2|       pointer|
|output_1               |  out|   16|      ap_vld|                                 output_1|       pointer|
|output_1_ap_vld        |  out|    1|      ap_vld|                                 output_1|       pointer|
|conv_i_i_le8_lcssa15   |   in|   16|     ap_none|                     conv_i_i_le8_lcssa15|        scalar|
|conv_i_i_le10_lcssa17  |   in|   16|     ap_none|                    conv_i_i_le10_lcssa17|        scalar|
|conv_i_i_le12_lcssa19  |   in|   16|     ap_none|                    conv_i_i_le12_lcssa19|        scalar|
|conv_i_i13_i_i10       |   in|   16|     ap_none|                         conv_i_i13_i_i10|        scalar|
|sum_2_out              |  out|   16|      ap_vld|                                sum_2_out|       pointer|
|sum_2_out_ap_vld       |  out|    1|      ap_vld|                                sum_2_out|       pointer|
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.89>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum_2 = alloca i32 1"   --->   Operation 10 'alloca' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i13_i_i10"   --->   Operation 12 'read' 'conv_i_i13_i_i10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_i_i_le12_lcssa19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le12_lcssa19"   --->   Operation 13 'read' 'conv_i_i_le12_lcssa19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv_i_i_le10_lcssa17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le10_lcssa17"   --->   Operation 14 'read' 'conv_i_i_le10_lcssa17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv_i_i_le8_lcssa15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le8_lcssa15"   --->   Operation 15 'read' 'conv_i_i_le8_lcssa15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i10_cast = sext i16 %conv_i_i13_i_i10_read"   --->   Operation 16 'sext' 'conv_i_i13_i_i10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 0, i16 %sum_2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_3 = load i2 %i" [nn.cpp:26->nn.cpp:103]   --->   Operation 20 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%icmp_ln26 = icmp_eq  i2 %i_3, i2 3" [nn.cpp:26->nn.cpp:103]   --->   Operation 21 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%add_ln26 = add i2 %i_3, i2 1" [nn.cpp:26->nn.cpp:103]   --->   Operation 22 'add' 'add_ln26' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.body8.i.split_ifconv, void %for.body24.i.preheader.exitStub" [nn.cpp:26->nn.cpp:103]   --->   Operation 23 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.64ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv_i_i_le8_lcssa15_read, i16 %conv_i_i_le10_lcssa17_read, i16 %conv_i_i_le12_lcssa19_read, i2 %i_3" [nn.cpp:28->nn.cpp:103]   --->   Operation 24 'mux' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %tmp_1" [nn.cpp:28->nn.cpp:103]   --->   Operation 25 'sext' 'sext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.14ns)   --->   "%x = sub i17 %sext_ln28, i17 %conv_i_i13_i_i10_cast" [nn.cpp:28->nn.cpp:103]   --->   Operation 26 'sub' 'x' <Predicate = (!icmp_ln26)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_l_int = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 8, i32 11" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:192->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 27 'partselect' 'x_l_int' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i17 %x" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:194->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 28 'trunc' 'trunc_ln194' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_l_fract = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln194, i3 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:194->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 29 'bitconcatenate' 'x_l_fract' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 16" [nn.cpp:28->nn.cpp:103]   --->   Operation 30 'bitselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 11" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 31 'bitselect' 'tmp_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%overf = xor i1 %tmp, i1 %tmp_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 32 'xor' 'overf' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 12" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 33 'bitselect' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%xor_ln198 = xor i1 %tmp, i1 %tmp_3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 34 'xor' 'xor_ln198' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 13" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 35 'bitselect' 'tmp_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln198_1 = xor i1 %tmp, i1 %tmp_4" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 36 'xor' 'xor_ln198_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 14" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 37 'bitselect' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln198_2 = xor i1 %tmp, i1 %tmp_5" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 38 'xor' 'xor_ln198_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 15" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 39 'bitselect' 'tmp_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%xor_ln198_3 = xor i1 %tmp, i1 %tmp_7" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 40 'xor' 'xor_ln198_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.77ns)   --->   "%icmp_ln202 = icmp_eq  i4 %x_l_int, i4 7" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 41 'icmp' 'icmp_ln202' <Predicate = (!icmp_ln26)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.12ns)   --->   "%icmp_ln202_1 = icmp_ugt  i11 %x_l_fract, i11 1280" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 42 'icmp' 'icmp_ln202_1' <Predicate = (!icmp_ln26)> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%and_ln202 = and i1 %icmp_ln202, i1 %icmp_ln202_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 43 'and' 'and_ln202' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 7, i32 10" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:212->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 44 'partselect' 'tmp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_msb_ind_2 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %x, i32 2, i32 6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:214->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 45 'partselect' 'x_msb_ind_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i17 %x" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:217->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 46 'trunc' 'trunc_ln217' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_lsb_ind = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln217, i3 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:217->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 47 'bitconcatenate' 'x_lsb_ind' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i5 %x_lsb_ind" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 48 'zext' 'zext_ln230' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%f_x_lsb_table_addr = getelementptr i11 %f_x_lsb_table, i64 0, i64 %zext_ln230" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 49 'getelementptr' 'f_x_lsb_table_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (2.15ns)   --->   "%f_x_lsb = load i5 %f_x_lsb_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 50 'load' 'f_x_lsb' <Predicate = (!icmp_ln26)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i5 %x_msb_ind_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 51 'zext' 'zext_ln245' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_table_addr = getelementptr i25 %exp_x_msb_2_m_1_table, i64 0, i64 %zext_ln245" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 52 'getelementptr' 'exp_x_msb_2_m_1_table_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.15ns)   --->   "%exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 53 'load' 'exp_x_msb_2_m_1' <Predicate = (!icmp_ln26)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202 = or i1 %xor_ln198, i1 %overf" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 54 'or' 'or_ln202' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%or_ln202_1 = or i1 %xor_ln198_1, i1 %xor_ln198_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 55 'or' 'or_ln202_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_2 = or i1 %or_ln202_1, i1 %or_ln202" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 56 'or' 'or_ln202_2' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%or_ln202_3 = or i1 %and_ln202, i1 %xor_ln198_3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 57 'or' 'or_ln202_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_4 = or i1 %or_ln202_3, i1 %or_ln202_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 58 'or' 'or_ln202_4' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.84ns)   --->   "%switch_ln28 = switch i2 %i_3, void %arrayidx13.i5.case.2, i2 0, void %arrayidx13.i5.case.0, i2 1, void %arrayidx13.i5.case.1" [nn.cpp:28->nn.cpp:103]   --->   Operation 59 'switch' 'switch_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.84>
ST_1 : Operation 60 [1/1] (1.61ns)   --->   "%store_ln26 = store i2 %add_ln26, i2 %i" [nn.cpp:26->nn.cpp:103]   --->   Operation 60 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 61 [1/2] (2.15ns)   --->   "%f_x_lsb = load i5 %f_x_lsb_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 61 'load' 'f_x_lsb' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_2 : Operation 62 [1/2] (2.15ns)   --->   "%exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 62 'load' 'exp_x_msb_2_m_1' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%x_msb_ind_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 %tmp_6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:212->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 63 'bitconcatenate' 'x_msb_ind_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%exp_x_lsb_m_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11, i2 %trunc_ln217, i5 0, i11 %f_x_lsb" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:233->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 64 'bitconcatenate' 'exp_x_lsb_m_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i25 %exp_x_msb_2_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 65 'zext' 'zext_ln247' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i18 %exp_x_lsb_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 66 'zext' 'zext_ln247_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (6.77ns)   --->   "%f_x_msb_2_lsb = mul i43 %zext_ln247, i43 %zext_ln247_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 67 'mul' 'f_x_msb_2_lsb' <Predicate = (!or_ln202_4)> <Delay = 6.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %f_x_msb_2_lsb, i32 24, i32 42" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 68 'partselect' 'trunc_ln6' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i5 %x_msb_ind_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 69 'zext' 'zext_ln261' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_addr = getelementptr i25 %exp_x_msb_1_table, i64 0, i64 %zext_ln261" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 70 'getelementptr' 'exp_x_msb_1_table_addr' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (2.15ns)   --->   "%exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 71 'load' 'exp_x_msb_1' <Predicate = (!or_ln202_4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 4.70>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i19 %trunc_ln6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 72 'zext' 'zext_ln249' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1, i2 %trunc_ln217, i5 0, i11 %f_x_lsb, i1 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 73 'bitconcatenate' 'shl_ln1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i19 %shl_ln1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 74 'zext' 'zext_ln249_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.25ns)   --->   "%add_ln249 = add i20 %zext_ln249_1, i20 %zext_ln249" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 75 'add' 'add_ln249' <Predicate = (!or_ln202_4)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln249_2 = zext i20 %add_ln249" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 76 'zext' 'zext_ln249_2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (2.45ns)   --->   "%exp_x_msb_2_lsb_m_1 = add i25 %exp_x_msb_2_m_1, i25 %zext_ln249_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 77 'add' 'exp_x_msb_2_lsb_m_1' <Predicate = (!or_ln202_4)> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/2] (2.15ns)   --->   "%exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 78 'load' 'exp_x_msb_1' <Predicate = (!or_ln202_4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i25 %exp_x_msb_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 79 'zext' 'zext_ln262' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln262_1 = zext i25 %exp_x_msb_2_lsb_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 80 'zext' 'zext_ln262_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (6.77ns)   --->   "%y_lo = mul i50 %zext_ln262_1, i50 %zext_ln262" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 81 'mul' 'y_lo' <Predicate = (!or_ln202_4)> <Delay = 6.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%y_lo_s = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %y_lo, i32 25, i32 49" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:263->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 82 'partselect' 'y_lo_s' <Predicate = (!or_ln202_4)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.45>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [nn.cpp:27->nn.cpp:103]   --->   Operation 83 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [nn.cpp:28->nn.cpp:103]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [nn.cpp:26->nn.cpp:103]   --->   Operation 85 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y = xor i1 %tmp, i1 1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:203->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 86 'xor' 'y' <Predicate = (or_ln202_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%select_ln190 = select i1 %y, i22 4194303, i22 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:190->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 87 'select' 'select_ln190' <Predicate = (or_ln202_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (2.45ns)   --->   "%y_l = add i25 %exp_x_msb_1, i25 %y_lo_s" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:264->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 88 'add' 'y_l' <Predicate = (!or_ln202_4)> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y_1 = partselect i22 @_ssdm_op_PartSelect.i22.i25.i32.i32, i25 %y_l, i32 3, i32 24" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:265->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 89 'partselect' 'y_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.11ns) (out node of the LUT)   --->   "%y_2 = select i1 %or_ln202_4, i22 %select_ln190, i22 %y_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 90 'select' 'y_2' <Predicate = true> <Delay = 1.11> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i22.i32.i32, i22 %y_2, i32 20, i32 21" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 91 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.58ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_8, i2 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 92 'icmp' 'overf_1' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %y_2, i32 19" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 93 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%overf_2 = or i1 %tmp_9, i1 %overf_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 94 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %y_2, i32 3, i32 18" [nn.cpp:28->nn.cpp:103]   --->   Operation 95 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln274 = select i1 %overf_2, i16 65535, i16 %tmp_s" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:274->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:28->nn.cpp:103]   --->   Operation 96 'select' 'select_ln274' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_1, i16 %select_ln274" [nn.cpp:28->nn.cpp:103]   --->   Operation 97 'write' 'write_ln28' <Predicate = (i_3 == 1)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx13.i5.exit" [nn.cpp:28->nn.cpp:103]   --->   Operation 98 'br' 'br_ln28' <Predicate = (i_3 == 1)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_0, i16 %select_ln274" [nn.cpp:28->nn.cpp:103]   --->   Operation 99 'write' 'write_ln28' <Predicate = (i_3 == 0)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx13.i5.exit" [nn.cpp:28->nn.cpp:103]   --->   Operation 100 'br' 'br_ln28' <Predicate = (i_3 == 0)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_2, i16 %select_ln274" [nn.cpp:28->nn.cpp:103]   --->   Operation 101 'write' 'write_ln28' <Predicate = (i_3 != 0 & i_3 != 1)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx13.i5.exit" [nn.cpp:28->nn.cpp:103]   --->   Operation 102 'br' 'br_ln28' <Predicate = (i_3 != 0 & i_3 != 1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sum_2_load_1 = load i16 %sum_2"   --->   Operation 107 'load' 'sum_2_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_2_out, i16 %sum_2_load_1"   --->   Operation 108 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.75>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%sum_2_load = load i16 %sum_2" [nn.cpp:29->nn.cpp:103]   --->   Operation 103 'load' 'sum_2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (2.14ns)   --->   "%sum = add i16 %select_ln274, i16 %sum_2_load" [nn.cpp:29->nn.cpp:103]   --->   Operation 104 'add' 'sum' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (1.61ns)   --->   "%store_ln26 = store i16 %sum, i16 %sum_2" [nn.cpp:26->nn.cpp:103]   --->   Operation 105 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body8.i" [nn.cpp:26->nn.cpp:103]   --->   Operation 106 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ conv_i_i_le8_lcssa15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i_le10_lcssa17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i_le12_lcssa19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i13_i_i10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_2                      (alloca           ) [ 01111111]
i                          (alloca           ) [ 01000000]
conv_i_i13_i_i10_read      (read             ) [ 00000000]
conv_i_i_le12_lcssa19_read (read             ) [ 00000000]
conv_i_i_le10_lcssa17_read (read             ) [ 00000000]
conv_i_i_le8_lcssa15_read  (read             ) [ 00000000]
conv_i_i13_i_i10_cast      (sext             ) [ 00000000]
store_ln0                  (store            ) [ 00000000]
store_ln0                  (store            ) [ 00000000]
br_ln0                     (br               ) [ 00000000]
i_3                        (load             ) [ 01111110]
icmp_ln26                  (icmp             ) [ 01111110]
add_ln26                   (add              ) [ 00000000]
br_ln26                    (br               ) [ 00000000]
tmp_1                      (mux              ) [ 00000000]
sext_ln28                  (sext             ) [ 00000000]
x                          (sub              ) [ 00000000]
x_l_int                    (partselect       ) [ 00000000]
trunc_ln194                (trunc            ) [ 00000000]
x_l_fract                  (bitconcatenate   ) [ 00000000]
tmp                        (bitselect        ) [ 01111110]
tmp_2                      (bitselect        ) [ 00000000]
overf                      (xor              ) [ 00000000]
tmp_3                      (bitselect        ) [ 00000000]
xor_ln198                  (xor              ) [ 00000000]
tmp_4                      (bitselect        ) [ 00000000]
xor_ln198_1                (xor              ) [ 00000000]
tmp_5                      (bitselect        ) [ 00000000]
xor_ln198_2                (xor              ) [ 00000000]
tmp_7                      (bitselect        ) [ 00000000]
xor_ln198_3                (xor              ) [ 00000000]
icmp_ln202                 (icmp             ) [ 00000000]
icmp_ln202_1               (icmp             ) [ 00000000]
and_ln202                  (and              ) [ 00000000]
tmp_6                      (partselect       ) [ 01110000]
x_msb_ind_2                (partselect       ) [ 00000000]
trunc_ln217                (trunc            ) [ 01111000]
x_lsb_ind                  (bitconcatenate   ) [ 00000000]
zext_ln230                 (zext             ) [ 00000000]
f_x_lsb_table_addr         (getelementptr    ) [ 01100000]
zext_ln245                 (zext             ) [ 00000000]
exp_x_msb_2_m_1_table_addr (getelementptr    ) [ 01100000]
or_ln202                   (or               ) [ 00000000]
or_ln202_1                 (or               ) [ 00000000]
or_ln202_2                 (or               ) [ 00000000]
or_ln202_3                 (or               ) [ 00000000]
or_ln202_4                 (or               ) [ 01111110]
switch_ln28                (switch           ) [ 00000000]
store_ln26                 (store            ) [ 00000000]
f_x_lsb                    (load             ) [ 01011000]
exp_x_msb_2_m_1            (load             ) [ 01011000]
x_msb_ind_1                (bitconcatenate   ) [ 00000000]
exp_x_lsb_m_1              (bitconcatenate   ) [ 00000000]
zext_ln247                 (zext             ) [ 00000000]
zext_ln247_1               (zext             ) [ 00000000]
f_x_msb_2_lsb              (mul              ) [ 00000000]
trunc_ln6                  (partselect       ) [ 01001000]
zext_ln261                 (zext             ) [ 00000000]
exp_x_msb_1_table_addr     (getelementptr    ) [ 01001000]
zext_ln249                 (zext             ) [ 00000000]
shl_ln1                    (bitconcatenate   ) [ 00000000]
zext_ln249_1               (zext             ) [ 00000000]
add_ln249                  (add              ) [ 00000000]
zext_ln249_2               (zext             ) [ 00000000]
exp_x_msb_2_lsb_m_1        (add              ) [ 01000100]
exp_x_msb_1                (load             ) [ 01000110]
zext_ln262                 (zext             ) [ 00000000]
zext_ln262_1               (zext             ) [ 00000000]
y_lo                       (mul              ) [ 00000000]
y_lo_s                     (partselect       ) [ 01000010]
specpipeline_ln27          (specpipeline     ) [ 00000000]
speclooptripcount_ln28     (speclooptripcount) [ 00000000]
specloopname_ln26          (specloopname     ) [ 00000000]
y                          (xor              ) [ 00000000]
select_ln190               (select           ) [ 00000000]
y_l                        (add              ) [ 00000000]
y_1                        (partselect       ) [ 00000000]
y_2                        (select           ) [ 00000000]
tmp_8                      (partselect       ) [ 00000000]
overf_1                    (icmp             ) [ 00000000]
tmp_9                      (bitselect        ) [ 00000000]
overf_2                    (or               ) [ 00000000]
tmp_s                      (partselect       ) [ 00000000]
select_ln274               (select           ) [ 01000001]
write_ln28                 (write            ) [ 00000000]
br_ln28                    (br               ) [ 00000000]
write_ln28                 (write            ) [ 00000000]
br_ln28                    (br               ) [ 00000000]
write_ln28                 (write            ) [ 00000000]
br_ln28                    (br               ) [ 00000000]
sum_2_load                 (load             ) [ 00000000]
sum                        (add              ) [ 00000000]
store_ln26                 (store            ) [ 00000000]
br_ln26                    (br               ) [ 00000000]
sum_2_load_1               (load             ) [ 00000000]
write_ln0                  (write            ) [ 00000000]
ret_ln0                    (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_i_i_le8_lcssa15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le8_lcssa15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_i_i_le10_lcssa17">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le10_lcssa17"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_i_i_le12_lcssa19">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le12_lcssa19"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_i_i13_i_i10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i13_i_i10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sum_2_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_2_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="exp_x_msb_2_m_1_table">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i2.i5.i11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="sum_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="conv_i_i13_i_i10_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i13_i_i10_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv_i_i_le12_lcssa19_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i_le12_lcssa19_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="conv_i_i_le10_lcssa17_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i_le10_lcssa17_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="conv_i_i_le8_lcssa15_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i_le8_lcssa15_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln28_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln28_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="16" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln28_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="16" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln0_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="f_x_lsb_table_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="exp_x_msb_2_m_1_table_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="25" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_2_m_1_table_addr/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_2_m_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="exp_x_msb_1_table_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="25" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_addr/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="y_lo_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="25" slack="0"/>
<pin id="241" dir="0" index="1" bw="25" slack="0"/>
<pin id="242" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="y_lo/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="conv_i_i13_i_i10_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i13_i_i10_cast/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln0_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="2" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln0_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="i_3_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln26_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln26_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="0" index="2" bw="16" slack="0"/>
<pin id="276" dir="0" index="3" bw="16" slack="0"/>
<pin id="277" dir="0" index="4" bw="2" slack="0"/>
<pin id="278" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln28_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="x_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="x_l_int_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="17" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="0" index="3" bw="5" slack="0"/>
<pin id="299" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_l_int/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln194_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="17" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln194/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="x_l_fract_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_l_fract/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="17" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="17" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="overf_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overf/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="17" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="xor_ln198_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="17" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="xor_ln198_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_1/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_5_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="17" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="xor_ln198_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_2/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_7_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="17" slack="0"/>
<pin id="383" dir="0" index="2" bw="5" slack="0"/>
<pin id="384" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="xor_ln198_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_3/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln202_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln202_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="0" index="1" bw="11" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202_1/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="and_ln202_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_6_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="0" index="1" bw="17" slack="0"/>
<pin id="415" dir="0" index="2" bw="4" slack="0"/>
<pin id="416" dir="0" index="3" bw="5" slack="0"/>
<pin id="417" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="x_msb_ind_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="0" index="1" bw="17" slack="0"/>
<pin id="425" dir="0" index="2" bw="3" slack="0"/>
<pin id="426" dir="0" index="3" bw="4" slack="0"/>
<pin id="427" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_msb_ind_2/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln217_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="17" slack="0"/>
<pin id="434" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln217/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="x_lsb_ind_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="0" index="1" bw="2" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_lsb_ind/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln230_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln245_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="or_ln202_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="or_ln202_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_1/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln202_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_2/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="or_ln202_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_3/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="or_ln202_4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_4/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln26_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="x_msb_ind_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="2"/>
<pin id="492" dir="0" index="2" bw="4" slack="2"/>
<pin id="493" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_msb_ind_1/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="exp_x_lsb_m_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="18" slack="0"/>
<pin id="497" dir="0" index="1" bw="2" slack="2"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="0" index="3" bw="11" slack="1"/>
<pin id="500" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_x_lsb_m_1/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln247_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="25" slack="1"/>
<pin id="505" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln247_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="18" slack="0"/>
<pin id="508" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_1/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="f_x_msb_2_lsb_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="25" slack="0"/>
<pin id="512" dir="0" index="1" bw="18" slack="0"/>
<pin id="513" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="f_x_msb_2_lsb/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln6_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="19" slack="0"/>
<pin id="518" dir="0" index="1" bw="43" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="0" index="3" bw="7" slack="0"/>
<pin id="521" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln261_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln249_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="19" slack="1"/>
<pin id="533" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="shl_ln1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="19" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="3"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="0" index="3" bw="11" slack="2"/>
<pin id="539" dir="0" index="4" bw="1" slack="0"/>
<pin id="540" dir="1" index="5" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln249_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="19" slack="0"/>
<pin id="546" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_1/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln249_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="19" slack="0"/>
<pin id="550" dir="0" index="1" bw="19" slack="0"/>
<pin id="551" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln249/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln249_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="20" slack="0"/>
<pin id="556" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_2/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="exp_x_msb_2_lsb_m_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="25" slack="2"/>
<pin id="560" dir="0" index="1" bw="20" slack="0"/>
<pin id="561" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_2_lsb_m_1/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln262_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="25" slack="1"/>
<pin id="565" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln262_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="25" slack="1"/>
<pin id="569" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262_1/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="y_lo_s_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="25" slack="0"/>
<pin id="573" dir="0" index="1" bw="50" slack="0"/>
<pin id="574" dir="0" index="2" bw="6" slack="0"/>
<pin id="575" dir="0" index="3" bw="7" slack="0"/>
<pin id="576" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="y_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="5"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln190_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="22" slack="0"/>
<pin id="589" dir="0" index="2" bw="22" slack="0"/>
<pin id="590" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="y_l_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="25" slack="2"/>
<pin id="596" dir="0" index="1" bw="25" slack="1"/>
<pin id="597" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="y_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="22" slack="0"/>
<pin id="600" dir="0" index="1" bw="25" slack="0"/>
<pin id="601" dir="0" index="2" bw="3" slack="0"/>
<pin id="602" dir="0" index="3" bw="6" slack="0"/>
<pin id="603" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_1/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="y_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="5"/>
<pin id="610" dir="0" index="1" bw="22" slack="0"/>
<pin id="611" dir="0" index="2" bw="22" slack="0"/>
<pin id="612" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_8_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="0" index="1" bw="22" slack="0"/>
<pin id="618" dir="0" index="2" bw="6" slack="0"/>
<pin id="619" dir="0" index="3" bw="6" slack="0"/>
<pin id="620" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="625" class="1004" name="overf_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="0"/>
<pin id="627" dir="0" index="1" bw="2" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf_1/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_9_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="22" slack="0"/>
<pin id="634" dir="0" index="2" bw="6" slack="0"/>
<pin id="635" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="639" class="1004" name="overf_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overf_2/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_s_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="0"/>
<pin id="647" dir="0" index="1" bw="22" slack="0"/>
<pin id="648" dir="0" index="2" bw="3" slack="0"/>
<pin id="649" dir="0" index="3" bw="6" slack="0"/>
<pin id="650" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="select_ln274_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="16" slack="0"/>
<pin id="658" dir="0" index="2" bw="16" slack="0"/>
<pin id="659" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274/6 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sum_2_load_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="6"/>
<pin id="668" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_load/7 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sum_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="1"/>
<pin id="671" dir="0" index="1" bw="16" slack="0"/>
<pin id="672" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="store_ln26_store_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="0"/>
<pin id="676" dir="0" index="1" bw="16" slack="6"/>
<pin id="677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sum_2_load_1_load_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="5"/>
<pin id="681" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_load_1/6 "/>
</bind>
</comp>

<comp id="683" class="1005" name="sum_2_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="0"/>
<pin id="685" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="691" class="1005" name="i_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="2" slack="0"/>
<pin id="693" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="698" class="1005" name="i_3_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="5"/>
<pin id="700" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="702" class="1005" name="icmp_ln26_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="5"/>
<pin id="704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="2"/>
<pin id="708" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="712" class="1005" name="tmp_6_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="2"/>
<pin id="714" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="717" class="1005" name="trunc_ln217_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="2" slack="2"/>
<pin id="719" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln217 "/>
</bind>
</comp>

<comp id="723" class="1005" name="f_x_lsb_table_addr_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="5" slack="1"/>
<pin id="725" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_addr "/>
</bind>
</comp>

<comp id="728" class="1005" name="exp_x_msb_2_m_1_table_addr_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="5" slack="1"/>
<pin id="730" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_table_addr "/>
</bind>
</comp>

<comp id="733" class="1005" name="or_ln202_4_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="2"/>
<pin id="735" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln202_4 "/>
</bind>
</comp>

<comp id="738" class="1005" name="f_x_lsb_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="11" slack="1"/>
<pin id="740" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb "/>
</bind>
</comp>

<comp id="744" class="1005" name="exp_x_msb_2_m_1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="25" slack="1"/>
<pin id="746" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1 "/>
</bind>
</comp>

<comp id="750" class="1005" name="trunc_ln6_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="19" slack="1"/>
<pin id="752" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="755" class="1005" name="exp_x_msb_1_table_addr_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="5" slack="1"/>
<pin id="757" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_addr "/>
</bind>
</comp>

<comp id="760" class="1005" name="exp_x_msb_2_lsb_m_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="25" slack="1"/>
<pin id="762" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_lsb_m_1 "/>
</bind>
</comp>

<comp id="765" class="1005" name="exp_x_msb_1_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="25" slack="1"/>
<pin id="767" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="y_lo_s_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="25" slack="1"/>
<pin id="773" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s "/>
</bind>
</comp>

<comp id="776" class="1005" name="select_ln274_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="1"/>
<pin id="778" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln274 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="138" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="138" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="138" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="138" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="74" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="74" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="74" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="246"><net_src comp="148" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="257" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="279"><net_src comp="34" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="166" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="160" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="282"><net_src comp="154" pin="2"/><net_sink comp="272" pin=3"/></net>

<net id="283"><net_src comp="257" pin="1"/><net_sink comp="272" pin=4"/></net>

<net id="287"><net_src comp="272" pin="5"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="243" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="307"><net_src comp="288" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="42" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="288" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="48" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="288" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="40" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="316" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="324" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="288" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="316" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="338" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="46" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="288" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="52" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="316" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="352" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="288" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="54" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="316" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="366" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="288" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="316" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="380" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="294" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="58" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="308" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="60" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="394" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="36" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="288" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="62" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="64" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="288" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="70" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="288" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="72" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="452"><net_src comp="422" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="458"><net_src comp="346" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="332" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="360" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="374" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="454" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="406" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="388" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="466" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="266" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="76" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="501"><net_src comp="78" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="80" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="509"><net_src comp="495" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="503" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="522"><net_src comp="82" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="84" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="86" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="529"><net_src comp="489" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="541"><net_src comp="88" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="80" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="90" pin="0"/><net_sink comp="534" pin=4"/></net>

<net id="547"><net_src comp="534" pin="5"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="531" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="563" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="570"><net_src comp="567" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="577"><net_src comp="92" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="239" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="94" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="580"><net_src comp="96" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="585"><net_src comp="112" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="114" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="116" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="604"><net_src comp="118" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="120" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="84" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="613"><net_src comp="586" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="614"><net_src comp="598" pin="4"/><net_sink comp="608" pin=2"/></net>

<net id="621"><net_src comp="122" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="608" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="124" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="126" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="629"><net_src comp="615" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="26" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="128" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="608" pin="3"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="130" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="631" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="625" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="651"><net_src comp="132" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="608" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="120" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="134" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="660"><net_src comp="639" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="136" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="645" pin="4"/><net_sink comp="655" pin=2"/></net>

<net id="663"><net_src comp="655" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="664"><net_src comp="655" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="665"><net_src comp="655" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="673"><net_src comp="666" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="669" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="679" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="686"><net_src comp="140" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="689"><net_src comp="683" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="690"><net_src comp="683" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="694"><net_src comp="144" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="701"><net_src comp="257" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="260" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="316" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="715"><net_src comp="412" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="720"><net_src comp="432" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="726"><net_src comp="200" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="731"><net_src comp="213" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="736"><net_src comp="478" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="741"><net_src comp="207" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="495" pin=3"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="534" pin=3"/></net>

<net id="747"><net_src comp="220" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="753"><net_src comp="516" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="758"><net_src comp="226" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="763"><net_src comp="558" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="768"><net_src comp="233" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="774"><net_src comp="571" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="779"><net_src comp="655" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="669" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {6 }
	Port: output_2 | {6 }
	Port: output_1 | {6 }
	Port: sum_2_out | {6 }
	Port: f_x_lsb_table | {}
	Port: exp_x_msb_2_m_1_table | {}
	Port: exp_x_msb_1_table | {}
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_26_2 : output_0 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_26_2 : output_2 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_26_2 : output_1 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_26_2 : conv_i_i_le8_lcssa15 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_26_2 : conv_i_i_le10_lcssa17 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_26_2 : conv_i_i_le12_lcssa19 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_26_2 : conv_i_i13_i_i10 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_26_2 : f_x_lsb_table | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_26_2 : exp_x_msb_2_m_1_table | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_26_2 : exp_x_msb_1_table | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		tmp_1 : 2
		sext_ln28 : 3
		x : 4
		x_l_int : 5
		trunc_ln194 : 5
		x_l_fract : 6
		tmp : 5
		tmp_2 : 5
		overf : 6
		tmp_3 : 5
		xor_ln198 : 6
		tmp_4 : 5
		xor_ln198_1 : 6
		tmp_5 : 5
		xor_ln198_2 : 6
		tmp_7 : 5
		xor_ln198_3 : 6
		icmp_ln202 : 6
		icmp_ln202_1 : 7
		and_ln202 : 8
		tmp_6 : 5
		x_msb_ind_2 : 5
		trunc_ln217 : 5
		x_lsb_ind : 6
		zext_ln230 : 7
		f_x_lsb_table_addr : 8
		f_x_lsb : 9
		zext_ln245 : 6
		exp_x_msb_2_m_1_table_addr : 7
		exp_x_msb_2_m_1 : 8
		or_ln202 : 6
		or_ln202_1 : 6
		or_ln202_2 : 6
		or_ln202_3 : 8
		or_ln202_4 : 8
		switch_ln28 : 2
		store_ln26 : 3
	State 2
	State 3
		zext_ln247_1 : 1
		f_x_msb_2_lsb : 2
		trunc_ln6 : 3
		zext_ln261 : 1
		exp_x_msb_1_table_addr : 2
		exp_x_msb_1 : 3
	State 4
		zext_ln249_1 : 1
		add_ln249 : 2
		zext_ln249_2 : 3
		exp_x_msb_2_lsb_m_1 : 4
	State 5
		y_lo : 1
		y_lo_s : 2
	State 6
		y_1 : 1
		y_2 : 2
		tmp_8 : 3
		overf_1 : 4
		tmp_9 : 3
		overf_2 : 5
		tmp_s : 3
		select_ln274 : 5
		write_ln28 : 6
		write_ln28 : 6
		write_ln28 : 6
		write_ln0 : 1
	State 7
		sum : 1
		store_ln26 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |             add_ln26_fu_266            |    0    |    0    |    10   |
|          |            add_ln249_fu_548            |    0    |    0    |    26   |
|    add   |       exp_x_msb_2_lsb_m_1_fu_558       |    0    |    0    |    32   |
|          |               y_l_fu_594               |    0    |    0    |    32   |
|          |               sum_fu_669               |    0    |    0    |    23   |
|----------|----------------------------------------|---------|---------|---------|
|    mul   |               y_lo_fu_239              |    2    |    0    |    48   |
|          |          f_x_msb_2_lsb_fu_510          |    1    |    0    |    48   |
|----------|----------------------------------------|---------|---------|---------|
|          |           select_ln190_fu_586          |    0    |    0    |    22   |
|  select  |               y_2_fu_608               |    0    |    0    |    22   |
|          |           select_ln274_fu_655          |    0    |    0    |    16   |
|----------|----------------------------------------|---------|---------|---------|
|          |            icmp_ln26_fu_260            |    0    |    0    |    10   |
|   icmp   |            icmp_ln202_fu_394           |    0    |    0    |    13   |
|          |           icmp_ln202_1_fu_400          |    0    |    0    |    18   |
|          |             overf_1_fu_625             |    0    |    0    |    10   |
|----------|----------------------------------------|---------|---------|---------|
|    sub   |                x_fu_288                |    0    |    0    |    23   |
|----------|----------------------------------------|---------|---------|---------|
|    mux   |              tmp_1_fu_272              |    0    |    0    |    13   |
|----------|----------------------------------------|---------|---------|---------|
|          |              overf_fu_332              |    0    |    0    |    2    |
|          |            xor_ln198_fu_346            |    0    |    0    |    2    |
|    xor   |           xor_ln198_1_fu_360           |    0    |    0    |    2    |
|          |           xor_ln198_2_fu_374           |    0    |    0    |    2    |
|          |           xor_ln198_3_fu_388           |    0    |    0    |    2    |
|          |                y_fu_581                |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|          |             or_ln202_fu_454            |    0    |    0    |    2    |
|          |            or_ln202_1_fu_460           |    0    |    0    |    2    |
|    or    |            or_ln202_2_fu_466           |    0    |    0    |    2    |
|          |            or_ln202_3_fu_472           |    0    |    0    |    2    |
|          |            or_ln202_4_fu_478           |    0    |    0    |    2    |
|          |             overf_2_fu_639             |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    and   |            and_ln202_fu_406            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|          |    conv_i_i13_i_i10_read_read_fu_148   |    0    |    0    |    0    |
|   read   | conv_i_i_le12_lcssa19_read_read_fu_154 |    0    |    0    |    0    |
|          | conv_i_i_le10_lcssa17_read_read_fu_160 |    0    |    0    |    0    |
|          |  conv_i_i_le8_lcssa15_read_read_fu_166 |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |         write_ln28_write_fu_172        |    0    |    0    |    0    |
|   write  |         write_ln28_write_fu_179        |    0    |    0    |    0    |
|          |         write_ln28_write_fu_186        |    0    |    0    |    0    |
|          |         write_ln0_write_fu_193         |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   sext   |      conv_i_i13_i_i10_cast_fu_243      |    0    |    0    |    0    |
|          |            sext_ln28_fu_284            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |             x_l_int_fu_294             |    0    |    0    |    0    |
|          |              tmp_6_fu_412              |    0    |    0    |    0    |
|          |           x_msb_ind_2_fu_422           |    0    |    0    |    0    |
|partselect|            trunc_ln6_fu_516            |    0    |    0    |    0    |
|          |              y_lo_s_fu_571             |    0    |    0    |    0    |
|          |               y_1_fu_598               |    0    |    0    |    0    |
|          |              tmp_8_fu_615              |    0    |    0    |    0    |
|          |              tmp_s_fu_645              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln194_fu_304           |    0    |    0    |    0    |
|          |           trunc_ln217_fu_432           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            x_l_fract_fu_308            |    0    |    0    |    0    |
|          |            x_lsb_ind_fu_436            |    0    |    0    |    0    |
|bitconcatenate|           x_msb_ind_1_fu_489           |    0    |    0    |    0    |
|          |          exp_x_lsb_m_1_fu_495          |    0    |    0    |    0    |
|          |             shl_ln1_fu_534             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |               tmp_fu_316               |    0    |    0    |    0    |
|          |              tmp_2_fu_324              |    0    |    0    |    0    |
|          |              tmp_3_fu_338              |    0    |    0    |    0    |
| bitselect|              tmp_4_fu_352              |    0    |    0    |    0    |
|          |              tmp_5_fu_366              |    0    |    0    |    0    |
|          |              tmp_7_fu_380              |    0    |    0    |    0    |
|          |              tmp_9_fu_631              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            zext_ln230_fu_444           |    0    |    0    |    0    |
|          |            zext_ln245_fu_449           |    0    |    0    |    0    |
|          |            zext_ln247_fu_503           |    0    |    0    |    0    |
|          |           zext_ln247_1_fu_506          |    0    |    0    |    0    |
|   zext   |            zext_ln261_fu_526           |    0    |    0    |    0    |
|          |            zext_ln249_fu_531           |    0    |    0    |    0    |
|          |           zext_ln249_1_fu_544          |    0    |    0    |    0    |
|          |           zext_ln249_2_fu_554          |    0    |    0    |    0    |
|          |            zext_ln262_fu_563           |    0    |    0    |    0    |
|          |           zext_ln262_1_fu_567          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    3    |    0    |   392   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        exp_x_msb_1_reg_765       |   25   |
|  exp_x_msb_1_table_addr_reg_755  |    5   |
|    exp_x_msb_2_lsb_m_1_reg_760   |   25   |
|      exp_x_msb_2_m_1_reg_744     |   25   |
|exp_x_msb_2_m_1_table_addr_reg_728|    5   |
|          f_x_lsb_reg_738         |   11   |
|    f_x_lsb_table_addr_reg_723    |    5   |
|            i_3_reg_698           |    2   |
|             i_reg_691            |    2   |
|         icmp_ln26_reg_702        |    1   |
|        or_ln202_4_reg_733        |    1   |
|       select_ln274_reg_776       |   16   |
|           sum_2_reg_683          |   16   |
|           tmp_6_reg_712          |    4   |
|            tmp_reg_706           |    1   |
|        trunc_ln217_reg_717       |    2   |
|         trunc_ln6_reg_750        |   19   |
|          y_lo_s_reg_771          |   25   |
+----------------------------------+--------+
|               Total              |   190  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_207 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_220 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_233 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||   4.83  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   392  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   190  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   190  |   419  |
+-----------+--------+--------+--------+--------+
