\doxysubsubsubsection{PWR Register alias address }
\hypertarget{group___p_w_r__register__alias__address}{}\label{group___p_w_r__register__alias__address}\index{PWR Register alias address@{PWR Register alias address}}
Collaboration diagram for PWR Register alias address\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=341pt]{group___p_w_r__register__alias__address}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de}{PWR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___p_w_r__register__alias__address_gafc4a9746ee5df183f01c6c9b2b193bf8}{PWR\+\_\+\+CR\+\_\+\+OFFSET}}~0x00U
\item 
\#define \mbox{\hyperlink{group___p_w_r__register__alias__address_ga5108a7917314663531d70bdf05ea2698}{PWR\+\_\+\+CSR\+\_\+\+OFFSET}}~0x04U
\item 
\#define \mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}}~(\mbox{\hyperlink{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de}{PWR\+\_\+\+OFFSET}} + \mbox{\hyperlink{group___p_w_r__register__alias__address_gafc4a9746ee5df183f01c6c9b2b193bf8}{PWR\+\_\+\+CR\+\_\+\+OFFSET}})
\item 
\#define \mbox{\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB}}~(\mbox{\hyperlink{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de}{PWR\+\_\+\+OFFSET}} + \mbox{\hyperlink{group___p_w_r__register__alias__address_ga5108a7917314663531d70bdf05ea2698}{PWR\+\_\+\+CSR\+\_\+\+OFFSET}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___p_w_r__register__alias__address_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___p_w_r__register__alias__address_gafc4a9746ee5df183f01c6c9b2b193bf8}\index{PWR Register alias address@{PWR Register alias address}!PWR\_CR\_OFFSET@{PWR\_CR\_OFFSET}}
\index{PWR\_CR\_OFFSET@{PWR\_CR\_OFFSET}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_OFFSET}{PWR\_CR\_OFFSET}}
{\footnotesize\ttfamily \label{group___p_w_r__register__alias__address_gafc4a9746ee5df183f01c6c9b2b193bf8} 
\#define PWR\+\_\+\+CR\+\_\+\+OFFSET~0x00U}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00347}{347}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}\index{PWR Register alias address@{PWR Register alias address}!PWR\_CR\_OFFSET\_BB@{PWR\_CR\_OFFSET\_BB}}
\index{PWR\_CR\_OFFSET\_BB@{PWR\_CR\_OFFSET\_BB}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_OFFSET\_BB}{PWR\_CR\_OFFSET\_BB}}
{\footnotesize\ttfamily \label{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa} 
\#define PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB~(\mbox{\hyperlink{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de}{PWR\+\_\+\+OFFSET}} + \mbox{\hyperlink{group___p_w_r__register__alias__address_gafc4a9746ee5df183f01c6c9b2b193bf8}{PWR\+\_\+\+CR\+\_\+\+OFFSET}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00349}{349}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group___p_w_r__register__alias__address_ga5108a7917314663531d70bdf05ea2698}\index{PWR Register alias address@{PWR Register alias address}!PWR\_CSR\_OFFSET@{PWR\_CSR\_OFFSET}}
\index{PWR\_CSR\_OFFSET@{PWR\_CSR\_OFFSET}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CSR\_OFFSET}{PWR\_CSR\_OFFSET}}
{\footnotesize\ttfamily \label{group___p_w_r__register__alias__address_ga5108a7917314663531d70bdf05ea2698} 
\#define PWR\+\_\+\+CSR\+\_\+\+OFFSET~0x04U}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00348}{348}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}\index{PWR Register alias address@{PWR Register alias address}!PWR\_CSR\_OFFSET\_BB@{PWR\_CSR\_OFFSET\_BB}}
\index{PWR\_CSR\_OFFSET\_BB@{PWR\_CSR\_OFFSET\_BB}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CSR\_OFFSET\_BB}{PWR\_CSR\_OFFSET\_BB}}
{\footnotesize\ttfamily \label{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd} 
\#define PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB~(\mbox{\hyperlink{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de}{PWR\+\_\+\+OFFSET}} + \mbox{\hyperlink{group___p_w_r__register__alias__address_ga5108a7917314663531d70bdf05ea2698}{PWR\+\_\+\+CSR\+\_\+\+OFFSET}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00350}{350}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de}\index{PWR Register alias address@{PWR Register alias address}!PWR\_OFFSET@{PWR\_OFFSET}}
\index{PWR\_OFFSET@{PWR\_OFFSET}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_OFFSET}{PWR\_OFFSET}}
{\footnotesize\ttfamily \label{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de} 
\#define PWR\+\_\+\+OFFSET~(\mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00346}{346}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

