
*** Running vivado
    with args -log ucecho.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ucecho.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ucecho.tcl -notrace
Command: synth_design -top ucecho -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.090 ; gain = 87.992 ; free physical = 4666 ; free virtual = 13034
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ucecho' [/mnt/IQups/IQups_Projects/iotSDR/Vivado_work/trx_spi_interface/fpga-2.13/ucecho.v:21]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'ezusb_lsi' [/mnt/IQups/IQups_Projects/iotSDR/ZTEX/ztex/default/fpga-fx2/ezusb_lsi.v:26]
INFO: [Synth 8-256] done synthesizing module 'ezusb_lsi' (2#1) [/mnt/IQups/IQups_Projects/iotSDR/ZTEX/ztex/default/fpga-fx2/ezusb_lsi.v:26]
INFO: [Synth 8-638] synthesizing module 'spi_controller' [/mnt/IQups/IQups_Projects/iotSDR/Vivado_work/trx_spi_interface/fpga-2.13/ucecho.srcs/sources_1/new/SPI_Controller.vhd:20]
	Parameter N bound to: 24 - type: integer 
	Parameter CLK_DIV bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_controller' (3#1) [/mnt/IQups/IQups_Projects/iotSDR/Vivado_work/trx_spi_interface/fpga-2.13/ucecho.srcs/sources_1/new/SPI_Controller.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ucecho' (4#1) [/mnt/IQups/IQups_Projects/iotSDR/Vivado_work/trx_spi_interface/fpga-2.13/ucecho.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1343.621 ; gain = 139.523 ; free physical = 4664 ; free virtual = 13035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1343.621 ; gain = 139.523 ; free physical = 4666 ; free virtual = 13037
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
