title:Stress balancing to mitigate NBTI effects in register files
author:Hussam Amrouch and
Thomas Ebi and
J&quot;org Henkel
Stress Balancing to Mitigate NBTI Effects in
Register Files
Hussam Amrouch, Thomas Ebi, J¨org Henkel
Chair for Embedded Systems (CES), Karsruhe Institute of Technology (KIT), Germany
{amrouch,thomas.ebi, henkel}@kit.edu
Abstract—Negative Bias Temperature Instability (NBTI) is
considered one of the major reliability concerns of transistors
in current and upcoming technology nodes and a main cause of
their diminished lifetime. We propose a new means to mitigate
the effects of NBTI on SRAM-based register ﬁles, which are
particularly vulnerable due to their small structure size and
are under continuous voltage stress for prolonged intervals. The
conducted results from our technology simulator demonstrate
the severity of NBTI effects on the SRAM cells – especially
when process variation is taken into account. Based on the
presented analysis, we show that NBTI stress in different registers
needs to be tackled using different strategies corresponding to
their access patterns. To this end, we propose to selectively
increase the resilience of individual registers against NBTI. Our
technique balances the gate voltage stress of the two PMOS
transistors of an SRAM cell such that both are under stress
for approximately the same amount of time during operation –
thereby minimizing the deleterious effects of NBTI. We present
mitigation implementations in both hardware and in software
along with the incurred overhead. Through a wide range of
applications we can show that our technique reduces the NBTI-
induced reliability degradation by 35% on average. This is 22%
better than current State-of-the-Art.
Keywords—Embedded system, Reliability; Aging; Register File;
NBTI; Microarchitecture;
I.
INTRODUCTION
As technology scaling continues, new phenomena such as
NBTI start to threaten the correct functionality of transistors
over their lifetime, leading to a signiﬁcant reduction of reli-
ability. NBTI is caused by continuous traps generated in the
Si-SiO2 interface of PMOS transistor gates due to voltage
stress (i.e. negative voltage at gate of a PMOS transistor)
and its serious effects have emerged as one of the key aging
factors in PMOS transistors – especially at deep sub-micron
technologies [1]. Indeed, applying a negative voltage at the
gate of a PMOS transistor for prolonged time intervals results
in a noticeable increase in the transistor’s threshold voltage
and, as a consequence of that, a non-negligible performance
degradation [2]. Once the voltage stress is removed from
the gate (i.e. no more negative voltage on the gate),
the
PMOS transistor enters a so-called recovery phase which
partially reverses the negative effects of NBTI that manifested
themselves during the stress phase (see Fig 1). Theoretically,
a full recovery is possible, but would require inﬁnite time;
in practice the inﬂuence of NBTI can be viewed as purely
additive over larger time scales, e.g. weeks, years [3]. Overall,
the lifetime of a PMOS transistor mainly depends on the total
period of time spent within the stress phase.
On the other hand, as the gate oxide moves toward 4 nm,
NBTI is expected to play a more substantial role with respect to
the device lifetime degradation than other aging sources such
as Hot Carrier Injection (HCI) [3]. Positive Bias Temperature
Instability (PBTI) can also disturb the threshold voltage of
NMOS transistors but it has been observed that NBTI is able
to shift threshold voltages to a much greater degree than PBTI
and thus has a much more serious impact on reliability [4].
The register ﬁles in microprocessors are typically imple-
mented using SRAM cells. A standard 6-T SRAM cell contains
two inverters (see Fig 1) for storing complementary bit values.
This means that while a logic value is stored in an SRAM cell,
one PMOS transistor (of the one inverter) will constantly be
in the stress phase, while the second PMOS transistor (of the
other inverter) will be in the recovery phase. This situation is
sustained until the stored value is ﬂipped. Then, the two PMOS
transistors switch their roles with regard to the aforementioned
stress. Assuming that the duty cycle (i.e. percentage of lifetime
when the logic value ‘1’ is stored in an SRAM cell) is λ, then
the percentages of time that the two PMOS transistors of the
cell will be under stress are λ and (1− λ), respectively. When
λ is exactly 50%, the combined NBTI effects on the SRAM
cell will be at the lowest possible level because both PMOS
transistors will be equally stressed. Fig 1 illustrates how NBTI
can affect a standard 6-T SRAM cell with respect to changes
of threshold voltage Vth in the stress and recovery phases.
In spite of its relative small area footprint, the register
ﬁle is more frequently accessed than other components in
microprocessors [5] and a considerable amount of faults that
disturb the processor usually come from it [6]. Thus, it is
recognized as one of the fundamental concerns when it comes
to reliability [7]. In this paper, our goal is to mitigate the
NBTI effects in SRAM-based register ﬁles. First, we analyze
the severity of NBTI impact on each register of the register ﬁle
for a wide range of applications and then raise the observation
that not all registers are equally susceptible to NBTI. Indeed,
we ﬁnd that registers that are repeatedly written are under less
NBTI stress than those not updated for very long time in-
tervals during operation. Therefore, we propose to classify the
registers into frequent and infrequent categories and selectively
increase the register ﬁle resiliency against NBTI.
II. MOTIVATION
Let us revisit an SRAM cell and its characteristics: one
of the key reliability metrics in the SRAM domain is the
Static Noise Margin (SNM) [8]. It illustrates the resiliency
of a standard SRAM cell against noise and failures. The
SNM, in turn, can be measured from the so-called butterﬂy
curve that describes the transfer characteristics of the SRAM
cell with the SNM equal to the length of the side of the
square located between the two curves, as shown (with respect
978-1-4799-0181-4/13/$31.00 ©2013 IEEE
Authorized licensed use limited to: Tsinghua University. Downloaded on March 19,2021 at 07:40:27 UTC from IEEE Xplore.  Restrictions apply. 
WL 
VDD 
VDD 
WL 
NBTI 
P2 
B 
P1 
A 
___ 
BL 
6-T SRAM Cell 
BL 
PMOS transistor 
Vg < 0 (cid:198) Stress phase 
Vg = 0 (cid:198) Recovery phase 
e.g. λ = 60% (cid:198) during 60% of the runtime, the PMOS transistor 
P1 is in the stress phase so it will age faster than P2, which is 
undergoing stress only for 40% of the lifetime 
λ : The duty cycle 
]
V
[
t
f
i
h
s
t
h
V
Stress  Recovery 
]
  0 
V
[
g
V
-1 
Time 
The optimally 
balanced case occurs 
when λ = 50% 
Fig. 1. NBTI effects in a standard 6-T SRAM cell with the occurrence of
recovery phase and stress phase
to a certain technology node) in Fig 2(a). There, A and B
represent the outputs of the inverters of the 6-T SRAM cell
(see Fig 1). VA(VB) plots the output voltage resulting from
a sweep of a voltage in B from 0 to Vdd. VB(VA) is the
voltage in B when VA sweeps from 0 to Vdd (i.e. from 0 V
to 1 V in this case). We conducted these simulations using our
simulator developed in cooperation with our partner from the
semiconductor industry and corresponds to similar ones found
in literature [9]. It employs our NBTI model that is based on
equations we extracted from experimental NBTI measurements
in order to calculate the shift in Vth due to NBTI. The simulator
is built upon SPICE (ngspice) and makes use of the 22 nm
Predictive Technology Model (PTM) [10] for transistor sizing.
Indeed, the voltage threshold increase of the PMOS transistors
in an SRAM cell will degrade the SNM and consequently
disturb the SRAM cell reliability due to the less immunity
to noise. Fig 2 (b, c and d) show the potential impact of NBTI
on the reliability of an SRAM cell over years under various
duty cycle stress scenarios.
The SNM degradation becomes even more critical when
accounting for transistor variability. Fig 3 shows the effect
of process variation on the SNM for the same duty cycles λ
as Fig 2, as a 3D histogram of Monte Carlo simulations at
discrete time intervals. It can be seen that although the mean
SNM degradation for λ = 0% is only about 40% after eight
years, some SRAM cells are already failing, and the number
of low SNM values close to zero is also not negligible. In this
low range, the SRAM cell is much more susceptible to DC
voltage noise, which can result in a reduction of Vdd of up to
20% [11]. In contrast, Fig 3(e) and (f) show the histogram of
the SNM over time considering process variation at the 45 nm
and 32 nm technology nodes, respectively, for the worst-case
λ = 0%. It can be seen that there is little divergence from
the mean SNM, showing the higher overall resilience of larger
nodes.
Apart from the constant voltage stress, additional factors
also make the register ﬁle particularly vulnerable to NBTI.
Firstly, due to their regular structure: SRAM cells are typically
implemented using smaller transistor sizing than computational
logic of the same technology [12] which increases their
susceptibility to NBTI. Secondly, NBTI is highly related to
the operating temperature since the NBTI-induced change of
gate threshold voltage varies exponentially with temperature.
At the same time, the register ﬁle is one of the components of a
microprocessor with the highest temperature [13], [14]. This,
(cid:17)
(cid:24)
(cid:23)
(cid:22)
(cid:18)
(cid:12)
(cid:11)
(cid:11)
(cid:20)
(cid:18)
(cid:8)(cid:9)(cid:10)(cid:11)(cid:25)(cid:11)(cid:1)(cid:11)(cid:13)(cid:10)(cid:14)(cid:15)(cid:16)
(cid:18)(cid:8)(cid:11)(cid:19)(cid:18)(cid:20)(cid:11)(cid:21)
(cid:18)(cid:20)(cid:11)(cid:19)(cid:18)(cid:8)(cid:11)(cid:21)
(cid:7)(cid:8)(cid:9)
(cid:17)
(cid:24)
(cid:23)
(cid:22)
(cid:18)
(cid:12)
(cid:11)
(cid:11)
(cid:20)
(cid:18)
(cid:7)
(cid:1)(cid:2)(cid:6)
(cid:1)(cid:2)(cid:5)
(cid:1)(cid:2)(cid:4)
(cid:1)(cid:2)(cid:3)
(cid:1)
(cid:1)
(cid:1)(cid:2)(cid:3)
(cid:1)(cid:2)(cid:4)
(cid:18)(cid:8)(cid:11)(cid:12)(cid:18)(cid:22)(cid:23)(cid:24)(cid:17)
(cid:18)(cid:8)(cid:11)(cid:12)(cid:18)(cid:22)(cid:23)(cid:24)(cid:17)
(cid:1)(cid:2)(cid:5)
(cid:1)(cid:2)(cid:6)
(cid:7)
(cid:1)
(cid:4)
(cid:3)
(cid:18)(cid:8)(cid:11)(cid:19)(cid:18)(cid:20)(cid:11)(cid:21)
(cid:18)(cid:20)(cid:11)(cid:19)(cid:18)(cid:8)(cid:11)(cid:21)
(cid:1)(cid:2)(cid:6)(cid:4)(cid:5)
(cid:7)(cid:1) (cid:7)(cid:3) (cid:7)(cid:4) (cid:7)(cid:5)
(cid:6)
(cid:5)
(cid:8)(cid:9)(cid:10)(cid:11)(cid:12)(cid:13)(cid:10)(cid:14)(cid:15)(cid:16)(cid:17)
(cid:7)(cid:8)(cid:9)(cid:11)(cid:19)(cid:26)(cid:24)(cid:14)(cid:24)(cid:27)(cid:28)(cid:11)(cid:29)(cid:22)(cid:27)(cid:16)(cid:10)(cid:11)(cid:30)(cid:14)(cid:15)(cid:9)(cid:27)(cid:31)(cid:21)(cid:11)(cid:15)(cid:10)(cid:32)(cid:15)(cid:10)(cid:16)(cid:10)(cid:31)(cid:24)(cid:16)
(cid:16)(cid:24)(cid:14)(cid:33)(cid:27)(cid:23)(cid:27)(cid:24)(cid:34)(cid:11)(cid:22)(cid:35)(cid:11)(cid:14)(cid:11)(cid:15)(cid:10)(cid:9)(cid:27)(cid:16)(cid:24)(cid:10)(cid:15)(cid:11)(cid:33)(cid:27)(cid:24)(cid:2)(cid:11)(cid:36)(cid:16)(cid:10)(cid:37)(cid:11)(cid:14)(cid:16)(cid:11)(cid:38)(cid:10)(cid:24)(cid:15)(cid:27)(cid:28)
(cid:35)(cid:22)(cid:15)(cid:11)(cid:23)(cid:27)(cid:39)(cid:10)(cid:23)(cid:27)(cid:40)(cid:22)(cid:22)(cid:37)(cid:11)(cid:22)(cid:35)(cid:11)(cid:15)(cid:10)(cid:9)(cid:27)(cid:16)(cid:24)(cid:10)(cid:15)(cid:11)(cid:35)(cid:14)(cid:27)(cid:23)(cid:41)(cid:15)(cid:10)(cid:16)(cid:11)
(cid:7)(cid:8)(cid:9)(cid:11)(cid:22)(cid:42)(cid:10)(cid:15)(cid:11)(cid:24)(cid:27)(cid:38)(cid:10)(cid:11)(cid:27)(cid:16)(cid:11)(cid:15)(cid:10)(cid:32)(cid:15)(cid:10)(cid:16)(cid:10)(cid:31)(cid:24)(cid:10)(cid:37)(cid:11)(cid:33)(cid:34)(cid:11)(cid:24)(cid:40)(cid:10)(cid:11)
(cid:16)(cid:32)(cid:14)(cid:28)(cid:10)(cid:11)(cid:33)(cid:10)(cid:24)(cid:43)(cid:10)(cid:10)(cid:31)(cid:11)(cid:24)(cid:40)(cid:10)(cid:11)(cid:15)(cid:10)(cid:37)(cid:11)(cid:19)(cid:41)(cid:32)(cid:32)(cid:10)(cid:15)(cid:21)(cid:11)(cid:14)(cid:31)(cid:37)(cid:11)(cid:9)(cid:15)(cid:10)(cid:10)(cid:31)(cid:11)
(cid:19)(cid:23)(cid:22)(cid:43)(cid:10)(cid:15)(cid:21)(cid:11)(cid:28)(cid:41)(cid:15)(cid:42)(cid:10)(cid:16)
(cid:17)
(cid:24)
(cid:23)
(cid:22)
(cid:18)
(cid:12)
(cid:11)
(cid:11)
(cid:20)
(cid:18)
(cid:7)
(cid:1)(cid:2)(cid:6)
(cid:1)(cid:2)(cid:5)
(cid:1)(cid:2)(cid:4)
(cid:1)(cid:2)(cid:3)
(cid:1)
(cid:1)
(cid:18)(cid:8)(cid:19)(cid:18)(cid:20)(cid:21)(cid:11)
(cid:18)(cid:20)(cid:19)(cid:18)(cid:8)(cid:21)(cid:11)
(cid:1)(cid:2)(cid:3)(cid:4)(cid:5)
(cid:1)(cid:2)(cid:3)
(cid:1)(cid:2)(cid:4)
(cid:18)(cid:8)(cid:11)(cid:12)(cid:18)(cid:22)(cid:23)(cid:24)(cid:17)
(cid:1)(cid:2)(cid:5)
(cid:1)(cid:2)(cid:6)
(cid:7)
(cid:1)
(cid:3)
(cid:5)
(cid:4)
(cid:7)(cid:1) (cid:7)(cid:3) (cid:7)(cid:4) (cid:7)(cid:5)
(cid:6)
(cid:8)(cid:9)(cid:10)(cid:11)(cid:12)(cid:13)(cid:10)(cid:14)(cid:15)(cid:16)(cid:17)
(cid:17)
(cid:24)
(cid:23)
(cid:22)
(cid:18)
(cid:12)
(cid:11)
(cid:11)
(cid:20)
(cid:18)
(cid:7)
(cid:1)(cid:2)(cid:6)
(cid:1)(cid:2)(cid:5)
(cid:1)(cid:2)(cid:4)
(cid:1)(cid:2)(cid:3)
(cid:1)
(cid:1)
(cid:1)(cid:2)(cid:3)
(cid:1)(cid:2)(cid:4)
(cid:18)(cid:8)(cid:11)(cid:12)(cid:18)(cid:22)(cid:23)(cid:24)(cid:17)
(cid:18)(cid:8)(cid:11)(cid:19)(cid:18)(cid:20)(cid:11)(cid:21)
(cid:18)(cid:20)(cid:11)(cid:19)(cid:18)(cid:8)(cid:11)(cid:21)
(cid:1)(cid:2)(cid:4)(cid:5)
(cid:1)(cid:2)(cid:5)
(cid:1)(cid:2)(cid:6)
(cid:7)
(cid:1)
(cid:4)
(cid:3)
(cid:7)(cid:1) (cid:7)(cid:3) (cid:7)(cid:4) (cid:7)(cid:5)
(cid:6)
(cid:5)
(cid:8)(cid:9)(cid:10)(cid:11)(cid:12)(cid:13)(cid:10)(cid:14)(cid:15)(cid:16)(cid:17)
(cid:7)(cid:8)(cid:9)(cid:11)(cid:27)(cid:31)(cid:37)(cid:27)(cid:28)(cid:14)(cid:24)(cid:10)(cid:16)(cid:11)(cid:15)(cid:10)(cid:16)(cid:27)(cid:23)(cid:27)(cid:10)(cid:31)(cid:28)(cid:10)(cid:11)(cid:22)(cid:35)(cid:11)(cid:14)(cid:31)(cid:11)(cid:26)(cid:44)(cid:8)(cid:30)(cid:11)(cid:15)(cid:10)(cid:14)(cid:37)
(cid:14)(cid:9)(cid:14)(cid:27)(cid:31)(cid:16)(cid:24)(cid:11)(cid:35)(cid:14)(cid:27)(cid:23)(cid:41)(cid:15)(cid:10)(cid:16)(cid:2)(cid:11)(cid:8)(cid:24)(cid:11)(cid:1)(cid:2)(cid:3)(cid:4)(cid:5)(cid:11)(cid:24)(cid:40)(cid:10)(cid:11)(cid:38)(cid:10)(cid:14)(cid:31)(cid:11)(cid:7)(cid:8)(cid:9)(cid:10)
(cid:37)(cid:10)(cid:9)(cid:15)(cid:14)(cid:37)(cid:14)(cid:24)(cid:27)(cid:22)(cid:31)(cid:11)(cid:27)(cid:16)(cid:11)(cid:16)(cid:23)(cid:27)(cid:9)(cid:40)(cid:24)(cid:23)(cid:34)(cid:11)(cid:43)(cid:22)(cid:15)(cid:16)(cid:10)(cid:11)(cid:24)(cid:40)(cid:14)(cid:31)(cid:11)(cid:14)(cid:24)(cid:11)(cid:1)(cid:2)(cid:6)(cid:4)(cid:5)(cid:10)
(cid:45)(cid:22)(cid:43)(cid:10)(cid:42)(cid:10)(cid:15)(cid:46)(cid:10)(cid:7)(cid:8)(cid:9)(cid:11)(cid:37)(cid:10)(cid:9)(cid:15)(cid:14)(cid:37)(cid:14)(cid:24)(cid:27)(cid:22)(cid:31)(cid:11)(cid:37)(cid:41)(cid:10)(cid:11)(cid:24)(cid:22)(cid:11)(cid:29)(cid:20)(cid:47)(cid:48)
(cid:27)(cid:16)(cid:11)(cid:28)(cid:22)(cid:31)(cid:16)(cid:27)(cid:37)(cid:10)(cid:15)(cid:14)(cid:33)(cid:23)(cid:34)(cid:11)(cid:35)(cid:14)(cid:16)(cid:24)(cid:10)(cid:15)(cid:11)(cid:43)(cid:40)(cid:10)(cid:31)(cid:11)(cid:1)(cid:2)(cid:4)(cid:5)(cid:10)(cid:14)(cid:31)(cid:37)(cid:11)
(cid:14)(cid:16)(cid:11)(cid:14)(cid:11)(cid:15)(cid:10)(cid:16)(cid:41)(cid:23)(cid:24)(cid:11)(cid:24)(cid:40)(cid:10)(cid:11)(cid:26)(cid:44)(cid:8)(cid:30)(cid:11)(cid:28)(cid:10)(cid:23)(cid:23)(cid:11)(cid:27)(cid:16)(cid:11)(cid:38)(cid:22)(cid:15)(cid:10)(cid:11)(cid:16)(cid:41)(cid:16)(cid:49)
(cid:28)(cid:10)(cid:32)(cid:24)(cid:27)(cid:33)(cid:23)(cid:10)(cid:11)(cid:24)(cid:22)(cid:11)(cid:35)(cid:14)(cid:27)(cid:23)(cid:41)(cid:15)(cid:10)(cid:16)
Fig. 2.
Simulated butterﬂy characteristics curve of an SRAM cell, during
the read operation, with our technology simulator under different NBTI stress
scenarios for the 22 nm technology node
in turn, makes other SRAM-based architectural components
such as caches suffer less from NBTI effects then register ﬁles,
as they operate at lower temperatures [14].
Our novel contributions with this paper are as follows:
(1) We perform a classiﬁcation of registers in a register ﬁle
based on an evaluation of their effect on the overall NBTI
stress.
(2) We present a new technique to selectively increase the
resiliency of SRAM-based register ﬁles against NBTI by bal-
ancing the gate voltage stress of the involved PMOS transistors
such that
the stress is distributed evenly between both of
them, i.e. they are under stress for approximately 50% of
the operation time. The technique employed for balancing
in a register is dependent on its classiﬁcation and can be
implemented in either hard- or software.
The rest of this paper is organized as follows: Section III
describes the related work. Section IV introduces the key
observations obtained from our NBTI stress analysis. Sec-
tion V proposes our technique, while the hardware and soft-
ware implementations are discussed in Section VI along with
their respective overheads. The experimental results with a
comparison to State-of-the-Art are presented in Section VII.
Finally, Section VIII concludes the paper.
III. RELATED WORK
A study on reliability issues related to modeling and
analyzing NBTI effects in SRAM cells with a discussion on
the SNM degradation has been introduced in [15] showing
that NBTI can seriously degrade the SNM of an SRAM cell