# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab3_342/Lab3_342.srcs/sources_1/new/four_bit_adder_342.vhd" \
"../../../../../Lab4/lab4_342/lab4_342.srcs/sources_1/new/four_bit_adder_sub_342.vhd" \
"../../../../../Lab2B_342/Lab2B_342.srcs/sources_1/new/full_adder_342.vhd" \
"../../../../Lab6_342.srcs/sources_1/new/seven_segment_display_342.vhd" \
"../../../../Lab6_342.srcs/sources_1/new/show_adder_sub_342.vhd" \
"../../../../../Lab2A_342/Lab2A_342.srcs/sources_1/new/xor_array_342.vhd" \
"../../../../Lab6_342.srcs/sim_1/new/show_adder_sub_tb_342.vhd" \

# Do not sort compile order
nosort
