
TestProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f44  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080051dc  080051dc  000061dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800521c  0800521c  0000621c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005224  08005224  00006224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08005228  08005228  00006228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  0800522c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000b4  24000010  0800523c  00007010  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240000c4  0800523c  000070c4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000eede  00000000  00000000  0000703e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00001c4a  00000000  00000000  00015f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000a10  00000000  00000000  00017b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000007be  00000000  00000000  00018578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00035e12  00000000  00000000  00018d36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000d277  00000000  00000000  0004eb48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015898b  00000000  00000000  0005bdbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001b474a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000291c  00000000  00000000  001b4790  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000059  00000000  00000000  001b70ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080051c4 	.word	0x080051c4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	080051c4 	.word	0x080051c4

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000608:	f000 faa4 	bl	8000b54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060c:	f000 f816 	bl	800063c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000610:	f000 f8ca 	bl	80007a8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000614:	f000 f87c 	bl	8000710 <MX_USART3_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	    HAL_UART_Transmit(&huart3,
 8000618:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800061c:	2207      	movs	r2, #7
 800061e:	4905      	ldr	r1, [pc, #20]	@ (8000634 <main+0x30>)
 8000620:	4805      	ldr	r0, [pc, #20]	@ (8000638 <main+0x34>)
 8000622:	f003 fc89 	bl	8003f38 <HAL_UART_Transmit>
	                      (uint8_t*)"Hello\r\n",
	                      7,
	                      HAL_MAX_DELAY);
	    HAL_Delay(1000);
 8000626:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800062a:	f000 fb25 	bl	8000c78 <HAL_Delay>
	    HAL_UART_Transmit(&huart3,
 800062e:	bf00      	nop
 8000630:	e7f2      	b.n	8000618 <main+0x14>
 8000632:	bf00      	nop
 8000634:	080051dc 	.word	0x080051dc
 8000638:	2400002c 	.word	0x2400002c

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b09c      	sub	sp, #112	@ 0x70
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000646:	224c      	movs	r2, #76	@ 0x4c
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f004 fd8e 	bl	800516c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	2220      	movs	r2, #32
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f004 fd88 	bl	800516c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800065c:	2002      	movs	r0, #2
 800065e:	f000 fdcf 	bl	8001200 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000662:	2300      	movs	r3, #0
 8000664:	603b      	str	r3, [r7, #0]
 8000666:	4b28      	ldr	r3, [pc, #160]	@ (8000708 <SystemClock_Config+0xcc>)
 8000668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800066a:	4a27      	ldr	r2, [pc, #156]	@ (8000708 <SystemClock_Config+0xcc>)
 800066c:	f023 0301 	bic.w	r3, r3, #1
 8000670:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000672:	4b25      	ldr	r3, [pc, #148]	@ (8000708 <SystemClock_Config+0xcc>)
 8000674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	603b      	str	r3, [r7, #0]
 800067c:	4b23      	ldr	r3, [pc, #140]	@ (800070c <SystemClock_Config+0xd0>)
 800067e:	699b      	ldr	r3, [r3, #24]
 8000680:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000684:	4a21      	ldr	r2, [pc, #132]	@ (800070c <SystemClock_Config+0xd0>)
 8000686:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800068a:	6193      	str	r3, [r2, #24]
 800068c:	4b1f      	ldr	r3, [pc, #124]	@ (800070c <SystemClock_Config+0xd0>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000698:	bf00      	nop
 800069a:	4b1c      	ldr	r3, [pc, #112]	@ (800070c <SystemClock_Config+0xd0>)
 800069c:	699b      	ldr	r3, [r3, #24]
 800069e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80006a6:	d1f8      	bne.n	800069a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a8:	2302      	movs	r3, #2
 80006aa:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80006ac:	2301      	movs	r3, #1
 80006ae:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b0:	2340      	movs	r3, #64	@ 0x40
 80006b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006b4:	2300      	movs	r3, #0
 80006b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006bc:	4618      	mov	r0, r3
 80006be:	f000 fdd9 	bl	8001274 <HAL_RCC_OscConfig>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <SystemClock_Config+0x90>
  {
    Error_Handler();
 80006c8:	f000 f8a6 	bl	8000818 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006cc:	233f      	movs	r3, #63	@ 0x3f
 80006ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006d0:	2300      	movs	r3, #0
 80006d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006d8:	2300      	movs	r3, #0
 80006da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80006e0:	2300      	movs	r3, #0
 80006e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80006e4:	2300      	movs	r3, #0
 80006e6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006ec:	1d3b      	adds	r3, r7, #4
 80006ee:	2101      	movs	r1, #1
 80006f0:	4618      	mov	r0, r3
 80006f2:	f001 fa19 	bl	8001b28 <HAL_RCC_ClockConfig>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80006fc:	f000 f88c 	bl	8000818 <Error_Handler>
  }
}
 8000700:	bf00      	nop
 8000702:	3770      	adds	r7, #112	@ 0x70
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	58000400 	.word	0x58000400
 800070c:	58024800 	.word	0x58024800

08000710 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000714:	4b22      	ldr	r3, [pc, #136]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 8000716:	4a23      	ldr	r2, [pc, #140]	@ (80007a4 <MX_USART3_UART_Init+0x94>)
 8000718:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800071a:	4b21      	ldr	r3, [pc, #132]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 800071c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000720:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000722:	4b1f      	ldr	r3, [pc, #124]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000728:	4b1d      	ldr	r3, [pc, #116]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800072e:	4b1c      	ldr	r3, [pc, #112]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000734:	4b1a      	ldr	r3, [pc, #104]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 8000736:	220c      	movs	r2, #12
 8000738:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800073a:	4b19      	ldr	r3, [pc, #100]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 800073c:	2200      	movs	r2, #0
 800073e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000740:	4b17      	ldr	r3, [pc, #92]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 8000742:	2200      	movs	r2, #0
 8000744:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000746:	4b16      	ldr	r3, [pc, #88]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 8000748:	2200      	movs	r2, #0
 800074a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800074c:	4b14      	ldr	r3, [pc, #80]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 800074e:	2200      	movs	r2, #0
 8000750:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000752:	4b13      	ldr	r3, [pc, #76]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 8000754:	2200      	movs	r2, #0
 8000756:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000758:	4811      	ldr	r0, [pc, #68]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 800075a:	f003 fb9d 	bl	8003e98 <HAL_UART_Init>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000764:	f000 f858 	bl	8000818 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000768:	2100      	movs	r1, #0
 800076a:	480d      	ldr	r0, [pc, #52]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 800076c:	f004 fc33 	bl	8004fd6 <HAL_UARTEx_SetTxFifoThreshold>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000776:	f000 f84f 	bl	8000818 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800077a:	2100      	movs	r1, #0
 800077c:	4808      	ldr	r0, [pc, #32]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 800077e:	f004 fc68 	bl	8005052 <HAL_UARTEx_SetRxFifoThreshold>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000788:	f000 f846 	bl	8000818 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800078c:	4804      	ldr	r0, [pc, #16]	@ (80007a0 <MX_USART3_UART_Init+0x90>)
 800078e:	f004 fbe9 	bl	8004f64 <HAL_UARTEx_DisableFifoMode>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000798:	f000 f83e 	bl	8000818 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800079c:	bf00      	nop
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	2400002c 	.word	0x2400002c
 80007a4:	40004800 	.word	0x40004800

080007a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b085      	sub	sp, #20
 80007ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ae:	4b19      	ldr	r3, [pc, #100]	@ (8000814 <MX_GPIO_Init+0x6c>)
 80007b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007b4:	4a17      	ldr	r2, [pc, #92]	@ (8000814 <MX_GPIO_Init+0x6c>)
 80007b6:	f043 0304 	orr.w	r3, r3, #4
 80007ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007be:	4b15      	ldr	r3, [pc, #84]	@ (8000814 <MX_GPIO_Init+0x6c>)
 80007c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007c4:	f003 0304 	and.w	r3, r3, #4
 80007c8:	60fb      	str	r3, [r7, #12]
 80007ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007cc:	4b11      	ldr	r3, [pc, #68]	@ (8000814 <MX_GPIO_Init+0x6c>)
 80007ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007d2:	4a10      	ldr	r2, [pc, #64]	@ (8000814 <MX_GPIO_Init+0x6c>)
 80007d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007dc:	4b0d      	ldr	r3, [pc, #52]	@ (8000814 <MX_GPIO_Init+0x6c>)
 80007de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007e6:	60bb      	str	r3, [r7, #8]
 80007e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000814 <MX_GPIO_Init+0x6c>)
 80007ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007f0:	4a08      	ldr	r2, [pc, #32]	@ (8000814 <MX_GPIO_Init+0x6c>)
 80007f2:	f043 0308 	orr.w	r3, r3, #8
 80007f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007fa:	4b06      	ldr	r3, [pc, #24]	@ (8000814 <MX_GPIO_Init+0x6c>)
 80007fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000800:	f003 0308 	and.w	r3, r3, #8
 8000804:	607b      	str	r3, [r7, #4]
 8000806:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000808:	bf00      	nop
 800080a:	3714      	adds	r7, #20
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	58024400 	.word	0x58024400

08000818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800081c:	b672      	cpsid	i
}
 800081e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000820:	bf00      	nop
 8000822:	e7fd      	b.n	8000820 <Error_Handler+0x8>

08000824 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800082a:	4b0a      	ldr	r3, [pc, #40]	@ (8000854 <HAL_MspInit+0x30>)
 800082c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000830:	4a08      	ldr	r2, [pc, #32]	@ (8000854 <HAL_MspInit+0x30>)
 8000832:	f043 0302 	orr.w	r3, r3, #2
 8000836:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800083a:	4b06      	ldr	r3, [pc, #24]	@ (8000854 <HAL_MspInit+0x30>)
 800083c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000840:	f003 0302 	and.w	r3, r3, #2
 8000844:	607b      	str	r3, [r7, #4]
 8000846:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000848:	bf00      	nop
 800084a:	370c      	adds	r7, #12
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr
 8000854:	58024400 	.word	0x58024400

08000858 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b0ba      	sub	sp, #232	@ 0xe8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000860:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]
 800086a:	609a      	str	r2, [r3, #8]
 800086c:	60da      	str	r2, [r3, #12]
 800086e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000870:	f107 0310 	add.w	r3, r7, #16
 8000874:	22c0      	movs	r2, #192	@ 0xc0
 8000876:	2100      	movs	r1, #0
 8000878:	4618      	mov	r0, r3
 800087a:	f004 fc77 	bl	800516c <memset>
  if(huart->Instance==USART3)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	4a27      	ldr	r2, [pc, #156]	@ (8000920 <HAL_UART_MspInit+0xc8>)
 8000884:	4293      	cmp	r3, r2
 8000886:	d146      	bne.n	8000916 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000888:	f04f 0202 	mov.w	r2, #2
 800088c:	f04f 0300 	mov.w	r3, #0
 8000890:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000894:	2300      	movs	r3, #0
 8000896:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800089a:	f107 0310 	add.w	r3, r7, #16
 800089e:	4618      	mov	r0, r3
 80008a0:	f001 fcce 	bl	8002240 <HAL_RCCEx_PeriphCLKConfig>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80008aa:	f7ff ffb5 	bl	8000818 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80008ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000924 <HAL_UART_MspInit+0xcc>)
 80008b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80008b4:	4a1b      	ldr	r2, [pc, #108]	@ (8000924 <HAL_UART_MspInit+0xcc>)
 80008b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80008ba:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80008be:	4b19      	ldr	r3, [pc, #100]	@ (8000924 <HAL_UART_MspInit+0xcc>)
 80008c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80008c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80008c8:	60fb      	str	r3, [r7, #12]
 80008ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008cc:	4b15      	ldr	r3, [pc, #84]	@ (8000924 <HAL_UART_MspInit+0xcc>)
 80008ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008d2:	4a14      	ldr	r2, [pc, #80]	@ (8000924 <HAL_UART_MspInit+0xcc>)
 80008d4:	f043 0308 	orr.w	r3, r3, #8
 80008d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008dc:	4b11      	ldr	r3, [pc, #68]	@ (8000924 <HAL_UART_MspInit+0xcc>)
 80008de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008e2:	f003 0308 	and.w	r3, r3, #8
 80008e6:	60bb      	str	r3, [r7, #8]
 80008e8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80008ea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80008ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f2:	2302      	movs	r3, #2
 80008f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fe:	2300      	movs	r3, #0
 8000900:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000904:	2307      	movs	r3, #7
 8000906:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800090a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800090e:	4619      	mov	r1, r3
 8000910:	4805      	ldr	r0, [pc, #20]	@ (8000928 <HAL_UART_MspInit+0xd0>)
 8000912:	f000 fac5 	bl	8000ea0 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000916:	bf00      	nop
 8000918:	37e8      	adds	r7, #232	@ 0xe8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	40004800 	.word	0x40004800
 8000924:	58024400 	.word	0x58024400
 8000928:	58020c00 	.word	0x58020c00

0800092c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <NMI_Handler+0x4>

08000934 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <HardFault_Handler+0x4>

0800093c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <MemManage_Handler+0x4>

08000944 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000948:	bf00      	nop
 800094a:	e7fd      	b.n	8000948 <BusFault_Handler+0x4>

0800094c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000950:	bf00      	nop
 8000952:	e7fd      	b.n	8000950 <UsageFault_Handler+0x4>

08000954 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr

08000962 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000962:	b480      	push	{r7}
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000966:	bf00      	nop
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000974:	bf00      	nop
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr

0800097e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000982:	f000 f959 	bl	8000c38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
	...

0800098c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000990:	4b43      	ldr	r3, [pc, #268]	@ (8000aa0 <SystemInit+0x114>)
 8000992:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000996:	4a42      	ldr	r2, [pc, #264]	@ (8000aa0 <SystemInit+0x114>)
 8000998:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800099c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80009a0:	4b40      	ldr	r3, [pc, #256]	@ (8000aa4 <SystemInit+0x118>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f003 030f 	and.w	r3, r3, #15
 80009a8:	2b06      	cmp	r3, #6
 80009aa:	d807      	bhi.n	80009bc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80009ac:	4b3d      	ldr	r3, [pc, #244]	@ (8000aa4 <SystemInit+0x118>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f023 030f 	bic.w	r3, r3, #15
 80009b4:	4a3b      	ldr	r2, [pc, #236]	@ (8000aa4 <SystemInit+0x118>)
 80009b6:	f043 0307 	orr.w	r3, r3, #7
 80009ba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80009bc:	4b3a      	ldr	r3, [pc, #232]	@ (8000aa8 <SystemInit+0x11c>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a39      	ldr	r2, [pc, #228]	@ (8000aa8 <SystemInit+0x11c>)
 80009c2:	f043 0301 	orr.w	r3, r3, #1
 80009c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80009c8:	4b37      	ldr	r3, [pc, #220]	@ (8000aa8 <SystemInit+0x11c>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80009ce:	4b36      	ldr	r3, [pc, #216]	@ (8000aa8 <SystemInit+0x11c>)
 80009d0:	681a      	ldr	r2, [r3, #0]
 80009d2:	4935      	ldr	r1, [pc, #212]	@ (8000aa8 <SystemInit+0x11c>)
 80009d4:	4b35      	ldr	r3, [pc, #212]	@ (8000aac <SystemInit+0x120>)
 80009d6:	4013      	ands	r3, r2
 80009d8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80009da:	4b32      	ldr	r3, [pc, #200]	@ (8000aa4 <SystemInit+0x118>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	f003 0308 	and.w	r3, r3, #8
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d007      	beq.n	80009f6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80009e6:	4b2f      	ldr	r3, [pc, #188]	@ (8000aa4 <SystemInit+0x118>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	f023 030f 	bic.w	r3, r3, #15
 80009ee:	4a2d      	ldr	r2, [pc, #180]	@ (8000aa4 <SystemInit+0x118>)
 80009f0:	f043 0307 	orr.w	r3, r3, #7
 80009f4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80009f6:	4b2c      	ldr	r3, [pc, #176]	@ (8000aa8 <SystemInit+0x11c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80009fc:	4b2a      	ldr	r3, [pc, #168]	@ (8000aa8 <SystemInit+0x11c>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000a02:	4b29      	ldr	r3, [pc, #164]	@ (8000aa8 <SystemInit+0x11c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000a08:	4b27      	ldr	r3, [pc, #156]	@ (8000aa8 <SystemInit+0x11c>)
 8000a0a:	4a29      	ldr	r2, [pc, #164]	@ (8000ab0 <SystemInit+0x124>)
 8000a0c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000a0e:	4b26      	ldr	r3, [pc, #152]	@ (8000aa8 <SystemInit+0x11c>)
 8000a10:	4a28      	ldr	r2, [pc, #160]	@ (8000ab4 <SystemInit+0x128>)
 8000a12:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000a14:	4b24      	ldr	r3, [pc, #144]	@ (8000aa8 <SystemInit+0x11c>)
 8000a16:	4a28      	ldr	r2, [pc, #160]	@ (8000ab8 <SystemInit+0x12c>)
 8000a18:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000a1a:	4b23      	ldr	r3, [pc, #140]	@ (8000aa8 <SystemInit+0x11c>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000a20:	4b21      	ldr	r3, [pc, #132]	@ (8000aa8 <SystemInit+0x11c>)
 8000a22:	4a25      	ldr	r2, [pc, #148]	@ (8000ab8 <SystemInit+0x12c>)
 8000a24:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000a26:	4b20      	ldr	r3, [pc, #128]	@ (8000aa8 <SystemInit+0x11c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000a2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000aa8 <SystemInit+0x11c>)
 8000a2e:	4a22      	ldr	r2, [pc, #136]	@ (8000ab8 <SystemInit+0x12c>)
 8000a30:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000a32:	4b1d      	ldr	r3, [pc, #116]	@ (8000aa8 <SystemInit+0x11c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a38:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa8 <SystemInit+0x11c>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a1a      	ldr	r2, [pc, #104]	@ (8000aa8 <SystemInit+0x11c>)
 8000a3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000a42:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000a44:	4b18      	ldr	r3, [pc, #96]	@ (8000aa8 <SystemInit+0x11c>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000a4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000abc <SystemInit+0x130>)
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac0 <SystemInit+0x134>)
 8000a50:	4013      	ands	r3, r2
 8000a52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000a56:	d202      	bcs.n	8000a5e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000a58:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac4 <SystemInit+0x138>)
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000a5e:	4b12      	ldr	r3, [pc, #72]	@ (8000aa8 <SystemInit+0x11c>)
 8000a60:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d113      	bne.n	8000a94 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa8 <SystemInit+0x11c>)
 8000a6e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a72:	4a0d      	ldr	r2, [pc, #52]	@ (8000aa8 <SystemInit+0x11c>)
 8000a74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a78:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000a7c:	4b12      	ldr	r3, [pc, #72]	@ (8000ac8 <SystemInit+0x13c>)
 8000a7e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000a82:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000a84:	4b08      	ldr	r3, [pc, #32]	@ (8000aa8 <SystemInit+0x11c>)
 8000a86:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a8a:	4a07      	ldr	r2, [pc, #28]	@ (8000aa8 <SystemInit+0x11c>)
 8000a8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000a90:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	e000ed00 	.word	0xe000ed00
 8000aa4:	52002000 	.word	0x52002000
 8000aa8:	58024400 	.word	0x58024400
 8000aac:	eaf6ed7f 	.word	0xeaf6ed7f
 8000ab0:	02020200 	.word	0x02020200
 8000ab4:	01ff0000 	.word	0x01ff0000
 8000ab8:	01010280 	.word	0x01010280
 8000abc:	5c001000 	.word	0x5c001000
 8000ac0:	ffff0000 	.word	0xffff0000
 8000ac4:	51008108 	.word	0x51008108
 8000ac8:	52004000 	.word	0x52004000

08000acc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000ad0:	4b09      	ldr	r3, [pc, #36]	@ (8000af8 <ExitRun0Mode+0x2c>)
 8000ad2:	68db      	ldr	r3, [r3, #12]
 8000ad4:	4a08      	ldr	r2, [pc, #32]	@ (8000af8 <ExitRun0Mode+0x2c>)
 8000ad6:	f043 0302 	orr.w	r3, r3, #2
 8000ada:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000adc:	bf00      	nop
 8000ade:	4b06      	ldr	r3, [pc, #24]	@ (8000af8 <ExitRun0Mode+0x2c>)
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d0f9      	beq.n	8000ade <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000aea:	bf00      	nop
 8000aec:	bf00      	nop
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	58024800 	.word	0x58024800

08000afc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000afc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000b38 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000b00:	f7ff ffe4 	bl	8000acc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b04:	f7ff ff42 	bl	800098c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b08:	480c      	ldr	r0, [pc, #48]	@ (8000b3c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b0a:	490d      	ldr	r1, [pc, #52]	@ (8000b40 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b44 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b10:	e002      	b.n	8000b18 <LoopCopyDataInit>

08000b12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b16:	3304      	adds	r3, #4

08000b18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b1c:	d3f9      	bcc.n	8000b12 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b48 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b20:	4c0a      	ldr	r4, [pc, #40]	@ (8000b4c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b24:	e001      	b.n	8000b2a <LoopFillZerobss>

08000b26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b28:	3204      	adds	r2, #4

08000b2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b2c:	d3fb      	bcc.n	8000b26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b2e:	f004 fb25 	bl	800517c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b32:	f7ff fd67 	bl	8000604 <main>
  bx  lr
 8000b36:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b38:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000b3c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000b40:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000b44:	0800522c 	.word	0x0800522c
  ldr r2, =_sbss
 8000b48:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000b4c:	240000c4 	.word	0x240000c4

08000b50 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b50:	e7fe      	b.n	8000b50 <ADC3_IRQHandler>
	...

08000b54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b5a:	2003      	movs	r0, #3
 8000b5c:	f000 f96e 	bl	8000e3c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000b60:	f001 f998 	bl	8001e94 <HAL_RCC_GetSysClockFreq>
 8000b64:	4602      	mov	r2, r0
 8000b66:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <HAL_Init+0x68>)
 8000b68:	699b      	ldr	r3, [r3, #24]
 8000b6a:	0a1b      	lsrs	r3, r3, #8
 8000b6c:	f003 030f 	and.w	r3, r3, #15
 8000b70:	4913      	ldr	r1, [pc, #76]	@ (8000bc0 <HAL_Init+0x6c>)
 8000b72:	5ccb      	ldrb	r3, [r1, r3]
 8000b74:	f003 031f 	and.w	r3, r3, #31
 8000b78:	fa22 f303 	lsr.w	r3, r2, r3
 8000b7c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000b7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bbc <HAL_Init+0x68>)
 8000b80:	699b      	ldr	r3, [r3, #24]
 8000b82:	f003 030f 	and.w	r3, r3, #15
 8000b86:	4a0e      	ldr	r2, [pc, #56]	@ (8000bc0 <HAL_Init+0x6c>)
 8000b88:	5cd3      	ldrb	r3, [r2, r3]
 8000b8a:	f003 031f 	and.w	r3, r3, #31
 8000b8e:	687a      	ldr	r2, [r7, #4]
 8000b90:	fa22 f303 	lsr.w	r3, r2, r3
 8000b94:	4a0b      	ldr	r2, [pc, #44]	@ (8000bc4 <HAL_Init+0x70>)
 8000b96:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000b98:	4a0b      	ldr	r2, [pc, #44]	@ (8000bc8 <HAL_Init+0x74>)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	f000 f814 	bl	8000bcc <HAL_InitTick>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000baa:	2301      	movs	r3, #1
 8000bac:	e002      	b.n	8000bb4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000bae:	f7ff fe39 	bl	8000824 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bb2:	2300      	movs	r3, #0
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3708      	adds	r7, #8
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	58024400 	.word	0x58024400
 8000bc0:	080051e4 	.word	0x080051e4
 8000bc4:	24000004 	.word	0x24000004
 8000bc8:	24000000 	.word	0x24000000

08000bcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000bd4:	4b15      	ldr	r3, [pc, #84]	@ (8000c2c <HAL_InitTick+0x60>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d101      	bne.n	8000be0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	e021      	b.n	8000c24 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000be0:	4b13      	ldr	r3, [pc, #76]	@ (8000c30 <HAL_InitTick+0x64>)
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	4b11      	ldr	r3, [pc, #68]	@ (8000c2c <HAL_InitTick+0x60>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	4619      	mov	r1, r3
 8000bea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bee:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f000 f945 	bl	8000e86 <HAL_SYSTICK_Config>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000c02:	2301      	movs	r3, #1
 8000c04:	e00e      	b.n	8000c24 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2b0f      	cmp	r3, #15
 8000c0a:	d80a      	bhi.n	8000c22 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	6879      	ldr	r1, [r7, #4]
 8000c10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c14:	f000 f91d 	bl	8000e52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c18:	4a06      	ldr	r2, [pc, #24]	@ (8000c34 <HAL_InitTick+0x68>)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	e000      	b.n	8000c24 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	2400000c 	.word	0x2400000c
 8000c30:	24000000 	.word	0x24000000
 8000c34:	24000008 	.word	0x24000008

08000c38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c3c:	4b06      	ldr	r3, [pc, #24]	@ (8000c58 <HAL_IncTick+0x20>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	461a      	mov	r2, r3
 8000c42:	4b06      	ldr	r3, [pc, #24]	@ (8000c5c <HAL_IncTick+0x24>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4413      	add	r3, r2
 8000c48:	4a04      	ldr	r2, [pc, #16]	@ (8000c5c <HAL_IncTick+0x24>)
 8000c4a:	6013      	str	r3, [r2, #0]
}
 8000c4c:	bf00      	nop
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	2400000c 	.word	0x2400000c
 8000c5c:	240000c0 	.word	0x240000c0

08000c60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  return uwTick;
 8000c64:	4b03      	ldr	r3, [pc, #12]	@ (8000c74 <HAL_GetTick+0x14>)
 8000c66:	681b      	ldr	r3, [r3, #0]
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	240000c0 	.word	0x240000c0

08000c78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c80:	f7ff ffee 	bl	8000c60 <HAL_GetTick>
 8000c84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000c90:	d005      	beq.n	8000c9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c92:	4b0a      	ldr	r3, [pc, #40]	@ (8000cbc <HAL_Delay+0x44>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	461a      	mov	r2, r3
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c9e:	bf00      	nop
 8000ca0:	f7ff ffde 	bl	8000c60 <HAL_GetTick>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	68bb      	ldr	r3, [r7, #8]
 8000ca8:	1ad3      	subs	r3, r2, r3
 8000caa:	68fa      	ldr	r2, [r7, #12]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d8f7      	bhi.n	8000ca0 <HAL_Delay+0x28>
  {
  }
}
 8000cb0:	bf00      	nop
 8000cb2:	bf00      	nop
 8000cb4:	3710      	adds	r7, #16
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	2400000c 	.word	0x2400000c

08000cc0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000cc4:	4b03      	ldr	r3, [pc, #12]	@ (8000cd4 <HAL_GetREVID+0x14>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	0c1b      	lsrs	r3, r3, #16
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	5c001000 	.word	0x5c001000

08000cd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	f003 0307 	and.w	r3, r3, #7
 8000ce6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8000d18 <__NVIC_SetPriorityGrouping+0x40>)
 8000cea:	68db      	ldr	r3, [r3, #12]
 8000cec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cee:	68ba      	ldr	r2, [r7, #8]
 8000cf0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000d00:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <__NVIC_SetPriorityGrouping+0x44>)
 8000d02:	4313      	orrs	r3, r2
 8000d04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d06:	4a04      	ldr	r2, [pc, #16]	@ (8000d18 <__NVIC_SetPriorityGrouping+0x40>)
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	60d3      	str	r3, [r2, #12]
}
 8000d0c:	bf00      	nop
 8000d0e:	3714      	adds	r7, #20
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	e000ed00 	.word	0xe000ed00
 8000d1c:	05fa0000 	.word	0x05fa0000

08000d20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d24:	4b04      	ldr	r3, [pc, #16]	@ (8000d38 <__NVIC_GetPriorityGrouping+0x18>)
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	0a1b      	lsrs	r3, r3, #8
 8000d2a:	f003 0307 	and.w	r3, r3, #7
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr
 8000d38:	e000ed00 	.word	0xe000ed00

08000d3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	6039      	str	r1, [r7, #0]
 8000d46:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000d48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	db0a      	blt.n	8000d66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	b2da      	uxtb	r2, r3
 8000d54:	490c      	ldr	r1, [pc, #48]	@ (8000d88 <__NVIC_SetPriority+0x4c>)
 8000d56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d5a:	0112      	lsls	r2, r2, #4
 8000d5c:	b2d2      	uxtb	r2, r2
 8000d5e:	440b      	add	r3, r1
 8000d60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d64:	e00a      	b.n	8000d7c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	b2da      	uxtb	r2, r3
 8000d6a:	4908      	ldr	r1, [pc, #32]	@ (8000d8c <__NVIC_SetPriority+0x50>)
 8000d6c:	88fb      	ldrh	r3, [r7, #6]
 8000d6e:	f003 030f 	and.w	r3, r3, #15
 8000d72:	3b04      	subs	r3, #4
 8000d74:	0112      	lsls	r2, r2, #4
 8000d76:	b2d2      	uxtb	r2, r2
 8000d78:	440b      	add	r3, r1
 8000d7a:	761a      	strb	r2, [r3, #24]
}
 8000d7c:	bf00      	nop
 8000d7e:	370c      	adds	r7, #12
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	e000e100 	.word	0xe000e100
 8000d8c:	e000ed00 	.word	0xe000ed00

08000d90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b089      	sub	sp, #36	@ 0x24
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	f003 0307 	and.w	r3, r3, #7
 8000da2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000da4:	69fb      	ldr	r3, [r7, #28]
 8000da6:	f1c3 0307 	rsb	r3, r3, #7
 8000daa:	2b04      	cmp	r3, #4
 8000dac:	bf28      	it	cs
 8000dae:	2304      	movcs	r3, #4
 8000db0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	3304      	adds	r3, #4
 8000db6:	2b06      	cmp	r3, #6
 8000db8:	d902      	bls.n	8000dc0 <NVIC_EncodePriority+0x30>
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	3b03      	subs	r3, #3
 8000dbe:	e000      	b.n	8000dc2 <NVIC_EncodePriority+0x32>
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dc4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000dc8:	69bb      	ldr	r3, [r7, #24]
 8000dca:	fa02 f303 	lsl.w	r3, r2, r3
 8000dce:	43da      	mvns	r2, r3
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	401a      	ands	r2, r3
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dd8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	fa01 f303 	lsl.w	r3, r1, r3
 8000de2:	43d9      	mvns	r1, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de8:	4313      	orrs	r3, r2
         );
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3724      	adds	r7, #36	@ 0x24
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
	...

08000df8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	3b01      	subs	r3, #1
 8000e04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e08:	d301      	bcc.n	8000e0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e00f      	b.n	8000e2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e38 <SysTick_Config+0x40>)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	3b01      	subs	r3, #1
 8000e14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e16:	210f      	movs	r1, #15
 8000e18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e1c:	f7ff ff8e 	bl	8000d3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e20:	4b05      	ldr	r3, [pc, #20]	@ (8000e38 <SysTick_Config+0x40>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e26:	4b04      	ldr	r3, [pc, #16]	@ (8000e38 <SysTick_Config+0x40>)
 8000e28:	2207      	movs	r2, #7
 8000e2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e2c:	2300      	movs	r3, #0
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3708      	adds	r7, #8
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	e000e010 	.word	0xe000e010

08000e3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e44:	6878      	ldr	r0, [r7, #4]
 8000e46:	f7ff ff47 	bl	8000cd8 <__NVIC_SetPriorityGrouping>
}
 8000e4a:	bf00      	nop
 8000e4c:	3708      	adds	r7, #8
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b086      	sub	sp, #24
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	4603      	mov	r3, r0
 8000e5a:	60b9      	str	r1, [r7, #8]
 8000e5c:	607a      	str	r2, [r7, #4]
 8000e5e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e60:	f7ff ff5e 	bl	8000d20 <__NVIC_GetPriorityGrouping>
 8000e64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e66:	687a      	ldr	r2, [r7, #4]
 8000e68:	68b9      	ldr	r1, [r7, #8]
 8000e6a:	6978      	ldr	r0, [r7, #20]
 8000e6c:	f7ff ff90 	bl	8000d90 <NVIC_EncodePriority>
 8000e70:	4602      	mov	r2, r0
 8000e72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e76:	4611      	mov	r1, r2
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff ff5f 	bl	8000d3c <__NVIC_SetPriority>
}
 8000e7e:	bf00      	nop
 8000e80:	3718      	adds	r7, #24
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b082      	sub	sp, #8
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f7ff ffb2 	bl	8000df8 <SysTick_Config>
 8000e94:	4603      	mov	r3, r0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
	...

08000ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b089      	sub	sp, #36	@ 0x24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000eae:	4b89      	ldr	r3, [pc, #548]	@ (80010d4 <HAL_GPIO_Init+0x234>)
 8000eb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000eb2:	e194      	b.n	80011de <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	2101      	movs	r1, #1
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	f000 8186 	beq.w	80011d8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f003 0303 	and.w	r3, r3, #3
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d005      	beq.n	8000ee4 <HAL_GPIO_Init+0x44>
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	f003 0303 	and.w	r3, r3, #3
 8000ee0:	2b02      	cmp	r3, #2
 8000ee2:	d130      	bne.n	8000f46 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	689b      	ldr	r3, [r3, #8]
 8000ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	005b      	lsls	r3, r3, #1
 8000eee:	2203      	movs	r2, #3
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	43db      	mvns	r3, r3
 8000ef6:	69ba      	ldr	r2, [r7, #24]
 8000ef8:	4013      	ands	r3, r2
 8000efa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	68da      	ldr	r2, [r3, #12]
 8000f00:	69fb      	ldr	r3, [r7, #28]
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	69ba      	ldr	r2, [r7, #24]
 8000f12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	43db      	mvns	r3, r3
 8000f24:	69ba      	ldr	r2, [r7, #24]
 8000f26:	4013      	ands	r3, r2
 8000f28:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	091b      	lsrs	r3, r3, #4
 8000f30:	f003 0201 	and.w	r2, r3, #1
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3a:	69ba      	ldr	r2, [r7, #24]
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f003 0303 	and.w	r3, r3, #3
 8000f4e:	2b03      	cmp	r3, #3
 8000f50:	d017      	beq.n	8000f82 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	68db      	ldr	r3, [r3, #12]
 8000f56:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	2203      	movs	r2, #3
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	43db      	mvns	r3, r3
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	4013      	ands	r3, r2
 8000f68:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	689a      	ldr	r2, [r3, #8]
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	fa02 f303 	lsl.w	r3, r2, r3
 8000f76:	69ba      	ldr	r2, [r7, #24]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f003 0303 	and.w	r3, r3, #3
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d123      	bne.n	8000fd6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	08da      	lsrs	r2, r3, #3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3208      	adds	r2, #8
 8000f96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	220f      	movs	r2, #15
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	43db      	mvns	r3, r3
 8000fac:	69ba      	ldr	r2, [r7, #24]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	691a      	ldr	r2, [r3, #16]
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	f003 0307 	and.w	r3, r3, #7
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	08da      	lsrs	r2, r3, #3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3208      	adds	r2, #8
 8000fd0:	69b9      	ldr	r1, [r7, #24]
 8000fd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000fdc:	69fb      	ldr	r3, [r7, #28]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	2203      	movs	r2, #3
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4013      	ands	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f003 0203 	and.w	r2, r3, #3
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	4313      	orrs	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	69ba      	ldr	r2, [r7, #24]
 8001008:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001012:	2b00      	cmp	r3, #0
 8001014:	f000 80e0 	beq.w	80011d8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001018:	4b2f      	ldr	r3, [pc, #188]	@ (80010d8 <HAL_GPIO_Init+0x238>)
 800101a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800101e:	4a2e      	ldr	r2, [pc, #184]	@ (80010d8 <HAL_GPIO_Init+0x238>)
 8001020:	f043 0302 	orr.w	r3, r3, #2
 8001024:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001028:	4b2b      	ldr	r3, [pc, #172]	@ (80010d8 <HAL_GPIO_Init+0x238>)
 800102a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800102e:	f003 0302 	and.w	r3, r3, #2
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001036:	4a29      	ldr	r2, [pc, #164]	@ (80010dc <HAL_GPIO_Init+0x23c>)
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	089b      	lsrs	r3, r3, #2
 800103c:	3302      	adds	r3, #2
 800103e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001042:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	f003 0303 	and.w	r3, r3, #3
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	220f      	movs	r2, #15
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	43db      	mvns	r3, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4013      	ands	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4a20      	ldr	r2, [pc, #128]	@ (80010e0 <HAL_GPIO_Init+0x240>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d052      	beq.n	8001108 <HAL_GPIO_Init+0x268>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4a1f      	ldr	r2, [pc, #124]	@ (80010e4 <HAL_GPIO_Init+0x244>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d031      	beq.n	80010ce <HAL_GPIO_Init+0x22e>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4a1e      	ldr	r2, [pc, #120]	@ (80010e8 <HAL_GPIO_Init+0x248>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d02b      	beq.n	80010ca <HAL_GPIO_Init+0x22a>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a1d      	ldr	r2, [pc, #116]	@ (80010ec <HAL_GPIO_Init+0x24c>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d025      	beq.n	80010c6 <HAL_GPIO_Init+0x226>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a1c      	ldr	r2, [pc, #112]	@ (80010f0 <HAL_GPIO_Init+0x250>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d01f      	beq.n	80010c2 <HAL_GPIO_Init+0x222>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a1b      	ldr	r2, [pc, #108]	@ (80010f4 <HAL_GPIO_Init+0x254>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d019      	beq.n	80010be <HAL_GPIO_Init+0x21e>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a1a      	ldr	r2, [pc, #104]	@ (80010f8 <HAL_GPIO_Init+0x258>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d013      	beq.n	80010ba <HAL_GPIO_Init+0x21a>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4a19      	ldr	r2, [pc, #100]	@ (80010fc <HAL_GPIO_Init+0x25c>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d00d      	beq.n	80010b6 <HAL_GPIO_Init+0x216>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4a18      	ldr	r2, [pc, #96]	@ (8001100 <HAL_GPIO_Init+0x260>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d007      	beq.n	80010b2 <HAL_GPIO_Init+0x212>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a17      	ldr	r2, [pc, #92]	@ (8001104 <HAL_GPIO_Init+0x264>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d101      	bne.n	80010ae <HAL_GPIO_Init+0x20e>
 80010aa:	2309      	movs	r3, #9
 80010ac:	e02d      	b.n	800110a <HAL_GPIO_Init+0x26a>
 80010ae:	230a      	movs	r3, #10
 80010b0:	e02b      	b.n	800110a <HAL_GPIO_Init+0x26a>
 80010b2:	2308      	movs	r3, #8
 80010b4:	e029      	b.n	800110a <HAL_GPIO_Init+0x26a>
 80010b6:	2307      	movs	r3, #7
 80010b8:	e027      	b.n	800110a <HAL_GPIO_Init+0x26a>
 80010ba:	2306      	movs	r3, #6
 80010bc:	e025      	b.n	800110a <HAL_GPIO_Init+0x26a>
 80010be:	2305      	movs	r3, #5
 80010c0:	e023      	b.n	800110a <HAL_GPIO_Init+0x26a>
 80010c2:	2304      	movs	r3, #4
 80010c4:	e021      	b.n	800110a <HAL_GPIO_Init+0x26a>
 80010c6:	2303      	movs	r3, #3
 80010c8:	e01f      	b.n	800110a <HAL_GPIO_Init+0x26a>
 80010ca:	2302      	movs	r3, #2
 80010cc:	e01d      	b.n	800110a <HAL_GPIO_Init+0x26a>
 80010ce:	2301      	movs	r3, #1
 80010d0:	e01b      	b.n	800110a <HAL_GPIO_Init+0x26a>
 80010d2:	bf00      	nop
 80010d4:	58000080 	.word	0x58000080
 80010d8:	58024400 	.word	0x58024400
 80010dc:	58000400 	.word	0x58000400
 80010e0:	58020000 	.word	0x58020000
 80010e4:	58020400 	.word	0x58020400
 80010e8:	58020800 	.word	0x58020800
 80010ec:	58020c00 	.word	0x58020c00
 80010f0:	58021000 	.word	0x58021000
 80010f4:	58021400 	.word	0x58021400
 80010f8:	58021800 	.word	0x58021800
 80010fc:	58021c00 	.word	0x58021c00
 8001100:	58022000 	.word	0x58022000
 8001104:	58022400 	.word	0x58022400
 8001108:	2300      	movs	r3, #0
 800110a:	69fa      	ldr	r2, [r7, #28]
 800110c:	f002 0203 	and.w	r2, r2, #3
 8001110:	0092      	lsls	r2, r2, #2
 8001112:	4093      	lsls	r3, r2
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	4313      	orrs	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800111a:	4938      	ldr	r1, [pc, #224]	@ (80011fc <HAL_GPIO_Init+0x35c>)
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	089b      	lsrs	r3, r3, #2
 8001120:	3302      	adds	r3, #2
 8001122:	69ba      	ldr	r2, [r7, #24]
 8001124:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001128:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	43db      	mvns	r3, r3
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	4013      	ands	r3, r2
 8001138:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001142:	2b00      	cmp	r3, #0
 8001144:	d003      	beq.n	800114e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001146:	69ba      	ldr	r2, [r7, #24]
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	4313      	orrs	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800114e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001156:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	43db      	mvns	r3, r3
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	4013      	ands	r3, r2
 8001166:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001170:	2b00      	cmp	r3, #0
 8001172:	d003      	beq.n	800117c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	4313      	orrs	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800117c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001180:	69bb      	ldr	r3, [r7, #24]
 8001182:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	43db      	mvns	r3, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4013      	ands	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800119c:	2b00      	cmp	r3, #0
 800119e:	d003      	beq.n	80011a8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	43db      	mvns	r3, r3
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	4013      	ands	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d003      	beq.n	80011d2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	3301      	adds	r3, #1
 80011dc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	fa22 f303 	lsr.w	r3, r2, r3
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	f47f ae63 	bne.w	8000eb4 <HAL_GPIO_Init+0x14>
  }
}
 80011ee:	bf00      	nop
 80011f0:	bf00      	nop
 80011f2:	3724      	adds	r7, #36	@ 0x24
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	58000400 	.word	0x58000400

08001200 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001208:	4b19      	ldr	r3, [pc, #100]	@ (8001270 <HAL_PWREx_ConfigSupply+0x70>)
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	f003 0304 	and.w	r3, r3, #4
 8001210:	2b04      	cmp	r3, #4
 8001212:	d00a      	beq.n	800122a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001214:	4b16      	ldr	r3, [pc, #88]	@ (8001270 <HAL_PWREx_ConfigSupply+0x70>)
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	f003 0307 	and.w	r3, r3, #7
 800121c:	687a      	ldr	r2, [r7, #4]
 800121e:	429a      	cmp	r2, r3
 8001220:	d001      	beq.n	8001226 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e01f      	b.n	8001266 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001226:	2300      	movs	r3, #0
 8001228:	e01d      	b.n	8001266 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800122a:	4b11      	ldr	r3, [pc, #68]	@ (8001270 <HAL_PWREx_ConfigSupply+0x70>)
 800122c:	68db      	ldr	r3, [r3, #12]
 800122e:	f023 0207 	bic.w	r2, r3, #7
 8001232:	490f      	ldr	r1, [pc, #60]	@ (8001270 <HAL_PWREx_ConfigSupply+0x70>)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	4313      	orrs	r3, r2
 8001238:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800123a:	f7ff fd11 	bl	8000c60 <HAL_GetTick>
 800123e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001240:	e009      	b.n	8001256 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001242:	f7ff fd0d 	bl	8000c60 <HAL_GetTick>
 8001246:	4602      	mov	r2, r0
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001250:	d901      	bls.n	8001256 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e007      	b.n	8001266 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001256:	4b06      	ldr	r3, [pc, #24]	@ (8001270 <HAL_PWREx_ConfigSupply+0x70>)
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800125e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001262:	d1ee      	bne.n	8001242 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	58024800 	.word	0x58024800

08001274 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b08c      	sub	sp, #48	@ 0x30
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d102      	bne.n	8001288 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	f000 bc48 	b.w	8001b18 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f003 0301 	and.w	r3, r3, #1
 8001290:	2b00      	cmp	r3, #0
 8001292:	f000 8088 	beq.w	80013a6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001296:	4b99      	ldr	r3, [pc, #612]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001298:	691b      	ldr	r3, [r3, #16]
 800129a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800129e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80012a0:	4b96      	ldr	r3, [pc, #600]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80012a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80012a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012a8:	2b10      	cmp	r3, #16
 80012aa:	d007      	beq.n	80012bc <HAL_RCC_OscConfig+0x48>
 80012ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012ae:	2b18      	cmp	r3, #24
 80012b0:	d111      	bne.n	80012d6 <HAL_RCC_OscConfig+0x62>
 80012b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012b4:	f003 0303 	and.w	r3, r3, #3
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	d10c      	bne.n	80012d6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012bc:	4b8f      	ldr	r3, [pc, #572]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d06d      	beq.n	80013a4 <HAL_RCC_OscConfig+0x130>
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d169      	bne.n	80013a4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80012d0:	2301      	movs	r3, #1
 80012d2:	f000 bc21 	b.w	8001b18 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012de:	d106      	bne.n	80012ee <HAL_RCC_OscConfig+0x7a>
 80012e0:	4b86      	ldr	r3, [pc, #536]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a85      	ldr	r2, [pc, #532]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80012e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012ea:	6013      	str	r3, [r2, #0]
 80012ec:	e02e      	b.n	800134c <HAL_RCC_OscConfig+0xd8>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d10c      	bne.n	8001310 <HAL_RCC_OscConfig+0x9c>
 80012f6:	4b81      	ldr	r3, [pc, #516]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a80      	ldr	r2, [pc, #512]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80012fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001300:	6013      	str	r3, [r2, #0]
 8001302:	4b7e      	ldr	r3, [pc, #504]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a7d      	ldr	r2, [pc, #500]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001308:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800130c:	6013      	str	r3, [r2, #0]
 800130e:	e01d      	b.n	800134c <HAL_RCC_OscConfig+0xd8>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001318:	d10c      	bne.n	8001334 <HAL_RCC_OscConfig+0xc0>
 800131a:	4b78      	ldr	r3, [pc, #480]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a77      	ldr	r2, [pc, #476]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001320:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001324:	6013      	str	r3, [r2, #0]
 8001326:	4b75      	ldr	r3, [pc, #468]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a74      	ldr	r2, [pc, #464]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 800132c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001330:	6013      	str	r3, [r2, #0]
 8001332:	e00b      	b.n	800134c <HAL_RCC_OscConfig+0xd8>
 8001334:	4b71      	ldr	r3, [pc, #452]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a70      	ldr	r2, [pc, #448]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 800133a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800133e:	6013      	str	r3, [r2, #0]
 8001340:	4b6e      	ldr	r3, [pc, #440]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a6d      	ldr	r2, [pc, #436]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001346:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800134a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d013      	beq.n	800137c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001354:	f7ff fc84 	bl	8000c60 <HAL_GetTick>
 8001358:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800135a:	e008      	b.n	800136e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800135c:	f7ff fc80 	bl	8000c60 <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b64      	cmp	r3, #100	@ 0x64
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e3d4      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800136e:	4b63      	ldr	r3, [pc, #396]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001376:	2b00      	cmp	r3, #0
 8001378:	d0f0      	beq.n	800135c <HAL_RCC_OscConfig+0xe8>
 800137a:	e014      	b.n	80013a6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800137c:	f7ff fc70 	bl	8000c60 <HAL_GetTick>
 8001380:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001382:	e008      	b.n	8001396 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001384:	f7ff fc6c 	bl	8000c60 <HAL_GetTick>
 8001388:	4602      	mov	r2, r0
 800138a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	2b64      	cmp	r3, #100	@ 0x64
 8001390:	d901      	bls.n	8001396 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e3c0      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001396:	4b59      	ldr	r3, [pc, #356]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d1f0      	bne.n	8001384 <HAL_RCC_OscConfig+0x110>
 80013a2:	e000      	b.n	80013a6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	f000 80ca 	beq.w	8001548 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013b4:	4b51      	ldr	r3, [pc, #324]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80013b6:	691b      	ldr	r3, [r3, #16]
 80013b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80013bc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80013be:	4b4f      	ldr	r3, [pc, #316]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80013c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013c2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80013c4:	6a3b      	ldr	r3, [r7, #32]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d007      	beq.n	80013da <HAL_RCC_OscConfig+0x166>
 80013ca:	6a3b      	ldr	r3, [r7, #32]
 80013cc:	2b18      	cmp	r3, #24
 80013ce:	d156      	bne.n	800147e <HAL_RCC_OscConfig+0x20a>
 80013d0:	69fb      	ldr	r3, [r7, #28]
 80013d2:	f003 0303 	and.w	r3, r3, #3
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d151      	bne.n	800147e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013da:	4b48      	ldr	r3, [pc, #288]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0304 	and.w	r3, r3, #4
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d005      	beq.n	80013f2 <HAL_RCC_OscConfig+0x17e>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	68db      	ldr	r3, [r3, #12]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d101      	bne.n	80013f2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e392      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80013f2:	4b42      	ldr	r3, [pc, #264]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f023 0219 	bic.w	r2, r3, #25
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	68db      	ldr	r3, [r3, #12]
 80013fe:	493f      	ldr	r1, [pc, #252]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001400:	4313      	orrs	r3, r2
 8001402:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001404:	f7ff fc2c 	bl	8000c60 <HAL_GetTick>
 8001408:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800140a:	e008      	b.n	800141e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800140c:	f7ff fc28 	bl	8000c60 <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b02      	cmp	r3, #2
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e37c      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800141e:	4b37      	ldr	r3, [pc, #220]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 0304 	and.w	r3, r3, #4
 8001426:	2b00      	cmp	r3, #0
 8001428:	d0f0      	beq.n	800140c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800142a:	f7ff fc49 	bl	8000cc0 <HAL_GetREVID>
 800142e:	4603      	mov	r3, r0
 8001430:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001434:	4293      	cmp	r3, r2
 8001436:	d817      	bhi.n	8001468 <HAL_RCC_OscConfig+0x1f4>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	691b      	ldr	r3, [r3, #16]
 800143c:	2b40      	cmp	r3, #64	@ 0x40
 800143e:	d108      	bne.n	8001452 <HAL_RCC_OscConfig+0x1de>
 8001440:	4b2e      	ldr	r3, [pc, #184]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001448:	4a2c      	ldr	r2, [pc, #176]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 800144a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800144e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001450:	e07a      	b.n	8001548 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001452:	4b2a      	ldr	r3, [pc, #168]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	691b      	ldr	r3, [r3, #16]
 800145e:	031b      	lsls	r3, r3, #12
 8001460:	4926      	ldr	r1, [pc, #152]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001462:	4313      	orrs	r3, r2
 8001464:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001466:	e06f      	b.n	8001548 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001468:	4b24      	ldr	r3, [pc, #144]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	691b      	ldr	r3, [r3, #16]
 8001474:	061b      	lsls	r3, r3, #24
 8001476:	4921      	ldr	r1, [pc, #132]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001478:	4313      	orrs	r3, r2
 800147a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800147c:	e064      	b.n	8001548 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d047      	beq.n	8001516 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001486:	4b1d      	ldr	r3, [pc, #116]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f023 0219 	bic.w	r2, r3, #25
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	68db      	ldr	r3, [r3, #12]
 8001492:	491a      	ldr	r1, [pc, #104]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 8001494:	4313      	orrs	r3, r2
 8001496:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001498:	f7ff fbe2 	bl	8000c60 <HAL_GetTick>
 800149c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014a0:	f7ff fbde 	bl	8000c60 <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e332      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80014b2:	4b12      	ldr	r3, [pc, #72]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0304 	and.w	r3, r3, #4
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d0f0      	beq.n	80014a0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014be:	f7ff fbff 	bl	8000cc0 <HAL_GetREVID>
 80014c2:	4603      	mov	r3, r0
 80014c4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d819      	bhi.n	8001500 <HAL_RCC_OscConfig+0x28c>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	691b      	ldr	r3, [r3, #16]
 80014d0:	2b40      	cmp	r3, #64	@ 0x40
 80014d2:	d108      	bne.n	80014e6 <HAL_RCC_OscConfig+0x272>
 80014d4:	4b09      	ldr	r3, [pc, #36]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80014dc:	4a07      	ldr	r2, [pc, #28]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80014de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014e2:	6053      	str	r3, [r2, #4]
 80014e4:	e030      	b.n	8001548 <HAL_RCC_OscConfig+0x2d4>
 80014e6:	4b05      	ldr	r3, [pc, #20]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	691b      	ldr	r3, [r3, #16]
 80014f2:	031b      	lsls	r3, r3, #12
 80014f4:	4901      	ldr	r1, [pc, #4]	@ (80014fc <HAL_RCC_OscConfig+0x288>)
 80014f6:	4313      	orrs	r3, r2
 80014f8:	604b      	str	r3, [r1, #4]
 80014fa:	e025      	b.n	8001548 <HAL_RCC_OscConfig+0x2d4>
 80014fc:	58024400 	.word	0x58024400
 8001500:	4b9a      	ldr	r3, [pc, #616]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	691b      	ldr	r3, [r3, #16]
 800150c:	061b      	lsls	r3, r3, #24
 800150e:	4997      	ldr	r1, [pc, #604]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001510:	4313      	orrs	r3, r2
 8001512:	604b      	str	r3, [r1, #4]
 8001514:	e018      	b.n	8001548 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001516:	4b95      	ldr	r3, [pc, #596]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a94      	ldr	r2, [pc, #592]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 800151c:	f023 0301 	bic.w	r3, r3, #1
 8001520:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001522:	f7ff fb9d 	bl	8000c60 <HAL_GetTick>
 8001526:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001528:	e008      	b.n	800153c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800152a:	f7ff fb99 	bl	8000c60 <HAL_GetTick>
 800152e:	4602      	mov	r2, r0
 8001530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	2b02      	cmp	r3, #2
 8001536:	d901      	bls.n	800153c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001538:	2303      	movs	r3, #3
 800153a:	e2ed      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800153c:	4b8b      	ldr	r3, [pc, #556]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 0304 	and.w	r3, r3, #4
 8001544:	2b00      	cmp	r3, #0
 8001546:	d1f0      	bne.n	800152a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0310 	and.w	r3, r3, #16
 8001550:	2b00      	cmp	r3, #0
 8001552:	f000 80a9 	beq.w	80016a8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001556:	4b85      	ldr	r3, [pc, #532]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001558:	691b      	ldr	r3, [r3, #16]
 800155a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800155e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001560:	4b82      	ldr	r3, [pc, #520]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001564:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001566:	69bb      	ldr	r3, [r7, #24]
 8001568:	2b08      	cmp	r3, #8
 800156a:	d007      	beq.n	800157c <HAL_RCC_OscConfig+0x308>
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	2b18      	cmp	r3, #24
 8001570:	d13a      	bne.n	80015e8 <HAL_RCC_OscConfig+0x374>
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	f003 0303 	and.w	r3, r3, #3
 8001578:	2b01      	cmp	r3, #1
 800157a:	d135      	bne.n	80015e8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800157c:	4b7b      	ldr	r3, [pc, #492]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001584:	2b00      	cmp	r3, #0
 8001586:	d005      	beq.n	8001594 <HAL_RCC_OscConfig+0x320>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	69db      	ldr	r3, [r3, #28]
 800158c:	2b80      	cmp	r3, #128	@ 0x80
 800158e:	d001      	beq.n	8001594 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	e2c1      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001594:	f7ff fb94 	bl	8000cc0 <HAL_GetREVID>
 8001598:	4603      	mov	r3, r0
 800159a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800159e:	4293      	cmp	r3, r2
 80015a0:	d817      	bhi.n	80015d2 <HAL_RCC_OscConfig+0x35e>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a1b      	ldr	r3, [r3, #32]
 80015a6:	2b20      	cmp	r3, #32
 80015a8:	d108      	bne.n	80015bc <HAL_RCC_OscConfig+0x348>
 80015aa:	4b70      	ldr	r3, [pc, #448]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80015b2:	4a6e      	ldr	r2, [pc, #440]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 80015b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80015b8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80015ba:	e075      	b.n	80016a8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80015bc:	4b6b      	ldr	r3, [pc, #428]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6a1b      	ldr	r3, [r3, #32]
 80015c8:	069b      	lsls	r3, r3, #26
 80015ca:	4968      	ldr	r1, [pc, #416]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 80015cc:	4313      	orrs	r3, r2
 80015ce:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80015d0:	e06a      	b.n	80016a8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80015d2:	4b66      	ldr	r3, [pc, #408]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 80015d4:	68db      	ldr	r3, [r3, #12]
 80015d6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6a1b      	ldr	r3, [r3, #32]
 80015de:	061b      	lsls	r3, r3, #24
 80015e0:	4962      	ldr	r1, [pc, #392]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 80015e2:	4313      	orrs	r3, r2
 80015e4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80015e6:	e05f      	b.n	80016a8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	69db      	ldr	r3, [r3, #28]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d042      	beq.n	8001676 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80015f0:	4b5e      	ldr	r3, [pc, #376]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a5d      	ldr	r2, [pc, #372]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 80015f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015fc:	f7ff fb30 	bl	8000c60 <HAL_GetTick>
 8001600:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001602:	e008      	b.n	8001616 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001604:	f7ff fb2c 	bl	8000c60 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b02      	cmp	r3, #2
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e280      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001616:	4b55      	ldr	r3, [pc, #340]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800161e:	2b00      	cmp	r3, #0
 8001620:	d0f0      	beq.n	8001604 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001622:	f7ff fb4d 	bl	8000cc0 <HAL_GetREVID>
 8001626:	4603      	mov	r3, r0
 8001628:	f241 0203 	movw	r2, #4099	@ 0x1003
 800162c:	4293      	cmp	r3, r2
 800162e:	d817      	bhi.n	8001660 <HAL_RCC_OscConfig+0x3ec>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6a1b      	ldr	r3, [r3, #32]
 8001634:	2b20      	cmp	r3, #32
 8001636:	d108      	bne.n	800164a <HAL_RCC_OscConfig+0x3d6>
 8001638:	4b4c      	ldr	r3, [pc, #304]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001640:	4a4a      	ldr	r2, [pc, #296]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001642:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001646:	6053      	str	r3, [r2, #4]
 8001648:	e02e      	b.n	80016a8 <HAL_RCC_OscConfig+0x434>
 800164a:	4b48      	ldr	r3, [pc, #288]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6a1b      	ldr	r3, [r3, #32]
 8001656:	069b      	lsls	r3, r3, #26
 8001658:	4944      	ldr	r1, [pc, #272]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 800165a:	4313      	orrs	r3, r2
 800165c:	604b      	str	r3, [r1, #4]
 800165e:	e023      	b.n	80016a8 <HAL_RCC_OscConfig+0x434>
 8001660:	4b42      	ldr	r3, [pc, #264]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6a1b      	ldr	r3, [r3, #32]
 800166c:	061b      	lsls	r3, r3, #24
 800166e:	493f      	ldr	r1, [pc, #252]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001670:	4313      	orrs	r3, r2
 8001672:	60cb      	str	r3, [r1, #12]
 8001674:	e018      	b.n	80016a8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001676:	4b3d      	ldr	r3, [pc, #244]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a3c      	ldr	r2, [pc, #240]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 800167c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001680:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001682:	f7ff faed 	bl	8000c60 <HAL_GetTick>
 8001686:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001688:	e008      	b.n	800169c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800168a:	f7ff fae9 	bl	8000c60 <HAL_GetTick>
 800168e:	4602      	mov	r2, r0
 8001690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	2b02      	cmp	r3, #2
 8001696:	d901      	bls.n	800169c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001698:	2303      	movs	r3, #3
 800169a:	e23d      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800169c:	4b33      	ldr	r3, [pc, #204]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d1f0      	bne.n	800168a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 0308 	and.w	r3, r3, #8
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d036      	beq.n	8001722 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	695b      	ldr	r3, [r3, #20]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d019      	beq.n	80016f0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016bc:	4b2b      	ldr	r3, [pc, #172]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 80016be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016c0:	4a2a      	ldr	r2, [pc, #168]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 80016c2:	f043 0301 	orr.w	r3, r3, #1
 80016c6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016c8:	f7ff faca 	bl	8000c60 <HAL_GetTick>
 80016cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80016ce:	e008      	b.n	80016e2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016d0:	f7ff fac6 	bl	8000c60 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e21a      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80016e2:	4b22      	ldr	r3, [pc, #136]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 80016e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016e6:	f003 0302 	and.w	r3, r3, #2
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d0f0      	beq.n	80016d0 <HAL_RCC_OscConfig+0x45c>
 80016ee:	e018      	b.n	8001722 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016f0:	4b1e      	ldr	r3, [pc, #120]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 80016f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016f4:	4a1d      	ldr	r2, [pc, #116]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 80016f6:	f023 0301 	bic.w	r3, r3, #1
 80016fa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016fc:	f7ff fab0 	bl	8000c60 <HAL_GetTick>
 8001700:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001702:	e008      	b.n	8001716 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001704:	f7ff faac 	bl	8000c60 <HAL_GetTick>
 8001708:	4602      	mov	r2, r0
 800170a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	2b02      	cmp	r3, #2
 8001710:	d901      	bls.n	8001716 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e200      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001716:	4b15      	ldr	r3, [pc, #84]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001718:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	2b00      	cmp	r3, #0
 8001720:	d1f0      	bne.n	8001704 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0320 	and.w	r3, r3, #32
 800172a:	2b00      	cmp	r3, #0
 800172c:	d039      	beq.n	80017a2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	699b      	ldr	r3, [r3, #24]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d01c      	beq.n	8001770 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001736:	4b0d      	ldr	r3, [pc, #52]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a0c      	ldr	r2, [pc, #48]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 800173c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001740:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001742:	f7ff fa8d 	bl	8000c60 <HAL_GetTick>
 8001746:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001748:	e008      	b.n	800175c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800174a:	f7ff fa89 	bl	8000c60 <HAL_GetTick>
 800174e:	4602      	mov	r2, r0
 8001750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	2b02      	cmp	r3, #2
 8001756:	d901      	bls.n	800175c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e1dd      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800175c:	4b03      	ldr	r3, [pc, #12]	@ (800176c <HAL_RCC_OscConfig+0x4f8>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001764:	2b00      	cmp	r3, #0
 8001766:	d0f0      	beq.n	800174a <HAL_RCC_OscConfig+0x4d6>
 8001768:	e01b      	b.n	80017a2 <HAL_RCC_OscConfig+0x52e>
 800176a:	bf00      	nop
 800176c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001770:	4b9b      	ldr	r3, [pc, #620]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a9a      	ldr	r2, [pc, #616]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001776:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800177a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800177c:	f7ff fa70 	bl	8000c60 <HAL_GetTick>
 8001780:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001782:	e008      	b.n	8001796 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001784:	f7ff fa6c 	bl	8000c60 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b02      	cmp	r3, #2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e1c0      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001796:	4b92      	ldr	r3, [pc, #584]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d1f0      	bne.n	8001784 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0304 	and.w	r3, r3, #4
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	f000 8081 	beq.w	80018b2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80017b0:	4b8c      	ldr	r3, [pc, #560]	@ (80019e4 <HAL_RCC_OscConfig+0x770>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a8b      	ldr	r2, [pc, #556]	@ (80019e4 <HAL_RCC_OscConfig+0x770>)
 80017b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80017bc:	f7ff fa50 	bl	8000c60 <HAL_GetTick>
 80017c0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80017c2:	e008      	b.n	80017d6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017c4:	f7ff fa4c 	bl	8000c60 <HAL_GetTick>
 80017c8:	4602      	mov	r2, r0
 80017ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	2b64      	cmp	r3, #100	@ 0x64
 80017d0:	d901      	bls.n	80017d6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80017d2:	2303      	movs	r3, #3
 80017d4:	e1a0      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80017d6:	4b83      	ldr	r3, [pc, #524]	@ (80019e4 <HAL_RCC_OscConfig+0x770>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d0f0      	beq.n	80017c4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d106      	bne.n	80017f8 <HAL_RCC_OscConfig+0x584>
 80017ea:	4b7d      	ldr	r3, [pc, #500]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80017ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017ee:	4a7c      	ldr	r2, [pc, #496]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80017f6:	e02d      	b.n	8001854 <HAL_RCC_OscConfig+0x5e0>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d10c      	bne.n	800181a <HAL_RCC_OscConfig+0x5a6>
 8001800:	4b77      	ldr	r3, [pc, #476]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001802:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001804:	4a76      	ldr	r2, [pc, #472]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001806:	f023 0301 	bic.w	r3, r3, #1
 800180a:	6713      	str	r3, [r2, #112]	@ 0x70
 800180c:	4b74      	ldr	r3, [pc, #464]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 800180e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001810:	4a73      	ldr	r2, [pc, #460]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001812:	f023 0304 	bic.w	r3, r3, #4
 8001816:	6713      	str	r3, [r2, #112]	@ 0x70
 8001818:	e01c      	b.n	8001854 <HAL_RCC_OscConfig+0x5e0>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	2b05      	cmp	r3, #5
 8001820:	d10c      	bne.n	800183c <HAL_RCC_OscConfig+0x5c8>
 8001822:	4b6f      	ldr	r3, [pc, #444]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001824:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001826:	4a6e      	ldr	r2, [pc, #440]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001828:	f043 0304 	orr.w	r3, r3, #4
 800182c:	6713      	str	r3, [r2, #112]	@ 0x70
 800182e:	4b6c      	ldr	r3, [pc, #432]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001832:	4a6b      	ldr	r2, [pc, #428]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001834:	f043 0301 	orr.w	r3, r3, #1
 8001838:	6713      	str	r3, [r2, #112]	@ 0x70
 800183a:	e00b      	b.n	8001854 <HAL_RCC_OscConfig+0x5e0>
 800183c:	4b68      	ldr	r3, [pc, #416]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 800183e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001840:	4a67      	ldr	r2, [pc, #412]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001842:	f023 0301 	bic.w	r3, r3, #1
 8001846:	6713      	str	r3, [r2, #112]	@ 0x70
 8001848:	4b65      	ldr	r3, [pc, #404]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 800184a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800184c:	4a64      	ldr	r2, [pc, #400]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 800184e:	f023 0304 	bic.w	r3, r3, #4
 8001852:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d015      	beq.n	8001888 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800185c:	f7ff fa00 	bl	8000c60 <HAL_GetTick>
 8001860:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001862:	e00a      	b.n	800187a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001864:	f7ff f9fc 	bl	8000c60 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001872:	4293      	cmp	r3, r2
 8001874:	d901      	bls.n	800187a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e14e      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800187a:	4b59      	ldr	r3, [pc, #356]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 800187c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	2b00      	cmp	r3, #0
 8001884:	d0ee      	beq.n	8001864 <HAL_RCC_OscConfig+0x5f0>
 8001886:	e014      	b.n	80018b2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001888:	f7ff f9ea 	bl	8000c60 <HAL_GetTick>
 800188c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800188e:	e00a      	b.n	80018a6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001890:	f7ff f9e6 	bl	8000c60 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800189e:	4293      	cmp	r3, r2
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e138      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80018a6:	4b4e      	ldr	r3, [pc, #312]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80018a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d1ee      	bne.n	8001890 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	f000 812d 	beq.w	8001b16 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80018bc:	4b48      	ldr	r3, [pc, #288]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80018be:	691b      	ldr	r3, [r3, #16]
 80018c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80018c4:	2b18      	cmp	r3, #24
 80018c6:	f000 80bd 	beq.w	8001a44 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	f040 809e 	bne.w	8001a10 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d4:	4b42      	ldr	r3, [pc, #264]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a41      	ldr	r2, [pc, #260]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80018da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018e0:	f7ff f9be 	bl	8000c60 <HAL_GetTick>
 80018e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80018e6:	e008      	b.n	80018fa <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e8:	f7ff f9ba 	bl	8000c60 <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e10e      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80018fa:	4b39      	ldr	r3, [pc, #228]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d1f0      	bne.n	80018e8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001906:	4b36      	ldr	r3, [pc, #216]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001908:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800190a:	4b37      	ldr	r3, [pc, #220]	@ (80019e8 <HAL_RCC_OscConfig+0x774>)
 800190c:	4013      	ands	r3, r2
 800190e:	687a      	ldr	r2, [r7, #4]
 8001910:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001916:	0112      	lsls	r2, r2, #4
 8001918:	430a      	orrs	r2, r1
 800191a:	4931      	ldr	r1, [pc, #196]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 800191c:	4313      	orrs	r3, r2
 800191e:	628b      	str	r3, [r1, #40]	@ 0x28
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001924:	3b01      	subs	r3, #1
 8001926:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800192e:	3b01      	subs	r3, #1
 8001930:	025b      	lsls	r3, r3, #9
 8001932:	b29b      	uxth	r3, r3
 8001934:	431a      	orrs	r2, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800193a:	3b01      	subs	r3, #1
 800193c:	041b      	lsls	r3, r3, #16
 800193e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001942:	431a      	orrs	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001948:	3b01      	subs	r3, #1
 800194a:	061b      	lsls	r3, r3, #24
 800194c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001950:	4923      	ldr	r1, [pc, #140]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001952:	4313      	orrs	r3, r2
 8001954:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001956:	4b22      	ldr	r3, [pc, #136]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800195a:	4a21      	ldr	r2, [pc, #132]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 800195c:	f023 0301 	bic.w	r3, r3, #1
 8001960:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001962:	4b1f      	ldr	r3, [pc, #124]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001964:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001966:	4b21      	ldr	r3, [pc, #132]	@ (80019ec <HAL_RCC_OscConfig+0x778>)
 8001968:	4013      	ands	r3, r2
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800196e:	00d2      	lsls	r2, r2, #3
 8001970:	491b      	ldr	r1, [pc, #108]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001972:	4313      	orrs	r3, r2
 8001974:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001976:	4b1a      	ldr	r3, [pc, #104]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800197a:	f023 020c 	bic.w	r2, r3, #12
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001982:	4917      	ldr	r1, [pc, #92]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001984:	4313      	orrs	r3, r2
 8001986:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001988:	4b15      	ldr	r3, [pc, #84]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 800198a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800198c:	f023 0202 	bic.w	r2, r3, #2
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001994:	4912      	ldr	r1, [pc, #72]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 8001996:	4313      	orrs	r3, r2
 8001998:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800199a:	4b11      	ldr	r3, [pc, #68]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 800199c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800199e:	4a10      	ldr	r2, [pc, #64]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80019a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80019a6:	4b0e      	ldr	r3, [pc, #56]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80019a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019aa:	4a0d      	ldr	r2, [pc, #52]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80019ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80019b2:	4b0b      	ldr	r3, [pc, #44]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80019b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b6:	4a0a      	ldr	r2, [pc, #40]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80019b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80019be:	4b08      	ldr	r3, [pc, #32]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80019c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019c2:	4a07      	ldr	r2, [pc, #28]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80019c4:	f043 0301 	orr.w	r3, r3, #1
 80019c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019ca:	4b05      	ldr	r3, [pc, #20]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a04      	ldr	r2, [pc, #16]	@ (80019e0 <HAL_RCC_OscConfig+0x76c>)
 80019d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d6:	f7ff f943 	bl	8000c60 <HAL_GetTick>
 80019da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80019dc:	e011      	b.n	8001a02 <HAL_RCC_OscConfig+0x78e>
 80019de:	bf00      	nop
 80019e0:	58024400 	.word	0x58024400
 80019e4:	58024800 	.word	0x58024800
 80019e8:	fffffc0c 	.word	0xfffffc0c
 80019ec:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019f0:	f7ff f936 	bl	8000c60 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	2b02      	cmp	r3, #2
 80019fc:	d901      	bls.n	8001a02 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e08a      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a02:	4b47      	ldr	r3, [pc, #284]	@ (8001b20 <HAL_RCC_OscConfig+0x8ac>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d0f0      	beq.n	80019f0 <HAL_RCC_OscConfig+0x77c>
 8001a0e:	e082      	b.n	8001b16 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a10:	4b43      	ldr	r3, [pc, #268]	@ (8001b20 <HAL_RCC_OscConfig+0x8ac>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a42      	ldr	r2, [pc, #264]	@ (8001b20 <HAL_RCC_OscConfig+0x8ac>)
 8001a16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a1c:	f7ff f920 	bl	8000c60 <HAL_GetTick>
 8001a20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a24:	f7ff f91c 	bl	8000c60 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e070      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a36:	4b3a      	ldr	r3, [pc, #232]	@ (8001b20 <HAL_RCC_OscConfig+0x8ac>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d1f0      	bne.n	8001a24 <HAL_RCC_OscConfig+0x7b0>
 8001a42:	e068      	b.n	8001b16 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001a44:	4b36      	ldr	r3, [pc, #216]	@ (8001b20 <HAL_RCC_OscConfig+0x8ac>)
 8001a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a48:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001a4a:	4b35      	ldr	r3, [pc, #212]	@ (8001b20 <HAL_RCC_OscConfig+0x8ac>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d031      	beq.n	8001abc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	f003 0203 	and.w	r2, r3, #3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d12a      	bne.n	8001abc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	091b      	lsrs	r3, r3, #4
 8001a6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d122      	bne.n	8001abc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a80:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d11a      	bne.n	8001abc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	0a5b      	lsrs	r3, r3, #9
 8001a8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a92:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d111      	bne.n	8001abc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	0c1b      	lsrs	r3, r3, #16
 8001a9c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aa4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d108      	bne.n	8001abc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	0e1b      	lsrs	r3, r3, #24
 8001aae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ab6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d001      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	e02b      	b.n	8001b18 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001ac0:	4b17      	ldr	r3, [pc, #92]	@ (8001b20 <HAL_RCC_OscConfig+0x8ac>)
 8001ac2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ac4:	08db      	lsrs	r3, r3, #3
 8001ac6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001aca:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d01f      	beq.n	8001b16 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001ad6:	4b12      	ldr	r3, [pc, #72]	@ (8001b20 <HAL_RCC_OscConfig+0x8ac>)
 8001ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ada:	4a11      	ldr	r2, [pc, #68]	@ (8001b20 <HAL_RCC_OscConfig+0x8ac>)
 8001adc:	f023 0301 	bic.w	r3, r3, #1
 8001ae0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001ae2:	f7ff f8bd 	bl	8000c60 <HAL_GetTick>
 8001ae6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001ae8:	bf00      	nop
 8001aea:	f7ff f8b9 	bl	8000c60 <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d0f9      	beq.n	8001aea <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001af6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b20 <HAL_RCC_OscConfig+0x8ac>)
 8001af8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001afa:	4b0a      	ldr	r3, [pc, #40]	@ (8001b24 <HAL_RCC_OscConfig+0x8b0>)
 8001afc:	4013      	ands	r3, r2
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001b02:	00d2      	lsls	r2, r2, #3
 8001b04:	4906      	ldr	r1, [pc, #24]	@ (8001b20 <HAL_RCC_OscConfig+0x8ac>)
 8001b06:	4313      	orrs	r3, r2
 8001b08:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001b0a:	4b05      	ldr	r3, [pc, #20]	@ (8001b20 <HAL_RCC_OscConfig+0x8ac>)
 8001b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b0e:	4a04      	ldr	r2, [pc, #16]	@ (8001b20 <HAL_RCC_OscConfig+0x8ac>)
 8001b10:	f043 0301 	orr.w	r3, r3, #1
 8001b14:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001b16:	2300      	movs	r3, #0
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3730      	adds	r7, #48	@ 0x30
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	58024400 	.word	0x58024400
 8001b24:	ffff0007 	.word	0xffff0007

08001b28 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d101      	bne.n	8001b3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e19c      	b.n	8001e76 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b3c:	4b8a      	ldr	r3, [pc, #552]	@ (8001d68 <HAL_RCC_ClockConfig+0x240>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 030f 	and.w	r3, r3, #15
 8001b44:	683a      	ldr	r2, [r7, #0]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d910      	bls.n	8001b6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b4a:	4b87      	ldr	r3, [pc, #540]	@ (8001d68 <HAL_RCC_ClockConfig+0x240>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f023 020f 	bic.w	r2, r3, #15
 8001b52:	4985      	ldr	r1, [pc, #532]	@ (8001d68 <HAL_RCC_ClockConfig+0x240>)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b5a:	4b83      	ldr	r3, [pc, #524]	@ (8001d68 <HAL_RCC_ClockConfig+0x240>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 030f 	and.w	r3, r3, #15
 8001b62:	683a      	ldr	r2, [r7, #0]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d001      	beq.n	8001b6c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e184      	b.n	8001e76 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0304 	and.w	r3, r3, #4
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d010      	beq.n	8001b9a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	691a      	ldr	r2, [r3, #16]
 8001b7c:	4b7b      	ldr	r3, [pc, #492]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d908      	bls.n	8001b9a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001b88:	4b78      	ldr	r3, [pc, #480]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001b8a:	699b      	ldr	r3, [r3, #24]
 8001b8c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	691b      	ldr	r3, [r3, #16]
 8001b94:	4975      	ldr	r1, [pc, #468]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001b96:	4313      	orrs	r3, r2
 8001b98:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0308 	and.w	r3, r3, #8
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d010      	beq.n	8001bc8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	695a      	ldr	r2, [r3, #20]
 8001baa:	4b70      	ldr	r3, [pc, #448]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001bac:	69db      	ldr	r3, [r3, #28]
 8001bae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d908      	bls.n	8001bc8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001bb6:	4b6d      	ldr	r3, [pc, #436]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001bb8:	69db      	ldr	r3, [r3, #28]
 8001bba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	695b      	ldr	r3, [r3, #20]
 8001bc2:	496a      	ldr	r1, [pc, #424]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 0310 	and.w	r3, r3, #16
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d010      	beq.n	8001bf6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	699a      	ldr	r2, [r3, #24]
 8001bd8:	4b64      	ldr	r3, [pc, #400]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001bda:	69db      	ldr	r3, [r3, #28]
 8001bdc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d908      	bls.n	8001bf6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001be4:	4b61      	ldr	r3, [pc, #388]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001be6:	69db      	ldr	r3, [r3, #28]
 8001be8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	699b      	ldr	r3, [r3, #24]
 8001bf0:	495e      	ldr	r1, [pc, #376]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 0320 	and.w	r3, r3, #32
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d010      	beq.n	8001c24 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	69da      	ldr	r2, [r3, #28]
 8001c06:	4b59      	ldr	r3, [pc, #356]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001c08:	6a1b      	ldr	r3, [r3, #32]
 8001c0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d908      	bls.n	8001c24 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001c12:	4b56      	ldr	r3, [pc, #344]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001c14:	6a1b      	ldr	r3, [r3, #32]
 8001c16:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	69db      	ldr	r3, [r3, #28]
 8001c1e:	4953      	ldr	r1, [pc, #332]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001c20:	4313      	orrs	r3, r2
 8001c22:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0302 	and.w	r3, r3, #2
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d010      	beq.n	8001c52 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	68da      	ldr	r2, [r3, #12]
 8001c34:	4b4d      	ldr	r3, [pc, #308]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	f003 030f 	and.w	r3, r3, #15
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d908      	bls.n	8001c52 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c40:	4b4a      	ldr	r3, [pc, #296]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	f023 020f 	bic.w	r2, r3, #15
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	4947      	ldr	r1, [pc, #284]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d055      	beq.n	8001d0a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001c5e:	4b43      	ldr	r3, [pc, #268]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001c60:	699b      	ldr	r3, [r3, #24]
 8001c62:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	4940      	ldr	r1, [pc, #256]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d107      	bne.n	8001c88 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c78:	4b3c      	ldr	r3, [pc, #240]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d121      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e0f6      	b.n	8001e76 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	2b03      	cmp	r3, #3
 8001c8e:	d107      	bne.n	8001ca0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c90:	4b36      	ldr	r3, [pc, #216]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d115      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e0ea      	b.n	8001e76 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d107      	bne.n	8001cb8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001ca8:	4b30      	ldr	r3, [pc, #192]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d109      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e0de      	b.n	8001e76 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cb8:	4b2c      	ldr	r3, [pc, #176]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0304 	and.w	r3, r3, #4
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d101      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e0d6      	b.n	8001e76 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001cc8:	4b28      	ldr	r3, [pc, #160]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	f023 0207 	bic.w	r2, r3, #7
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	4925      	ldr	r1, [pc, #148]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001cda:	f7fe ffc1 	bl	8000c60 <HAL_GetTick>
 8001cde:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ce0:	e00a      	b.n	8001cf8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ce2:	f7fe ffbd 	bl	8000c60 <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d901      	bls.n	8001cf8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	e0be      	b.n	8001e76 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cf8:	4b1c      	ldr	r3, [pc, #112]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001cfa:	691b      	ldr	r3, [r3, #16]
 8001cfc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d1eb      	bne.n	8001ce2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d010      	beq.n	8001d38 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	68da      	ldr	r2, [r3, #12]
 8001d1a:	4b14      	ldr	r3, [pc, #80]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001d1c:	699b      	ldr	r3, [r3, #24]
 8001d1e:	f003 030f 	and.w	r3, r3, #15
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d208      	bcs.n	8001d38 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d26:	4b11      	ldr	r3, [pc, #68]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001d28:	699b      	ldr	r3, [r3, #24]
 8001d2a:	f023 020f 	bic.w	r2, r3, #15
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	490e      	ldr	r1, [pc, #56]	@ (8001d6c <HAL_RCC_ClockConfig+0x244>)
 8001d34:	4313      	orrs	r3, r2
 8001d36:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d38:	4b0b      	ldr	r3, [pc, #44]	@ (8001d68 <HAL_RCC_ClockConfig+0x240>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 030f 	and.w	r3, r3, #15
 8001d40:	683a      	ldr	r2, [r7, #0]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d214      	bcs.n	8001d70 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d46:	4b08      	ldr	r3, [pc, #32]	@ (8001d68 <HAL_RCC_ClockConfig+0x240>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f023 020f 	bic.w	r2, r3, #15
 8001d4e:	4906      	ldr	r1, [pc, #24]	@ (8001d68 <HAL_RCC_ClockConfig+0x240>)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d56:	4b04      	ldr	r3, [pc, #16]	@ (8001d68 <HAL_RCC_ClockConfig+0x240>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 030f 	and.w	r3, r3, #15
 8001d5e:	683a      	ldr	r2, [r7, #0]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d005      	beq.n	8001d70 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e086      	b.n	8001e76 <HAL_RCC_ClockConfig+0x34e>
 8001d68:	52002000 	.word	0x52002000
 8001d6c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0304 	and.w	r3, r3, #4
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d010      	beq.n	8001d9e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	691a      	ldr	r2, [r3, #16]
 8001d80:	4b3f      	ldr	r3, [pc, #252]	@ (8001e80 <HAL_RCC_ClockConfig+0x358>)
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d208      	bcs.n	8001d9e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001d8c:	4b3c      	ldr	r3, [pc, #240]	@ (8001e80 <HAL_RCC_ClockConfig+0x358>)
 8001d8e:	699b      	ldr	r3, [r3, #24]
 8001d90:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	691b      	ldr	r3, [r3, #16]
 8001d98:	4939      	ldr	r1, [pc, #228]	@ (8001e80 <HAL_RCC_ClockConfig+0x358>)
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0308 	and.w	r3, r3, #8
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d010      	beq.n	8001dcc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	695a      	ldr	r2, [r3, #20]
 8001dae:	4b34      	ldr	r3, [pc, #208]	@ (8001e80 <HAL_RCC_ClockConfig+0x358>)
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d208      	bcs.n	8001dcc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001dba:	4b31      	ldr	r3, [pc, #196]	@ (8001e80 <HAL_RCC_ClockConfig+0x358>)
 8001dbc:	69db      	ldr	r3, [r3, #28]
 8001dbe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	695b      	ldr	r3, [r3, #20]
 8001dc6:	492e      	ldr	r1, [pc, #184]	@ (8001e80 <HAL_RCC_ClockConfig+0x358>)
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0310 	and.w	r3, r3, #16
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d010      	beq.n	8001dfa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	699a      	ldr	r2, [r3, #24]
 8001ddc:	4b28      	ldr	r3, [pc, #160]	@ (8001e80 <HAL_RCC_ClockConfig+0x358>)
 8001dde:	69db      	ldr	r3, [r3, #28]
 8001de0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d208      	bcs.n	8001dfa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001de8:	4b25      	ldr	r3, [pc, #148]	@ (8001e80 <HAL_RCC_ClockConfig+0x358>)
 8001dea:	69db      	ldr	r3, [r3, #28]
 8001dec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	4922      	ldr	r1, [pc, #136]	@ (8001e80 <HAL_RCC_ClockConfig+0x358>)
 8001df6:	4313      	orrs	r3, r2
 8001df8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0320 	and.w	r3, r3, #32
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d010      	beq.n	8001e28 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	69da      	ldr	r2, [r3, #28]
 8001e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001e80 <HAL_RCC_ClockConfig+0x358>)
 8001e0c:	6a1b      	ldr	r3, [r3, #32]
 8001e0e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d208      	bcs.n	8001e28 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001e16:	4b1a      	ldr	r3, [pc, #104]	@ (8001e80 <HAL_RCC_ClockConfig+0x358>)
 8001e18:	6a1b      	ldr	r3, [r3, #32]
 8001e1a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	69db      	ldr	r3, [r3, #28]
 8001e22:	4917      	ldr	r1, [pc, #92]	@ (8001e80 <HAL_RCC_ClockConfig+0x358>)
 8001e24:	4313      	orrs	r3, r2
 8001e26:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001e28:	f000 f834 	bl	8001e94 <HAL_RCC_GetSysClockFreq>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	4b14      	ldr	r3, [pc, #80]	@ (8001e80 <HAL_RCC_ClockConfig+0x358>)
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	0a1b      	lsrs	r3, r3, #8
 8001e34:	f003 030f 	and.w	r3, r3, #15
 8001e38:	4912      	ldr	r1, [pc, #72]	@ (8001e84 <HAL_RCC_ClockConfig+0x35c>)
 8001e3a:	5ccb      	ldrb	r3, [r1, r3]
 8001e3c:	f003 031f 	and.w	r3, r3, #31
 8001e40:	fa22 f303 	lsr.w	r3, r2, r3
 8001e44:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001e46:	4b0e      	ldr	r3, [pc, #56]	@ (8001e80 <HAL_RCC_ClockConfig+0x358>)
 8001e48:	699b      	ldr	r3, [r3, #24]
 8001e4a:	f003 030f 	and.w	r3, r3, #15
 8001e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8001e84 <HAL_RCC_ClockConfig+0x35c>)
 8001e50:	5cd3      	ldrb	r3, [r2, r3]
 8001e52:	f003 031f 	and.w	r3, r3, #31
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	fa22 f303 	lsr.w	r3, r2, r3
 8001e5c:	4a0a      	ldr	r2, [pc, #40]	@ (8001e88 <HAL_RCC_ClockConfig+0x360>)
 8001e5e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001e60:	4a0a      	ldr	r2, [pc, #40]	@ (8001e8c <HAL_RCC_ClockConfig+0x364>)
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001e66:	4b0a      	ldr	r3, [pc, #40]	@ (8001e90 <HAL_RCC_ClockConfig+0x368>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7fe feae 	bl	8000bcc <HAL_InitTick>
 8001e70:	4603      	mov	r3, r0
 8001e72:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3718      	adds	r7, #24
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	58024400 	.word	0x58024400
 8001e84:	080051e4 	.word	0x080051e4
 8001e88:	24000004 	.word	0x24000004
 8001e8c:	24000000 	.word	0x24000000
 8001e90:	24000008 	.word	0x24000008

08001e94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b089      	sub	sp, #36	@ 0x24
 8001e98:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e9a:	4bb3      	ldr	r3, [pc, #716]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e9c:	691b      	ldr	r3, [r3, #16]
 8001e9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001ea2:	2b18      	cmp	r3, #24
 8001ea4:	f200 8155 	bhi.w	8002152 <HAL_RCC_GetSysClockFreq+0x2be>
 8001ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8001eb0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eae:	bf00      	nop
 8001eb0:	08001f15 	.word	0x08001f15
 8001eb4:	08002153 	.word	0x08002153
 8001eb8:	08002153 	.word	0x08002153
 8001ebc:	08002153 	.word	0x08002153
 8001ec0:	08002153 	.word	0x08002153
 8001ec4:	08002153 	.word	0x08002153
 8001ec8:	08002153 	.word	0x08002153
 8001ecc:	08002153 	.word	0x08002153
 8001ed0:	08001f3b 	.word	0x08001f3b
 8001ed4:	08002153 	.word	0x08002153
 8001ed8:	08002153 	.word	0x08002153
 8001edc:	08002153 	.word	0x08002153
 8001ee0:	08002153 	.word	0x08002153
 8001ee4:	08002153 	.word	0x08002153
 8001ee8:	08002153 	.word	0x08002153
 8001eec:	08002153 	.word	0x08002153
 8001ef0:	08001f41 	.word	0x08001f41
 8001ef4:	08002153 	.word	0x08002153
 8001ef8:	08002153 	.word	0x08002153
 8001efc:	08002153 	.word	0x08002153
 8001f00:	08002153 	.word	0x08002153
 8001f04:	08002153 	.word	0x08002153
 8001f08:	08002153 	.word	0x08002153
 8001f0c:	08002153 	.word	0x08002153
 8001f10:	08001f47 	.word	0x08001f47
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001f14:	4b94      	ldr	r3, [pc, #592]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0320 	and.w	r3, r3, #32
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d009      	beq.n	8001f34 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001f20:	4b91      	ldr	r3, [pc, #580]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	08db      	lsrs	r3, r3, #3
 8001f26:	f003 0303 	and.w	r3, r3, #3
 8001f2a:	4a90      	ldr	r2, [pc, #576]	@ (800216c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001f2c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f30:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8001f32:	e111      	b.n	8002158 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001f34:	4b8d      	ldr	r3, [pc, #564]	@ (800216c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001f36:	61bb      	str	r3, [r7, #24]
      break;
 8001f38:	e10e      	b.n	8002158 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8001f3a:	4b8d      	ldr	r3, [pc, #564]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001f3c:	61bb      	str	r3, [r7, #24]
      break;
 8001f3e:	e10b      	b.n	8002158 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8001f40:	4b8c      	ldr	r3, [pc, #560]	@ (8002174 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8001f42:	61bb      	str	r3, [r7, #24]
      break;
 8001f44:	e108      	b.n	8002158 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001f46:	4b88      	ldr	r3, [pc, #544]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f4a:	f003 0303 	and.w	r3, r3, #3
 8001f4e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8001f50:	4b85      	ldr	r3, [pc, #532]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f54:	091b      	lsrs	r3, r3, #4
 8001f56:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f5a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001f5c:	4b82      	ldr	r3, [pc, #520]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8001f66:	4b80      	ldr	r3, [pc, #512]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f6a:	08db      	lsrs	r3, r3, #3
 8001f6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	fb02 f303 	mul.w	r3, r2, r3
 8001f76:	ee07 3a90 	vmov	s15, r3
 8001f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f7e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f000 80e1 	beq.w	800214c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	f000 8083 	beq.w	8002098 <HAL_RCC_GetSysClockFreq+0x204>
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	f200 80a1 	bhi.w	80020dc <HAL_RCC_GetSysClockFreq+0x248>
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d003      	beq.n	8001fa8 <HAL_RCC_GetSysClockFreq+0x114>
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d056      	beq.n	8002054 <HAL_RCC_GetSysClockFreq+0x1c0>
 8001fa6:	e099      	b.n	80020dc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001fa8:	4b6f      	ldr	r3, [pc, #444]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0320 	and.w	r3, r3, #32
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d02d      	beq.n	8002010 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001fb4:	4b6c      	ldr	r3, [pc, #432]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	08db      	lsrs	r3, r3, #3
 8001fba:	f003 0303 	and.w	r3, r3, #3
 8001fbe:	4a6b      	ldr	r2, [pc, #428]	@ (800216c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001fc0:	fa22 f303 	lsr.w	r3, r2, r3
 8001fc4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	ee07 3a90 	vmov	s15, r3
 8001fcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	ee07 3a90 	vmov	s15, r3
 8001fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001fde:	4b62      	ldr	r3, [pc, #392]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fe6:	ee07 3a90 	vmov	s15, r3
 8001fea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001fee:	ed97 6a02 	vldr	s12, [r7, #8]
 8001ff2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002178 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001ff6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001ffa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ffe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002002:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800200a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800200e:	e087      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	ee07 3a90 	vmov	s15, r3
 8002016:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800201a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800217c <HAL_RCC_GetSysClockFreq+0x2e8>
 800201e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002022:	4b51      	ldr	r3, [pc, #324]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002026:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800202a:	ee07 3a90 	vmov	s15, r3
 800202e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002032:	ed97 6a02 	vldr	s12, [r7, #8]
 8002036:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002178 <HAL_RCC_GetSysClockFreq+0x2e4>
 800203a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800203e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002042:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002046:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800204a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800204e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002052:	e065      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	ee07 3a90 	vmov	s15, r3
 800205a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800205e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002180 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002062:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002066:	4b40      	ldr	r3, [pc, #256]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800206e:	ee07 3a90 	vmov	s15, r3
 8002072:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002076:	ed97 6a02 	vldr	s12, [r7, #8]
 800207a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002178 <HAL_RCC_GetSysClockFreq+0x2e4>
 800207e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002082:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002086:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800208a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800208e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002092:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002096:	e043      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	ee07 3a90 	vmov	s15, r3
 800209e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020a2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002184 <HAL_RCC_GetSysClockFreq+0x2f0>
 80020a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80020aa:	4b2f      	ldr	r3, [pc, #188]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020b2:	ee07 3a90 	vmov	s15, r3
 80020b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80020ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80020be:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002178 <HAL_RCC_GetSysClockFreq+0x2e4>
 80020c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80020c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80020ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80020ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80020d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80020da:	e021      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	ee07 3a90 	vmov	s15, r3
 80020e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020e6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002180 <HAL_RCC_GetSysClockFreq+0x2ec>
 80020ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80020ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020f6:	ee07 3a90 	vmov	s15, r3
 80020fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80020fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8002102:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002178 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800210a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800210e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800211a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800211e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002120:	4b11      	ldr	r3, [pc, #68]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002124:	0a5b      	lsrs	r3, r3, #9
 8002126:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800212a:	3301      	adds	r3, #1
 800212c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	ee07 3a90 	vmov	s15, r3
 8002134:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002138:	edd7 6a07 	vldr	s13, [r7, #28]
 800213c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002140:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002144:	ee17 3a90 	vmov	r3, s15
 8002148:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800214a:	e005      	b.n	8002158 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800214c:	2300      	movs	r3, #0
 800214e:	61bb      	str	r3, [r7, #24]
      break;
 8002150:	e002      	b.n	8002158 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002152:	4b07      	ldr	r3, [pc, #28]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002154:	61bb      	str	r3, [r7, #24]
      break;
 8002156:	bf00      	nop
  }

  return sysclockfreq;
 8002158:	69bb      	ldr	r3, [r7, #24]
}
 800215a:	4618      	mov	r0, r3
 800215c:	3724      	adds	r7, #36	@ 0x24
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	58024400 	.word	0x58024400
 800216c:	03d09000 	.word	0x03d09000
 8002170:	003d0900 	.word	0x003d0900
 8002174:	007a1200 	.word	0x007a1200
 8002178:	46000000 	.word	0x46000000
 800217c:	4c742400 	.word	0x4c742400
 8002180:	4a742400 	.word	0x4a742400
 8002184:	4af42400 	.word	0x4af42400

08002188 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800218e:	f7ff fe81 	bl	8001e94 <HAL_RCC_GetSysClockFreq>
 8002192:	4602      	mov	r2, r0
 8002194:	4b10      	ldr	r3, [pc, #64]	@ (80021d8 <HAL_RCC_GetHCLKFreq+0x50>)
 8002196:	699b      	ldr	r3, [r3, #24]
 8002198:	0a1b      	lsrs	r3, r3, #8
 800219a:	f003 030f 	and.w	r3, r3, #15
 800219e:	490f      	ldr	r1, [pc, #60]	@ (80021dc <HAL_RCC_GetHCLKFreq+0x54>)
 80021a0:	5ccb      	ldrb	r3, [r1, r3]
 80021a2:	f003 031f 	and.w	r3, r3, #31
 80021a6:	fa22 f303 	lsr.w	r3, r2, r3
 80021aa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80021ac:	4b0a      	ldr	r3, [pc, #40]	@ (80021d8 <HAL_RCC_GetHCLKFreq+0x50>)
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	f003 030f 	and.w	r3, r3, #15
 80021b4:	4a09      	ldr	r2, [pc, #36]	@ (80021dc <HAL_RCC_GetHCLKFreq+0x54>)
 80021b6:	5cd3      	ldrb	r3, [r2, r3]
 80021b8:	f003 031f 	and.w	r3, r3, #31
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	fa22 f303 	lsr.w	r3, r2, r3
 80021c2:	4a07      	ldr	r2, [pc, #28]	@ (80021e0 <HAL_RCC_GetHCLKFreq+0x58>)
 80021c4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80021c6:	4a07      	ldr	r2, [pc, #28]	@ (80021e4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80021cc:	4b04      	ldr	r3, [pc, #16]	@ (80021e0 <HAL_RCC_GetHCLKFreq+0x58>)
 80021ce:	681b      	ldr	r3, [r3, #0]
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3708      	adds	r7, #8
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	58024400 	.word	0x58024400
 80021dc:	080051e4 	.word	0x080051e4
 80021e0:	24000004 	.word	0x24000004
 80021e4:	24000000 	.word	0x24000000

080021e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80021ec:	f7ff ffcc 	bl	8002188 <HAL_RCC_GetHCLKFreq>
 80021f0:	4602      	mov	r2, r0
 80021f2:	4b06      	ldr	r3, [pc, #24]	@ (800220c <HAL_RCC_GetPCLK1Freq+0x24>)
 80021f4:	69db      	ldr	r3, [r3, #28]
 80021f6:	091b      	lsrs	r3, r3, #4
 80021f8:	f003 0307 	and.w	r3, r3, #7
 80021fc:	4904      	ldr	r1, [pc, #16]	@ (8002210 <HAL_RCC_GetPCLK1Freq+0x28>)
 80021fe:	5ccb      	ldrb	r3, [r1, r3]
 8002200:	f003 031f 	and.w	r3, r3, #31
 8002204:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002208:	4618      	mov	r0, r3
 800220a:	bd80      	pop	{r7, pc}
 800220c:	58024400 	.word	0x58024400
 8002210:	080051e4 	.word	0x080051e4

08002214 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002218:	f7ff ffb6 	bl	8002188 <HAL_RCC_GetHCLKFreq>
 800221c:	4602      	mov	r2, r0
 800221e:	4b06      	ldr	r3, [pc, #24]	@ (8002238 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002220:	69db      	ldr	r3, [r3, #28]
 8002222:	0a1b      	lsrs	r3, r3, #8
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	4904      	ldr	r1, [pc, #16]	@ (800223c <HAL_RCC_GetPCLK2Freq+0x28>)
 800222a:	5ccb      	ldrb	r3, [r1, r3]
 800222c:	f003 031f 	and.w	r3, r3, #31
 8002230:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002234:	4618      	mov	r0, r3
 8002236:	bd80      	pop	{r7, pc}
 8002238:	58024400 	.word	0x58024400
 800223c:	080051e4 	.word	0x080051e4

08002240 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002240:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002244:	b0ca      	sub	sp, #296	@ 0x128
 8002246:	af00      	add	r7, sp, #0
 8002248:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800224c:	2300      	movs	r3, #0
 800224e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002252:	2300      	movs	r3, #0
 8002254:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800225c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002260:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002264:	2500      	movs	r5, #0
 8002266:	ea54 0305 	orrs.w	r3, r4, r5
 800226a:	d049      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800226c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002270:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002272:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002276:	d02f      	beq.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002278:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800227c:	d828      	bhi.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800227e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002282:	d01a      	beq.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002284:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002288:	d822      	bhi.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800228a:	2b00      	cmp	r3, #0
 800228c:	d003      	beq.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800228e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002292:	d007      	beq.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002294:	e01c      	b.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002296:	4bb8      	ldr	r3, [pc, #736]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800229a:	4ab7      	ldr	r2, [pc, #732]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800229c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80022a2:	e01a      	b.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80022a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80022a8:	3308      	adds	r3, #8
 80022aa:	2102      	movs	r1, #2
 80022ac:	4618      	mov	r0, r3
 80022ae:	f001 fc8f 	bl	8003bd0 <RCCEx_PLL2_Config>
 80022b2:	4603      	mov	r3, r0
 80022b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80022b8:	e00f      	b.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80022ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80022be:	3328      	adds	r3, #40	@ 0x28
 80022c0:	2102      	movs	r1, #2
 80022c2:	4618      	mov	r0, r3
 80022c4:	f001 fd36 	bl	8003d34 <RCCEx_PLL3_Config>
 80022c8:	4603      	mov	r3, r0
 80022ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80022ce:	e004      	b.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80022d6:	e000      	b.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80022d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80022da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d10a      	bne.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80022e2:	4ba5      	ldr	r3, [pc, #660]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80022e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022e6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80022ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80022ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80022f0:	4aa1      	ldr	r2, [pc, #644]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80022f2:	430b      	orrs	r3, r1
 80022f4:	6513      	str	r3, [r2, #80]	@ 0x50
 80022f6:	e003      	b.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80022fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002308:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800230c:	f04f 0900 	mov.w	r9, #0
 8002310:	ea58 0309 	orrs.w	r3, r8, r9
 8002314:	d047      	beq.n	80023a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800231a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800231c:	2b04      	cmp	r3, #4
 800231e:	d82a      	bhi.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002320:	a201      	add	r2, pc, #4	@ (adr r2, 8002328 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002326:	bf00      	nop
 8002328:	0800233d 	.word	0x0800233d
 800232c:	0800234b 	.word	0x0800234b
 8002330:	08002361 	.word	0x08002361
 8002334:	0800237f 	.word	0x0800237f
 8002338:	0800237f 	.word	0x0800237f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800233c:	4b8e      	ldr	r3, [pc, #568]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800233e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002340:	4a8d      	ldr	r2, [pc, #564]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002342:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002346:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002348:	e01a      	b.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800234a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800234e:	3308      	adds	r3, #8
 8002350:	2100      	movs	r1, #0
 8002352:	4618      	mov	r0, r3
 8002354:	f001 fc3c 	bl	8003bd0 <RCCEx_PLL2_Config>
 8002358:	4603      	mov	r3, r0
 800235a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800235e:	e00f      	b.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002364:	3328      	adds	r3, #40	@ 0x28
 8002366:	2100      	movs	r1, #0
 8002368:	4618      	mov	r0, r3
 800236a:	f001 fce3 	bl	8003d34 <RCCEx_PLL3_Config>
 800236e:	4603      	mov	r3, r0
 8002370:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002374:	e004      	b.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800237c:	e000      	b.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800237e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002380:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002384:	2b00      	cmp	r3, #0
 8002386:	d10a      	bne.n	800239e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002388:	4b7b      	ldr	r3, [pc, #492]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800238a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800238c:	f023 0107 	bic.w	r1, r3, #7
 8002390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002396:	4a78      	ldr	r2, [pc, #480]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002398:	430b      	orrs	r3, r1
 800239a:	6513      	str	r3, [r2, #80]	@ 0x50
 800239c:	e003      	b.n	80023a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800239e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80023a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80023a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80023aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ae:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80023b2:	f04f 0b00 	mov.w	fp, #0
 80023b6:	ea5a 030b 	orrs.w	r3, sl, fp
 80023ba:	d04c      	beq.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80023bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80023c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023c6:	d030      	beq.n	800242a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80023c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023cc:	d829      	bhi.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80023ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80023d0:	d02d      	beq.n	800242e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80023d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80023d4:	d825      	bhi.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80023d6:	2b80      	cmp	r3, #128	@ 0x80
 80023d8:	d018      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80023da:	2b80      	cmp	r3, #128	@ 0x80
 80023dc:	d821      	bhi.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d002      	beq.n	80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80023e2:	2b40      	cmp	r3, #64	@ 0x40
 80023e4:	d007      	beq.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80023e6:	e01c      	b.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80023e8:	4b63      	ldr	r3, [pc, #396]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80023ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ec:	4a62      	ldr	r2, [pc, #392]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80023ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80023f4:	e01c      	b.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80023f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80023fa:	3308      	adds	r3, #8
 80023fc:	2100      	movs	r1, #0
 80023fe:	4618      	mov	r0, r3
 8002400:	f001 fbe6 	bl	8003bd0 <RCCEx_PLL2_Config>
 8002404:	4603      	mov	r3, r0
 8002406:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800240a:	e011      	b.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800240c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002410:	3328      	adds	r3, #40	@ 0x28
 8002412:	2100      	movs	r1, #0
 8002414:	4618      	mov	r0, r3
 8002416:	f001 fc8d 	bl	8003d34 <RCCEx_PLL3_Config>
 800241a:	4603      	mov	r3, r0
 800241c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002420:	e006      	b.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002428:	e002      	b.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800242a:	bf00      	nop
 800242c:	e000      	b.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800242e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002430:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002434:	2b00      	cmp	r3, #0
 8002436:	d10a      	bne.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002438:	4b4f      	ldr	r3, [pc, #316]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800243a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800243c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002446:	4a4c      	ldr	r2, [pc, #304]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002448:	430b      	orrs	r3, r1
 800244a:	6513      	str	r3, [r2, #80]	@ 0x50
 800244c:	e003      	b.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800244e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002452:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800245a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800245e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002462:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002466:	2300      	movs	r3, #0
 8002468:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800246c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002470:	460b      	mov	r3, r1
 8002472:	4313      	orrs	r3, r2
 8002474:	d053      	beq.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800247a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800247e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002482:	d035      	beq.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002484:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002488:	d82e      	bhi.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800248a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800248e:	d031      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002490:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002494:	d828      	bhi.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002496:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800249a:	d01a      	beq.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800249c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024a0:	d822      	bhi.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d003      	beq.n	80024ae <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80024a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80024aa:	d007      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80024ac:	e01c      	b.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80024ae:	4b32      	ldr	r3, [pc, #200]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80024b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024b2:	4a31      	ldr	r2, [pc, #196]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80024b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80024ba:	e01c      	b.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80024bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80024c0:	3308      	adds	r3, #8
 80024c2:	2100      	movs	r1, #0
 80024c4:	4618      	mov	r0, r3
 80024c6:	f001 fb83 	bl	8003bd0 <RCCEx_PLL2_Config>
 80024ca:	4603      	mov	r3, r0
 80024cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80024d0:	e011      	b.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80024d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80024d6:	3328      	adds	r3, #40	@ 0x28
 80024d8:	2100      	movs	r1, #0
 80024da:	4618      	mov	r0, r3
 80024dc:	f001 fc2a 	bl	8003d34 <RCCEx_PLL3_Config>
 80024e0:	4603      	mov	r3, r0
 80024e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80024e6:	e006      	b.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80024ee:	e002      	b.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80024f0:	bf00      	nop
 80024f2:	e000      	b.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80024f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80024f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d10b      	bne.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80024fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002502:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800250a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800250e:	4a1a      	ldr	r2, [pc, #104]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002510:	430b      	orrs	r3, r1
 8002512:	6593      	str	r3, [r2, #88]	@ 0x58
 8002514:	e003      	b.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800251a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800251e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002526:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800252a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800252e:	2300      	movs	r3, #0
 8002530:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002534:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002538:	460b      	mov	r3, r1
 800253a:	4313      	orrs	r3, r2
 800253c:	d056      	beq.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800253e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002542:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002546:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800254a:	d038      	beq.n	80025be <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800254c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002550:	d831      	bhi.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002552:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002556:	d034      	beq.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002558:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800255c:	d82b      	bhi.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800255e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002562:	d01d      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002564:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002568:	d825      	bhi.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800256a:	2b00      	cmp	r3, #0
 800256c:	d006      	beq.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800256e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002572:	d00a      	beq.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002574:	e01f      	b.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002576:	bf00      	nop
 8002578:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800257c:	4ba2      	ldr	r3, [pc, #648]	@ (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800257e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002580:	4aa1      	ldr	r2, [pc, #644]	@ (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002582:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002586:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002588:	e01c      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800258a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800258e:	3308      	adds	r3, #8
 8002590:	2100      	movs	r1, #0
 8002592:	4618      	mov	r0, r3
 8002594:	f001 fb1c 	bl	8003bd0 <RCCEx_PLL2_Config>
 8002598:	4603      	mov	r3, r0
 800259a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800259e:	e011      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80025a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80025a4:	3328      	adds	r3, #40	@ 0x28
 80025a6:	2100      	movs	r1, #0
 80025a8:	4618      	mov	r0, r3
 80025aa:	f001 fbc3 	bl	8003d34 <RCCEx_PLL3_Config>
 80025ae:	4603      	mov	r3, r0
 80025b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80025b4:	e006      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80025bc:	e002      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80025be:	bf00      	nop
 80025c0:	e000      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80025c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80025c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d10b      	bne.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80025cc:	4b8e      	ldr	r3, [pc, #568]	@ (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80025ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025d0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80025d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80025d8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80025dc:	4a8a      	ldr	r2, [pc, #552]	@ (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80025de:	430b      	orrs	r3, r1
 80025e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80025e2:	e003      	b.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80025e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80025ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80025f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80025f8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80025fc:	2300      	movs	r3, #0
 80025fe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002602:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002606:	460b      	mov	r3, r1
 8002608:	4313      	orrs	r3, r2
 800260a:	d03a      	beq.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800260c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002612:	2b30      	cmp	r3, #48	@ 0x30
 8002614:	d01f      	beq.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002616:	2b30      	cmp	r3, #48	@ 0x30
 8002618:	d819      	bhi.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800261a:	2b20      	cmp	r3, #32
 800261c:	d00c      	beq.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800261e:	2b20      	cmp	r3, #32
 8002620:	d815      	bhi.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002622:	2b00      	cmp	r3, #0
 8002624:	d019      	beq.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002626:	2b10      	cmp	r3, #16
 8002628:	d111      	bne.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800262a:	4b77      	ldr	r3, [pc, #476]	@ (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800262c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800262e:	4a76      	ldr	r2, [pc, #472]	@ (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002630:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002634:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002636:	e011      	b.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800263c:	3308      	adds	r3, #8
 800263e:	2102      	movs	r1, #2
 8002640:	4618      	mov	r0, r3
 8002642:	f001 fac5 	bl	8003bd0 <RCCEx_PLL2_Config>
 8002646:	4603      	mov	r3, r0
 8002648:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800264c:	e006      	b.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002654:	e002      	b.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002656:	bf00      	nop
 8002658:	e000      	b.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800265a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800265c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002660:	2b00      	cmp	r3, #0
 8002662:	d10a      	bne.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002664:	4b68      	ldr	r3, [pc, #416]	@ (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002668:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800266c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002672:	4a65      	ldr	r2, [pc, #404]	@ (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002674:	430b      	orrs	r3, r1
 8002676:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002678:	e003      	b.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800267a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800267e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800268e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002692:	2300      	movs	r3, #0
 8002694:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002698:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800269c:	460b      	mov	r3, r1
 800269e:	4313      	orrs	r3, r2
 80026a0:	d051      	beq.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80026a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80026a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80026ac:	d035      	beq.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80026ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80026b2:	d82e      	bhi.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80026b4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80026b8:	d031      	beq.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80026ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80026be:	d828      	bhi.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80026c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026c4:	d01a      	beq.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80026c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026ca:	d822      	bhi.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d003      	beq.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80026d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026d4:	d007      	beq.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80026d6:	e01c      	b.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80026d8:	4b4b      	ldr	r3, [pc, #300]	@ (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80026da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026dc:	4a4a      	ldr	r2, [pc, #296]	@ (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80026de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80026e4:	e01c      	b.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80026e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80026ea:	3308      	adds	r3, #8
 80026ec:	2100      	movs	r1, #0
 80026ee:	4618      	mov	r0, r3
 80026f0:	f001 fa6e 	bl	8003bd0 <RCCEx_PLL2_Config>
 80026f4:	4603      	mov	r3, r0
 80026f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80026fa:	e011      	b.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80026fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002700:	3328      	adds	r3, #40	@ 0x28
 8002702:	2100      	movs	r1, #0
 8002704:	4618      	mov	r0, r3
 8002706:	f001 fb15 	bl	8003d34 <RCCEx_PLL3_Config>
 800270a:	4603      	mov	r3, r0
 800270c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002710:	e006      	b.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002718:	e002      	b.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800271a:	bf00      	nop
 800271c:	e000      	b.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800271e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002720:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002724:	2b00      	cmp	r3, #0
 8002726:	d10a      	bne.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002728:	4b37      	ldr	r3, [pc, #220]	@ (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800272a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800272c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002736:	4a34      	ldr	r2, [pc, #208]	@ (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002738:	430b      	orrs	r3, r1
 800273a:	6513      	str	r3, [r2, #80]	@ 0x50
 800273c:	e003      	b.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800273e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002742:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800274a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800274e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002752:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002756:	2300      	movs	r3, #0
 8002758:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800275c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002760:	460b      	mov	r3, r1
 8002762:	4313      	orrs	r3, r2
 8002764:	d056      	beq.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800276a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800276c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002770:	d033      	beq.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002772:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002776:	d82c      	bhi.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002778:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800277c:	d02f      	beq.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800277e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002782:	d826      	bhi.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002784:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002788:	d02b      	beq.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800278a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800278e:	d820      	bhi.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002790:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002794:	d012      	beq.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002796:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800279a:	d81a      	bhi.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800279c:	2b00      	cmp	r3, #0
 800279e:	d022      	beq.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80027a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027a4:	d115      	bne.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80027a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027aa:	3308      	adds	r3, #8
 80027ac:	2101      	movs	r1, #1
 80027ae:	4618      	mov	r0, r3
 80027b0:	f001 fa0e 	bl	8003bd0 <RCCEx_PLL2_Config>
 80027b4:	4603      	mov	r3, r0
 80027b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80027ba:	e015      	b.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80027bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027c0:	3328      	adds	r3, #40	@ 0x28
 80027c2:	2101      	movs	r1, #1
 80027c4:	4618      	mov	r0, r3
 80027c6:	f001 fab5 	bl	8003d34 <RCCEx_PLL3_Config>
 80027ca:	4603      	mov	r3, r0
 80027cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80027d0:	e00a      	b.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80027d8:	e006      	b.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80027da:	bf00      	nop
 80027dc:	e004      	b.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80027de:	bf00      	nop
 80027e0:	e002      	b.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80027e2:	bf00      	nop
 80027e4:	e000      	b.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80027e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80027e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d10d      	bne.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80027f0:	4b05      	ldr	r3, [pc, #20]	@ (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80027f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027f4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80027f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80027fe:	4a02      	ldr	r2, [pc, #8]	@ (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002800:	430b      	orrs	r3, r1
 8002802:	6513      	str	r3, [r2, #80]	@ 0x50
 8002804:	e006      	b.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002806:	bf00      	nop
 8002808:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800280c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002810:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002814:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800281c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002820:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002824:	2300      	movs	r3, #0
 8002826:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800282a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800282e:	460b      	mov	r3, r1
 8002830:	4313      	orrs	r3, r2
 8002832:	d055      	beq.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002838:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800283c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002840:	d033      	beq.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002842:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002846:	d82c      	bhi.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002848:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800284c:	d02f      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800284e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002852:	d826      	bhi.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002854:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002858:	d02b      	beq.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800285a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800285e:	d820      	bhi.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002860:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002864:	d012      	beq.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002866:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800286a:	d81a      	bhi.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800286c:	2b00      	cmp	r3, #0
 800286e:	d022      	beq.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002870:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002874:	d115      	bne.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800287a:	3308      	adds	r3, #8
 800287c:	2101      	movs	r1, #1
 800287e:	4618      	mov	r0, r3
 8002880:	f001 f9a6 	bl	8003bd0 <RCCEx_PLL2_Config>
 8002884:	4603      	mov	r3, r0
 8002886:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800288a:	e015      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800288c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002890:	3328      	adds	r3, #40	@ 0x28
 8002892:	2101      	movs	r1, #1
 8002894:	4618      	mov	r0, r3
 8002896:	f001 fa4d 	bl	8003d34 <RCCEx_PLL3_Config>
 800289a:	4603      	mov	r3, r0
 800289c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80028a0:	e00a      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80028a8:	e006      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80028aa:	bf00      	nop
 80028ac:	e004      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80028ae:	bf00      	nop
 80028b0:	e002      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80028b2:	bf00      	nop
 80028b4:	e000      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80028b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d10b      	bne.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80028c0:	4ba3      	ldr	r3, [pc, #652]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80028c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80028c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80028d0:	4a9f      	ldr	r2, [pc, #636]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80028d2:	430b      	orrs	r3, r1
 80028d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80028d6:	e003      	b.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80028dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80028e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80028ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80028f0:	2300      	movs	r3, #0
 80028f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80028f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80028fa:	460b      	mov	r3, r1
 80028fc:	4313      	orrs	r3, r2
 80028fe:	d037      	beq.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002906:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800290a:	d00e      	beq.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800290c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002910:	d816      	bhi.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8002912:	2b00      	cmp	r3, #0
 8002914:	d018      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8002916:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800291a:	d111      	bne.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800291c:	4b8c      	ldr	r3, [pc, #560]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800291e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002920:	4a8b      	ldr	r2, [pc, #556]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002922:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002926:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002928:	e00f      	b.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800292a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800292e:	3308      	adds	r3, #8
 8002930:	2101      	movs	r1, #1
 8002932:	4618      	mov	r0, r3
 8002934:	f001 f94c 	bl	8003bd0 <RCCEx_PLL2_Config>
 8002938:	4603      	mov	r3, r0
 800293a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800293e:	e004      	b.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002946:	e000      	b.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8002948:	bf00      	nop
    }

    if (ret == HAL_OK)
 800294a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800294e:	2b00      	cmp	r3, #0
 8002950:	d10a      	bne.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002952:	4b7f      	ldr	r3, [pc, #508]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002954:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002956:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800295a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800295e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002960:	4a7b      	ldr	r2, [pc, #492]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002962:	430b      	orrs	r3, r1
 8002964:	6513      	str	r3, [r2, #80]	@ 0x50
 8002966:	e003      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002968:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800296c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002978:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800297c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002980:	2300      	movs	r3, #0
 8002982:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002986:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800298a:	460b      	mov	r3, r1
 800298c:	4313      	orrs	r3, r2
 800298e:	d039      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002994:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002996:	2b03      	cmp	r3, #3
 8002998:	d81c      	bhi.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800299a:	a201      	add	r2, pc, #4	@ (adr r2, 80029a0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800299c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a0:	080029dd 	.word	0x080029dd
 80029a4:	080029b1 	.word	0x080029b1
 80029a8:	080029bf 	.word	0x080029bf
 80029ac:	080029dd 	.word	0x080029dd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029b0:	4b67      	ldr	r3, [pc, #412]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80029b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b4:	4a66      	ldr	r2, [pc, #408]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80029b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80029bc:	e00f      	b.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80029be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029c2:	3308      	adds	r3, #8
 80029c4:	2102      	movs	r1, #2
 80029c6:	4618      	mov	r0, r3
 80029c8:	f001 f902 	bl	8003bd0 <RCCEx_PLL2_Config>
 80029cc:	4603      	mov	r3, r0
 80029ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80029d2:	e004      	b.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80029da:	e000      	b.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80029dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d10a      	bne.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80029e6:	4b5a      	ldr	r3, [pc, #360]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80029e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ea:	f023 0103 	bic.w	r1, r3, #3
 80029ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029f4:	4a56      	ldr	r2, [pc, #344]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80029f6:	430b      	orrs	r3, r1
 80029f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029fa:	e003      	b.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a0c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002a10:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a14:	2300      	movs	r3, #0
 8002a16:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002a1a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002a1e:	460b      	mov	r3, r1
 8002a20:	4313      	orrs	r3, r2
 8002a22:	f000 809f 	beq.w	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a26:	4b4b      	ldr	r3, [pc, #300]	@ (8002b54 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a4a      	ldr	r2, [pc, #296]	@ (8002b54 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002a2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a30:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a32:	f7fe f915 	bl	8000c60 <HAL_GetTick>
 8002a36:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a3a:	e00b      	b.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a3c:	f7fe f910 	bl	8000c60 <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	2b64      	cmp	r3, #100	@ 0x64
 8002a4a:	d903      	bls.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002a52:	e005      	b.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a54:	4b3f      	ldr	r3, [pc, #252]	@ (8002b54 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d0ed      	beq.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8002a60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d179      	bne.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002a68:	4b39      	ldr	r3, [pc, #228]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002a6a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a70:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002a74:	4053      	eors	r3, r2
 8002a76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d015      	beq.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002a7e:	4b34      	ldr	r3, [pc, #208]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a86:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a8a:	4b31      	ldr	r3, [pc, #196]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a8e:	4a30      	ldr	r2, [pc, #192]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002a90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a94:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a96:	4b2e      	ldr	r3, [pc, #184]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a9a:	4a2d      	ldr	r2, [pc, #180]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002a9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aa0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002aa2:	4a2b      	ldr	r2, [pc, #172]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002aa4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002aa8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002aae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002ab2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ab6:	d118      	bne.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab8:	f7fe f8d2 	bl	8000c60 <HAL_GetTick>
 8002abc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ac0:	e00d      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ac2:	f7fe f8cd 	bl	8000c60 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002acc:	1ad2      	subs	r2, r2, r3
 8002ace:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d903      	bls.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8002adc:	e005      	b.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ade:	4b1c      	ldr	r3, [pc, #112]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d0eb      	beq.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8002aea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d129      	bne.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002af6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002afa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002afe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b02:	d10e      	bne.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8002b04:	4b12      	ldr	r3, [pc, #72]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002b06:	691b      	ldr	r3, [r3, #16]
 8002b08:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8002b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b10:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002b14:	091a      	lsrs	r2, r3, #4
 8002b16:	4b10      	ldr	r3, [pc, #64]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8002b18:	4013      	ands	r3, r2
 8002b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002b1c:	430b      	orrs	r3, r1
 8002b1e:	6113      	str	r3, [r2, #16]
 8002b20:	e005      	b.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8002b22:	4b0b      	ldr	r3, [pc, #44]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002b24:	691b      	ldr	r3, [r3, #16]
 8002b26:	4a0a      	ldr	r2, [pc, #40]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002b28:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002b2c:	6113      	str	r3, [r2, #16]
 8002b2e:	4b08      	ldr	r3, [pc, #32]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002b30:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b36:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002b3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b3e:	4a04      	ldr	r2, [pc, #16]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002b40:	430b      	orrs	r3, r1
 8002b42:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b44:	e00e      	b.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8002b4e:	e009      	b.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8002b50:	58024400 	.word	0x58024400
 8002b54:	58024800 	.word	0x58024800
 8002b58:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b6c:	f002 0301 	and.w	r3, r2, #1
 8002b70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002b74:	2300      	movs	r3, #0
 8002b76:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002b7a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002b7e:	460b      	mov	r3, r1
 8002b80:	4313      	orrs	r3, r2
 8002b82:	f000 8089 	beq.w	8002c98 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8002b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b8c:	2b28      	cmp	r3, #40	@ 0x28
 8002b8e:	d86b      	bhi.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8002b90:	a201      	add	r2, pc, #4	@ (adr r2, 8002b98 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b96:	bf00      	nop
 8002b98:	08002c71 	.word	0x08002c71
 8002b9c:	08002c69 	.word	0x08002c69
 8002ba0:	08002c69 	.word	0x08002c69
 8002ba4:	08002c69 	.word	0x08002c69
 8002ba8:	08002c69 	.word	0x08002c69
 8002bac:	08002c69 	.word	0x08002c69
 8002bb0:	08002c69 	.word	0x08002c69
 8002bb4:	08002c69 	.word	0x08002c69
 8002bb8:	08002c3d 	.word	0x08002c3d
 8002bbc:	08002c69 	.word	0x08002c69
 8002bc0:	08002c69 	.word	0x08002c69
 8002bc4:	08002c69 	.word	0x08002c69
 8002bc8:	08002c69 	.word	0x08002c69
 8002bcc:	08002c69 	.word	0x08002c69
 8002bd0:	08002c69 	.word	0x08002c69
 8002bd4:	08002c69 	.word	0x08002c69
 8002bd8:	08002c53 	.word	0x08002c53
 8002bdc:	08002c69 	.word	0x08002c69
 8002be0:	08002c69 	.word	0x08002c69
 8002be4:	08002c69 	.word	0x08002c69
 8002be8:	08002c69 	.word	0x08002c69
 8002bec:	08002c69 	.word	0x08002c69
 8002bf0:	08002c69 	.word	0x08002c69
 8002bf4:	08002c69 	.word	0x08002c69
 8002bf8:	08002c71 	.word	0x08002c71
 8002bfc:	08002c69 	.word	0x08002c69
 8002c00:	08002c69 	.word	0x08002c69
 8002c04:	08002c69 	.word	0x08002c69
 8002c08:	08002c69 	.word	0x08002c69
 8002c0c:	08002c69 	.word	0x08002c69
 8002c10:	08002c69 	.word	0x08002c69
 8002c14:	08002c69 	.word	0x08002c69
 8002c18:	08002c71 	.word	0x08002c71
 8002c1c:	08002c69 	.word	0x08002c69
 8002c20:	08002c69 	.word	0x08002c69
 8002c24:	08002c69 	.word	0x08002c69
 8002c28:	08002c69 	.word	0x08002c69
 8002c2c:	08002c69 	.word	0x08002c69
 8002c30:	08002c69 	.word	0x08002c69
 8002c34:	08002c69 	.word	0x08002c69
 8002c38:	08002c71 	.word	0x08002c71
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c40:	3308      	adds	r3, #8
 8002c42:	2101      	movs	r1, #1
 8002c44:	4618      	mov	r0, r3
 8002c46:	f000 ffc3 	bl	8003bd0 <RCCEx_PLL2_Config>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8002c50:	e00f      	b.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c56:	3328      	adds	r3, #40	@ 0x28
 8002c58:	2101      	movs	r1, #1
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f001 f86a 	bl	8003d34 <RCCEx_PLL3_Config>
 8002c60:	4603      	mov	r3, r0
 8002c62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8002c66:	e004      	b.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002c6e:	e000      	b.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8002c70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d10a      	bne.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002c7a:	4bbf      	ldr	r3, [pc, #764]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c7e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8002c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c86:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c88:	4abb      	ldr	r2, [pc, #748]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002c8a:	430b      	orrs	r3, r1
 8002c8c:	6553      	str	r3, [r2, #84]	@ 0x54
 8002c8e:	e003      	b.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca0:	f002 0302 	and.w	r3, r2, #2
 8002ca4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002ca8:	2300      	movs	r3, #0
 8002caa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002cae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8002cb2:	460b      	mov	r3, r1
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	d041      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8002cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cbc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002cbe:	2b05      	cmp	r3, #5
 8002cc0:	d824      	bhi.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8002cc2:	a201      	add	r2, pc, #4	@ (adr r2, 8002cc8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8002cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cc8:	08002d15 	.word	0x08002d15
 8002ccc:	08002ce1 	.word	0x08002ce1
 8002cd0:	08002cf7 	.word	0x08002cf7
 8002cd4:	08002d15 	.word	0x08002d15
 8002cd8:	08002d15 	.word	0x08002d15
 8002cdc:	08002d15 	.word	0x08002d15
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ce4:	3308      	adds	r3, #8
 8002ce6:	2101      	movs	r1, #1
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f000 ff71 	bl	8003bd0 <RCCEx_PLL2_Config>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8002cf4:	e00f      	b.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cfa:	3328      	adds	r3, #40	@ 0x28
 8002cfc:	2101      	movs	r1, #1
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f001 f818 	bl	8003d34 <RCCEx_PLL3_Config>
 8002d04:	4603      	mov	r3, r0
 8002d06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8002d0a:	e004      	b.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d12:	e000      	b.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8002d14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10a      	bne.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002d1e:	4b96      	ldr	r3, [pc, #600]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002d20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d22:	f023 0107 	bic.w	r1, r3, #7
 8002d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d2c:	4a92      	ldr	r2, [pc, #584]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002d2e:	430b      	orrs	r3, r1
 8002d30:	6553      	str	r3, [r2, #84]	@ 0x54
 8002d32:	e003      	b.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d44:	f002 0304 	and.w	r3, r2, #4
 8002d48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d52:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8002d56:	460b      	mov	r3, r1
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	d044      	beq.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8002d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d64:	2b05      	cmp	r3, #5
 8002d66:	d825      	bhi.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8002d68:	a201      	add	r2, pc, #4	@ (adr r2, 8002d70 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8002d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d6e:	bf00      	nop
 8002d70:	08002dbd 	.word	0x08002dbd
 8002d74:	08002d89 	.word	0x08002d89
 8002d78:	08002d9f 	.word	0x08002d9f
 8002d7c:	08002dbd 	.word	0x08002dbd
 8002d80:	08002dbd 	.word	0x08002dbd
 8002d84:	08002dbd 	.word	0x08002dbd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d8c:	3308      	adds	r3, #8
 8002d8e:	2101      	movs	r1, #1
 8002d90:	4618      	mov	r0, r3
 8002d92:	f000 ff1d 	bl	8003bd0 <RCCEx_PLL2_Config>
 8002d96:	4603      	mov	r3, r0
 8002d98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8002d9c:	e00f      	b.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002da2:	3328      	adds	r3, #40	@ 0x28
 8002da4:	2101      	movs	r1, #1
 8002da6:	4618      	mov	r0, r3
 8002da8:	f000 ffc4 	bl	8003d34 <RCCEx_PLL3_Config>
 8002dac:	4603      	mov	r3, r0
 8002dae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8002db2:	e004      	b.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002dba:	e000      	b.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8002dbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002dbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d10b      	bne.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002dc6:	4b6c      	ldr	r3, [pc, #432]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dca:	f023 0107 	bic.w	r1, r3, #7
 8002dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dd6:	4a68      	ldr	r2, [pc, #416]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002dd8:	430b      	orrs	r3, r1
 8002dda:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ddc:	e003      	b.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002de2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dee:	f002 0320 	and.w	r3, r2, #32
 8002df2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002df6:	2300      	movs	r3, #0
 8002df8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002dfc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002e00:	460b      	mov	r3, r1
 8002e02:	4313      	orrs	r3, r2
 8002e04:	d055      	beq.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8002e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e12:	d033      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8002e14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e18:	d82c      	bhi.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8002e1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e1e:	d02f      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8002e20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e24:	d826      	bhi.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8002e26:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002e2a:	d02b      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8002e2c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002e30:	d820      	bhi.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8002e32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e36:	d012      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8002e38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e3c:	d81a      	bhi.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d022      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8002e42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e46:	d115      	bne.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e4c:	3308      	adds	r3, #8
 8002e4e:	2100      	movs	r1, #0
 8002e50:	4618      	mov	r0, r3
 8002e52:	f000 febd 	bl	8003bd0 <RCCEx_PLL2_Config>
 8002e56:	4603      	mov	r3, r0
 8002e58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8002e5c:	e015      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e62:	3328      	adds	r3, #40	@ 0x28
 8002e64:	2102      	movs	r1, #2
 8002e66:	4618      	mov	r0, r3
 8002e68:	f000 ff64 	bl	8003d34 <RCCEx_PLL3_Config>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8002e72:	e00a      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e7a:	e006      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8002e7c:	bf00      	nop
 8002e7e:	e004      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8002e80:	bf00      	nop
 8002e82:	e002      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8002e84:	bf00      	nop
 8002e86:	e000      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8002e88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d10b      	bne.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e92:	4b39      	ldr	r3, [pc, #228]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e96:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ea2:	4a35      	ldr	r2, [pc, #212]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002ea4:	430b      	orrs	r3, r1
 8002ea6:	6553      	str	r3, [r2, #84]	@ 0x54
 8002ea8:	e003      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002eae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eba:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8002ebe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002ec8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8002ecc:	460b      	mov	r3, r1
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	d058      	beq.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8002ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ed6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002eda:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8002ede:	d033      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8002ee0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8002ee4:	d82c      	bhi.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8002ee6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002eea:	d02f      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8002eec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ef0:	d826      	bhi.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8002ef2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002ef6:	d02b      	beq.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8002ef8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002efc:	d820      	bhi.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8002efe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f02:	d012      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8002f04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f08:	d81a      	bhi.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d022      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8002f0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f12:	d115      	bne.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f18:	3308      	adds	r3, #8
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f000 fe57 	bl	8003bd0 <RCCEx_PLL2_Config>
 8002f22:	4603      	mov	r3, r0
 8002f24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8002f28:	e015      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f2e:	3328      	adds	r3, #40	@ 0x28
 8002f30:	2102      	movs	r1, #2
 8002f32:	4618      	mov	r0, r3
 8002f34:	f000 fefe 	bl	8003d34 <RCCEx_PLL3_Config>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8002f3e:	e00a      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f46:	e006      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8002f48:	bf00      	nop
 8002f4a:	e004      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8002f4c:	bf00      	nop
 8002f4e:	e002      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8002f50:	bf00      	nop
 8002f52:	e000      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8002f54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10e      	bne.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f5e:	4b06      	ldr	r3, [pc, #24]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f62:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8002f66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002f6e:	4a02      	ldr	r2, [pc, #8]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002f70:	430b      	orrs	r3, r1
 8002f72:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f74:	e006      	b.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8002f76:	bf00      	nop
 8002f78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8002f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f8c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8002f90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002f94:	2300      	movs	r3, #0
 8002f96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002f9a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	d055      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8002fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fa8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002fac:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8002fb0:	d033      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8002fb2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8002fb6:	d82c      	bhi.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8002fb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fbc:	d02f      	beq.n	800301e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8002fbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fc2:	d826      	bhi.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8002fc4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8002fc8:	d02b      	beq.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8002fca:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8002fce:	d820      	bhi.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8002fd0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fd4:	d012      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8002fd6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fda:	d81a      	bhi.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d022      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8002fe0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fe4:	d115      	bne.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fea:	3308      	adds	r3, #8
 8002fec:	2100      	movs	r1, #0
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 fdee 	bl	8003bd0 <RCCEx_PLL2_Config>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8002ffa:	e015      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003000:	3328      	adds	r3, #40	@ 0x28
 8003002:	2102      	movs	r1, #2
 8003004:	4618      	mov	r0, r3
 8003006:	f000 fe95 	bl	8003d34 <RCCEx_PLL3_Config>
 800300a:	4603      	mov	r3, r0
 800300c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003010:	e00a      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003018:	e006      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800301a:	bf00      	nop
 800301c:	e004      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800301e:	bf00      	nop
 8003020:	e002      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003022:	bf00      	nop
 8003024:	e000      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003026:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003028:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800302c:	2b00      	cmp	r3, #0
 800302e:	d10b      	bne.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003030:	4ba1      	ldr	r3, [pc, #644]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003034:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800303c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003040:	4a9d      	ldr	r2, [pc, #628]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003042:	430b      	orrs	r3, r1
 8003044:	6593      	str	r3, [r2, #88]	@ 0x58
 8003046:	e003      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003048:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800304c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003058:	f002 0308 	and.w	r3, r2, #8
 800305c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003060:	2300      	movs	r3, #0
 8003062:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003066:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800306a:	460b      	mov	r3, r1
 800306c:	4313      	orrs	r3, r2
 800306e:	d01e      	beq.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003074:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003078:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800307c:	d10c      	bne.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800307e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003082:	3328      	adds	r3, #40	@ 0x28
 8003084:	2102      	movs	r1, #2
 8003086:	4618      	mov	r0, r3
 8003088:	f000 fe54 	bl	8003d34 <RCCEx_PLL3_Config>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d002      	beq.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003098:	4b87      	ldr	r3, [pc, #540]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800309a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800309c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80030a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030a8:	4a83      	ldr	r2, [pc, #524]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80030aa:	430b      	orrs	r3, r1
 80030ac:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80030ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b6:	f002 0310 	and.w	r3, r2, #16
 80030ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80030be:	2300      	movs	r3, #0
 80030c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80030c4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80030c8:	460b      	mov	r3, r1
 80030ca:	4313      	orrs	r3, r2
 80030cc:	d01e      	beq.n	800310c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80030ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030da:	d10c      	bne.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80030dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030e0:	3328      	adds	r3, #40	@ 0x28
 80030e2:	2102      	movs	r1, #2
 80030e4:	4618      	mov	r0, r3
 80030e6:	f000 fe25 	bl	8003d34 <RCCEx_PLL3_Config>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d002      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80030f6:	4b70      	ldr	r3, [pc, #448]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80030f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030fa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80030fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003102:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003106:	4a6c      	ldr	r2, [pc, #432]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003108:	430b      	orrs	r3, r1
 800310a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800310c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003114:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003118:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800311c:	2300      	movs	r3, #0
 800311e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003122:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003126:	460b      	mov	r3, r1
 8003128:	4313      	orrs	r3, r2
 800312a:	d03e      	beq.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800312c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003130:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003134:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003138:	d022      	beq.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800313a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800313e:	d81b      	bhi.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003140:	2b00      	cmp	r3, #0
 8003142:	d003      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003144:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003148:	d00b      	beq.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800314a:	e015      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800314c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003150:	3308      	adds	r3, #8
 8003152:	2100      	movs	r1, #0
 8003154:	4618      	mov	r0, r3
 8003156:	f000 fd3b 	bl	8003bd0 <RCCEx_PLL2_Config>
 800315a:	4603      	mov	r3, r0
 800315c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003160:	e00f      	b.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003166:	3328      	adds	r3, #40	@ 0x28
 8003168:	2102      	movs	r1, #2
 800316a:	4618      	mov	r0, r3
 800316c:	f000 fde2 	bl	8003d34 <RCCEx_PLL3_Config>
 8003170:	4603      	mov	r3, r0
 8003172:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003176:	e004      	b.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800317e:	e000      	b.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003180:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003182:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10b      	bne.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800318a:	4b4b      	ldr	r3, [pc, #300]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800318c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800318e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003196:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800319a:	4a47      	ldr	r2, [pc, #284]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800319c:	430b      	orrs	r3, r1
 800319e:	6593      	str	r3, [r2, #88]	@ 0x58
 80031a0:	e003      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80031aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80031b6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80031b8:	2300      	movs	r3, #0
 80031ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80031bc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80031c0:	460b      	mov	r3, r1
 80031c2:	4313      	orrs	r3, r2
 80031c4:	d03b      	beq.n	800323e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80031c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80031d2:	d01f      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80031d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80031d8:	d818      	bhi.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80031da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031de:	d003      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80031e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80031e4:	d007      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80031e6:	e011      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031e8:	4b33      	ldr	r3, [pc, #204]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80031ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ec:	4a32      	ldr	r2, [pc, #200]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80031ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80031f4:	e00f      	b.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80031f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031fa:	3328      	adds	r3, #40	@ 0x28
 80031fc:	2101      	movs	r1, #1
 80031fe:	4618      	mov	r0, r3
 8003200:	f000 fd98 	bl	8003d34 <RCCEx_PLL3_Config>
 8003204:	4603      	mov	r3, r0
 8003206:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800320a:	e004      	b.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003212:	e000      	b.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003214:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003216:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10b      	bne.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800321e:	4b26      	ldr	r3, [pc, #152]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003222:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800322a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800322e:	4a22      	ldr	r2, [pc, #136]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003230:	430b      	orrs	r3, r1
 8003232:	6553      	str	r3, [r2, #84]	@ 0x54
 8003234:	e003      	b.n	800323e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003236:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800323a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800323e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003246:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800324a:	673b      	str	r3, [r7, #112]	@ 0x70
 800324c:	2300      	movs	r3, #0
 800324e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003250:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003254:	460b      	mov	r3, r1
 8003256:	4313      	orrs	r3, r2
 8003258:	d034      	beq.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800325a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800325e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003260:	2b00      	cmp	r3, #0
 8003262:	d003      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003264:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003268:	d007      	beq.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800326a:	e011      	b.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800326c:	4b12      	ldr	r3, [pc, #72]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800326e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003270:	4a11      	ldr	r2, [pc, #68]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003272:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003276:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003278:	e00e      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800327a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800327e:	3308      	adds	r3, #8
 8003280:	2102      	movs	r1, #2
 8003282:	4618      	mov	r0, r3
 8003284:	f000 fca4 	bl	8003bd0 <RCCEx_PLL2_Config>
 8003288:	4603      	mov	r3, r0
 800328a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800328e:	e003      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003296:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003298:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800329c:	2b00      	cmp	r3, #0
 800329e:	d10d      	bne.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80032a0:	4b05      	ldr	r3, [pc, #20]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80032a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032a4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80032a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032ae:	4a02      	ldr	r2, [pc, #8]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80032b0:	430b      	orrs	r3, r1
 80032b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032b4:	e006      	b.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80032b6:	bf00      	nop
 80032b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80032c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032cc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80032d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80032d2:	2300      	movs	r3, #0
 80032d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80032d6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80032da:	460b      	mov	r3, r1
 80032dc:	4313      	orrs	r3, r2
 80032de:	d00c      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80032e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032e4:	3328      	adds	r3, #40	@ 0x28
 80032e6:	2102      	movs	r1, #2
 80032e8:	4618      	mov	r0, r3
 80032ea:	f000 fd23 	bl	8003d34 <RCCEx_PLL3_Config>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d002      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80032fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003302:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003306:	663b      	str	r3, [r7, #96]	@ 0x60
 8003308:	2300      	movs	r3, #0
 800330a:	667b      	str	r3, [r7, #100]	@ 0x64
 800330c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003310:	460b      	mov	r3, r1
 8003312:	4313      	orrs	r3, r2
 8003314:	d038      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800331a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800331e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003322:	d018      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003324:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003328:	d811      	bhi.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800332a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800332e:	d014      	beq.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003330:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003334:	d80b      	bhi.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003336:	2b00      	cmp	r3, #0
 8003338:	d011      	beq.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800333a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800333e:	d106      	bne.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003340:	4bc3      	ldr	r3, [pc, #780]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003344:	4ac2      	ldr	r2, [pc, #776]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003346:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800334a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800334c:	e008      	b.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003354:	e004      	b.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003356:	bf00      	nop
 8003358:	e002      	b.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800335a:	bf00      	nop
 800335c:	e000      	b.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800335e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003360:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003364:	2b00      	cmp	r3, #0
 8003366:	d10b      	bne.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003368:	4bb9      	ldr	r3, [pc, #740]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800336a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800336c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003374:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003378:	4ab5      	ldr	r2, [pc, #724]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800337a:	430b      	orrs	r3, r1
 800337c:	6553      	str	r3, [r2, #84]	@ 0x54
 800337e:	e003      	b.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003380:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003384:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800338c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003390:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003394:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003396:	2300      	movs	r3, #0
 8003398:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800339a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800339e:	460b      	mov	r3, r1
 80033a0:	4313      	orrs	r3, r2
 80033a2:	d009      	beq.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80033a4:	4baa      	ldr	r3, [pc, #680]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80033a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033a8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80033ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033b2:	4aa7      	ldr	r2, [pc, #668]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80033b4:	430b      	orrs	r3, r1
 80033b6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80033b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80033c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80033c6:	2300      	movs	r3, #0
 80033c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80033ca:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80033ce:	460b      	mov	r3, r1
 80033d0:	4313      	orrs	r3, r2
 80033d2:	d00a      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80033d4:	4b9e      	ldr	r3, [pc, #632]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80033d6:	691b      	ldr	r3, [r3, #16]
 80033d8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80033dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033e0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80033e4:	4a9a      	ldr	r2, [pc, #616]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80033e6:	430b      	orrs	r3, r1
 80033e8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80033ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80033f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033f8:	2300      	movs	r3, #0
 80033fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033fc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003400:	460b      	mov	r3, r1
 8003402:	4313      	orrs	r3, r2
 8003404:	d009      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003406:	4b92      	ldr	r3, [pc, #584]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003408:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800340a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800340e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003412:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003414:	4a8e      	ldr	r2, [pc, #568]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003416:	430b      	orrs	r3, r1
 8003418:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800341a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800341e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003422:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003426:	643b      	str	r3, [r7, #64]	@ 0x40
 8003428:	2300      	movs	r3, #0
 800342a:	647b      	str	r3, [r7, #68]	@ 0x44
 800342c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003430:	460b      	mov	r3, r1
 8003432:	4313      	orrs	r3, r2
 8003434:	d00e      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003436:	4b86      	ldr	r3, [pc, #536]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	4a85      	ldr	r2, [pc, #532]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800343c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003440:	6113      	str	r3, [r2, #16]
 8003442:	4b83      	ldr	r3, [pc, #524]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003444:	6919      	ldr	r1, [r3, #16]
 8003446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800344a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800344e:	4a80      	ldr	r2, [pc, #512]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003450:	430b      	orrs	r3, r1
 8003452:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003460:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003462:	2300      	movs	r3, #0
 8003464:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003466:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800346a:	460b      	mov	r3, r1
 800346c:	4313      	orrs	r3, r2
 800346e:	d009      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003470:	4b77      	ldr	r3, [pc, #476]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003474:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800347c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800347e:	4a74      	ldr	r2, [pc, #464]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003480:	430b      	orrs	r3, r1
 8003482:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003490:	633b      	str	r3, [r7, #48]	@ 0x30
 8003492:	2300      	movs	r3, #0
 8003494:	637b      	str	r3, [r7, #52]	@ 0x34
 8003496:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800349a:	460b      	mov	r3, r1
 800349c:	4313      	orrs	r3, r2
 800349e:	d00a      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80034a0:	4b6b      	ldr	r3, [pc, #428]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80034a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80034a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80034b0:	4a67      	ldr	r2, [pc, #412]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80034b2:	430b      	orrs	r3, r1
 80034b4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80034b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034be:	2100      	movs	r1, #0
 80034c0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80034c8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80034cc:	460b      	mov	r3, r1
 80034ce:	4313      	orrs	r3, r2
 80034d0:	d011      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034d6:	3308      	adds	r3, #8
 80034d8:	2100      	movs	r1, #0
 80034da:	4618      	mov	r0, r3
 80034dc:	f000 fb78 	bl	8003bd0 <RCCEx_PLL2_Config>
 80034e0:	4603      	mov	r3, r0
 80034e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80034e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d003      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80034f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034fe:	2100      	movs	r1, #0
 8003500:	6239      	str	r1, [r7, #32]
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	627b      	str	r3, [r7, #36]	@ 0x24
 8003508:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800350c:	460b      	mov	r3, r1
 800350e:	4313      	orrs	r3, r2
 8003510:	d011      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003516:	3308      	adds	r3, #8
 8003518:	2101      	movs	r1, #1
 800351a:	4618      	mov	r0, r3
 800351c:	f000 fb58 	bl	8003bd0 <RCCEx_PLL2_Config>
 8003520:	4603      	mov	r3, r0
 8003522:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003526:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800352a:	2b00      	cmp	r3, #0
 800352c:	d003      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800352e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003532:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800353a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800353e:	2100      	movs	r1, #0
 8003540:	61b9      	str	r1, [r7, #24]
 8003542:	f003 0304 	and.w	r3, r3, #4
 8003546:	61fb      	str	r3, [r7, #28]
 8003548:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800354c:	460b      	mov	r3, r1
 800354e:	4313      	orrs	r3, r2
 8003550:	d011      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003556:	3308      	adds	r3, #8
 8003558:	2102      	movs	r1, #2
 800355a:	4618      	mov	r0, r3
 800355c:	f000 fb38 	bl	8003bd0 <RCCEx_PLL2_Config>
 8003560:	4603      	mov	r3, r0
 8003562:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003566:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800356a:	2b00      	cmp	r3, #0
 800356c:	d003      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800356e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003572:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003576:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800357a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800357e:	2100      	movs	r1, #0
 8003580:	6139      	str	r1, [r7, #16]
 8003582:	f003 0308 	and.w	r3, r3, #8
 8003586:	617b      	str	r3, [r7, #20]
 8003588:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800358c:	460b      	mov	r3, r1
 800358e:	4313      	orrs	r3, r2
 8003590:	d011      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003596:	3328      	adds	r3, #40	@ 0x28
 8003598:	2100      	movs	r1, #0
 800359a:	4618      	mov	r0, r3
 800359c:	f000 fbca 	bl	8003d34 <RCCEx_PLL3_Config>
 80035a0:	4603      	mov	r3, r0
 80035a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80035a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d003      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80035b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035be:	2100      	movs	r1, #0
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	f003 0310 	and.w	r3, r3, #16
 80035c6:	60fb      	str	r3, [r7, #12]
 80035c8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80035cc:	460b      	mov	r3, r1
 80035ce:	4313      	orrs	r3, r2
 80035d0:	d011      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80035d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d6:	3328      	adds	r3, #40	@ 0x28
 80035d8:	2101      	movs	r1, #1
 80035da:	4618      	mov	r0, r3
 80035dc:	f000 fbaa 	bl	8003d34 <RCCEx_PLL3_Config>
 80035e0:	4603      	mov	r3, r0
 80035e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80035e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d003      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80035f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035fe:	2100      	movs	r1, #0
 8003600:	6039      	str	r1, [r7, #0]
 8003602:	f003 0320 	and.w	r3, r3, #32
 8003606:	607b      	str	r3, [r7, #4]
 8003608:	e9d7 1200 	ldrd	r1, r2, [r7]
 800360c:	460b      	mov	r3, r1
 800360e:	4313      	orrs	r3, r2
 8003610:	d011      	beq.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003616:	3328      	adds	r3, #40	@ 0x28
 8003618:	2102      	movs	r1, #2
 800361a:	4618      	mov	r0, r3
 800361c:	f000 fb8a 	bl	8003d34 <RCCEx_PLL3_Config>
 8003620:	4603      	mov	r3, r0
 8003622:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003626:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800362a:	2b00      	cmp	r3, #0
 800362c:	d003      	beq.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800362e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003632:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8003636:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800363a:	2b00      	cmp	r3, #0
 800363c:	d101      	bne.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800363e:	2300      	movs	r3, #0
 8003640:	e000      	b.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
}
 8003644:	4618      	mov	r0, r3
 8003646:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800364a:	46bd      	mov	sp, r7
 800364c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003650:	58024400 	.word	0x58024400

08003654 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003658:	f7fe fd96 	bl	8002188 <HAL_RCC_GetHCLKFreq>
 800365c:	4602      	mov	r2, r0
 800365e:	4b06      	ldr	r3, [pc, #24]	@ (8003678 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003660:	6a1b      	ldr	r3, [r3, #32]
 8003662:	091b      	lsrs	r3, r3, #4
 8003664:	f003 0307 	and.w	r3, r3, #7
 8003668:	4904      	ldr	r1, [pc, #16]	@ (800367c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800366a:	5ccb      	ldrb	r3, [r1, r3]
 800366c:	f003 031f 	and.w	r3, r3, #31
 8003670:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003674:	4618      	mov	r0, r3
 8003676:	bd80      	pop	{r7, pc}
 8003678:	58024400 	.word	0x58024400
 800367c:	080051e4 	.word	0x080051e4

08003680 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003680:	b480      	push	{r7}
 8003682:	b089      	sub	sp, #36	@ 0x24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003688:	4ba1      	ldr	r3, [pc, #644]	@ (8003910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800368a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800368c:	f003 0303 	and.w	r3, r3, #3
 8003690:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003692:	4b9f      	ldr	r3, [pc, #636]	@ (8003910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003696:	0b1b      	lsrs	r3, r3, #12
 8003698:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800369c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800369e:	4b9c      	ldr	r3, [pc, #624]	@ (8003910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80036a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a2:	091b      	lsrs	r3, r3, #4
 80036a4:	f003 0301 	and.w	r3, r3, #1
 80036a8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80036aa:	4b99      	ldr	r3, [pc, #612]	@ (8003910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80036ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ae:	08db      	lsrs	r3, r3, #3
 80036b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80036b4:	693a      	ldr	r2, [r7, #16]
 80036b6:	fb02 f303 	mul.w	r3, r2, r3
 80036ba:	ee07 3a90 	vmov	s15, r3
 80036be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036c2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	f000 8111 	beq.w	80038f0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80036ce:	69bb      	ldr	r3, [r7, #24]
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	f000 8083 	beq.w	80037dc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80036d6:	69bb      	ldr	r3, [r7, #24]
 80036d8:	2b02      	cmp	r3, #2
 80036da:	f200 80a1 	bhi.w	8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d003      	beq.n	80036ec <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d056      	beq.n	8003798 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80036ea:	e099      	b.n	8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036ec:	4b88      	ldr	r3, [pc, #544]	@ (8003910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0320 	and.w	r3, r3, #32
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d02d      	beq.n	8003754 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80036f8:	4b85      	ldr	r3, [pc, #532]	@ (8003910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	08db      	lsrs	r3, r3, #3
 80036fe:	f003 0303 	and.w	r3, r3, #3
 8003702:	4a84      	ldr	r2, [pc, #528]	@ (8003914 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003704:	fa22 f303 	lsr.w	r3, r2, r3
 8003708:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	ee07 3a90 	vmov	s15, r3
 8003710:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	ee07 3a90 	vmov	s15, r3
 800371a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800371e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003722:	4b7b      	ldr	r3, [pc, #492]	@ (8003910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003726:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800372a:	ee07 3a90 	vmov	s15, r3
 800372e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003732:	ed97 6a03 	vldr	s12, [r7, #12]
 8003736:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003918 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800373a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800373e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003742:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003746:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800374a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800374e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003752:	e087      	b.n	8003864 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	ee07 3a90 	vmov	s15, r3
 800375a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800375e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800391c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003762:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003766:	4b6a      	ldr	r3, [pc, #424]	@ (8003910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800376a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800376e:	ee07 3a90 	vmov	s15, r3
 8003772:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003776:	ed97 6a03 	vldr	s12, [r7, #12]
 800377a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003918 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800377e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003782:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003786:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800378a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800378e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003792:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003796:	e065      	b.n	8003864 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	ee07 3a90 	vmov	s15, r3
 800379e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037a2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003920 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80037a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037aa:	4b59      	ldr	r3, [pc, #356]	@ (8003910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80037ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037b2:	ee07 3a90 	vmov	s15, r3
 80037b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80037be:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003918 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80037c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80037da:	e043      	b.n	8003864 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	ee07 3a90 	vmov	s15, r3
 80037e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037e6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003924 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80037ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037ee:	4b48      	ldr	r3, [pc, #288]	@ (8003910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80037f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037f6:	ee07 3a90 	vmov	s15, r3
 80037fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8003802:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003918 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003806:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800380a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800380e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003812:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800381a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800381e:	e021      	b.n	8003864 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	ee07 3a90 	vmov	s15, r3
 8003826:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800382a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003920 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800382e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003832:	4b37      	ldr	r3, [pc, #220]	@ (8003910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800383a:	ee07 3a90 	vmov	s15, r3
 800383e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003842:	ed97 6a03 	vldr	s12, [r7, #12]
 8003846:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003918 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800384a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800384e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003852:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003856:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800385a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800385e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003862:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003864:	4b2a      	ldr	r3, [pc, #168]	@ (8003910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003868:	0a5b      	lsrs	r3, r3, #9
 800386a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800386e:	ee07 3a90 	vmov	s15, r3
 8003872:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003876:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800387a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800387e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003882:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003886:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800388a:	ee17 2a90 	vmov	r2, s15
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003892:	4b1f      	ldr	r3, [pc, #124]	@ (8003910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003894:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003896:	0c1b      	lsrs	r3, r3, #16
 8003898:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800389c:	ee07 3a90 	vmov	s15, r3
 80038a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80038a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80038ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80038b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038b8:	ee17 2a90 	vmov	r2, s15
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80038c0:	4b13      	ldr	r3, [pc, #76]	@ (8003910 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c4:	0e1b      	lsrs	r3, r3, #24
 80038c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038ca:	ee07 3a90 	vmov	s15, r3
 80038ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80038d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80038da:	edd7 6a07 	vldr	s13, [r7, #28]
 80038de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038e6:	ee17 2a90 	vmov	r2, s15
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80038ee:	e008      	b.n	8003902 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	609a      	str	r2, [r3, #8]
}
 8003902:	bf00      	nop
 8003904:	3724      	adds	r7, #36	@ 0x24
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	58024400 	.word	0x58024400
 8003914:	03d09000 	.word	0x03d09000
 8003918:	46000000 	.word	0x46000000
 800391c:	4c742400 	.word	0x4c742400
 8003920:	4a742400 	.word	0x4a742400
 8003924:	4af42400 	.word	0x4af42400

08003928 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003928:	b480      	push	{r7}
 800392a:	b089      	sub	sp, #36	@ 0x24
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003930:	4ba1      	ldr	r3, [pc, #644]	@ (8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003934:	f003 0303 	and.w	r3, r3, #3
 8003938:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800393a:	4b9f      	ldr	r3, [pc, #636]	@ (8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800393c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393e:	0d1b      	lsrs	r3, r3, #20
 8003940:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003944:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003946:	4b9c      	ldr	r3, [pc, #624]	@ (8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800394a:	0a1b      	lsrs	r3, r3, #8
 800394c:	f003 0301 	and.w	r3, r3, #1
 8003950:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003952:	4b99      	ldr	r3, [pc, #612]	@ (8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003956:	08db      	lsrs	r3, r3, #3
 8003958:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800395c:	693a      	ldr	r2, [r7, #16]
 800395e:	fb02 f303 	mul.w	r3, r2, r3
 8003962:	ee07 3a90 	vmov	s15, r3
 8003966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800396a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	2b00      	cmp	r3, #0
 8003972:	f000 8111 	beq.w	8003b98 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	2b02      	cmp	r3, #2
 800397a:	f000 8083 	beq.w	8003a84 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	2b02      	cmp	r3, #2
 8003982:	f200 80a1 	bhi.w	8003ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	2b01      	cmp	r3, #1
 8003990:	d056      	beq.n	8003a40 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003992:	e099      	b.n	8003ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003994:	4b88      	ldr	r3, [pc, #544]	@ (8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0320 	and.w	r3, r3, #32
 800399c:	2b00      	cmp	r3, #0
 800399e:	d02d      	beq.n	80039fc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80039a0:	4b85      	ldr	r3, [pc, #532]	@ (8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	08db      	lsrs	r3, r3, #3
 80039a6:	f003 0303 	and.w	r3, r3, #3
 80039aa:	4a84      	ldr	r2, [pc, #528]	@ (8003bbc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80039ac:	fa22 f303 	lsr.w	r3, r2, r3
 80039b0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	ee07 3a90 	vmov	s15, r3
 80039b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	ee07 3a90 	vmov	s15, r3
 80039c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039ca:	4b7b      	ldr	r3, [pc, #492]	@ (8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80039cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039d2:	ee07 3a90 	vmov	s15, r3
 80039d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039da:	ed97 6a03 	vldr	s12, [r7, #12]
 80039de:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80039e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039f6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80039fa:	e087      	b.n	8003b0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	ee07 3a90 	vmov	s15, r3
 8003a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a06:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003bc4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003a0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a0e:	4b6a      	ldr	r3, [pc, #424]	@ (8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a16:	ee07 3a90 	vmov	s15, r3
 8003a1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a22:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003a26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003a3e:	e065      	b.n	8003b0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	ee07 3a90 	vmov	s15, r3
 8003a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a4a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003bc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003a4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a52:	4b59      	ldr	r3, [pc, #356]	@ (8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a5a:	ee07 3a90 	vmov	s15, r3
 8003a5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a62:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a66:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003a6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003a82:	e043      	b.n	8003b0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	ee07 3a90 	vmov	s15, r3
 8003a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a8e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003bcc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003a92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a96:	4b48      	ldr	r3, [pc, #288]	@ (8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a9e:	ee07 3a90 	vmov	s15, r3
 8003aa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aa6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003aaa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003aae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ab2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ab6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003aba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ac2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003ac6:	e021      	b.n	8003b0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	ee07 3a90 	vmov	s15, r3
 8003ace:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ad2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003bc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003ad6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ada:	4b37      	ldr	r3, [pc, #220]	@ (8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ade:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ae2:	ee07 3a90 	vmov	s15, r3
 8003ae6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aea:	ed97 6a03 	vldr	s12, [r7, #12]
 8003aee:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003af2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003af6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003afa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003afe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003b0a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8003b0c:	4b2a      	ldr	r3, [pc, #168]	@ (8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b10:	0a5b      	lsrs	r3, r3, #9
 8003b12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b16:	ee07 3a90 	vmov	s15, r3
 8003b1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003b22:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b26:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b32:	ee17 2a90 	vmov	r2, s15
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8003b3a:	4b1f      	ldr	r3, [pc, #124]	@ (8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3e:	0c1b      	lsrs	r3, r3, #16
 8003b40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b44:	ee07 3a90 	vmov	s15, r3
 8003b48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b4c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003b50:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b54:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b60:	ee17 2a90 	vmov	r2, s15
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8003b68:	4b13      	ldr	r3, [pc, #76]	@ (8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6c:	0e1b      	lsrs	r3, r3, #24
 8003b6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b72:	ee07 3a90 	vmov	s15, r3
 8003b76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003b7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b82:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b8e:	ee17 2a90 	vmov	r2, s15
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003b96:	e008      	b.n	8003baa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	609a      	str	r2, [r3, #8]
}
 8003baa:	bf00      	nop
 8003bac:	3724      	adds	r7, #36	@ 0x24
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	58024400 	.word	0x58024400
 8003bbc:	03d09000 	.word	0x03d09000
 8003bc0:	46000000 	.word	0x46000000
 8003bc4:	4c742400 	.word	0x4c742400
 8003bc8:	4a742400 	.word	0x4a742400
 8003bcc:	4af42400 	.word	0x4af42400

08003bd0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003bde:	4b53      	ldr	r3, [pc, #332]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be2:	f003 0303 	and.w	r3, r3, #3
 8003be6:	2b03      	cmp	r3, #3
 8003be8:	d101      	bne.n	8003bee <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e099      	b.n	8003d22 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003bee:	4b4f      	ldr	r3, [pc, #316]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a4e      	ldr	r2, [pc, #312]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003bf4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003bf8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bfa:	f7fd f831 	bl	8000c60 <HAL_GetTick>
 8003bfe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003c00:	e008      	b.n	8003c14 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003c02:	f7fd f82d 	bl	8000c60 <HAL_GetTick>
 8003c06:	4602      	mov	r2, r0
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d901      	bls.n	8003c14 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e086      	b.n	8003d22 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003c14:	4b45      	ldr	r3, [pc, #276]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d1f0      	bne.n	8003c02 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003c20:	4b42      	ldr	r3, [pc, #264]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c24:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	031b      	lsls	r3, r3, #12
 8003c2e:	493f      	ldr	r1, [pc, #252]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	628b      	str	r3, [r1, #40]	@ 0x28
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	3b01      	subs	r3, #1
 8003c3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	3b01      	subs	r3, #1
 8003c44:	025b      	lsls	r3, r3, #9
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	431a      	orrs	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	041b      	lsls	r3, r3, #16
 8003c52:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003c56:	431a      	orrs	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	061b      	lsls	r3, r3, #24
 8003c60:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003c64:	4931      	ldr	r1, [pc, #196]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003c6a:	4b30      	ldr	r3, [pc, #192]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c6e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	695b      	ldr	r3, [r3, #20]
 8003c76:	492d      	ldr	r1, [pc, #180]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003c7c:	4b2b      	ldr	r3, [pc, #172]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c80:	f023 0220 	bic.w	r2, r3, #32
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	4928      	ldr	r1, [pc, #160]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003c8e:	4b27      	ldr	r3, [pc, #156]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c92:	4a26      	ldr	r2, [pc, #152]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003c94:	f023 0310 	bic.w	r3, r3, #16
 8003c98:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003c9a:	4b24      	ldr	r3, [pc, #144]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003c9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c9e:	4b24      	ldr	r3, [pc, #144]	@ (8003d30 <RCCEx_PLL2_Config+0x160>)
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	69d2      	ldr	r2, [r2, #28]
 8003ca6:	00d2      	lsls	r2, r2, #3
 8003ca8:	4920      	ldr	r1, [pc, #128]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003caa:	4313      	orrs	r3, r2
 8003cac:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003cae:	4b1f      	ldr	r3, [pc, #124]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb2:	4a1e      	ldr	r2, [pc, #120]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003cb4:	f043 0310 	orr.w	r3, r3, #16
 8003cb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d106      	bne.n	8003cce <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc4:	4a19      	ldr	r2, [pc, #100]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003cc6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003cca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003ccc:	e00f      	b.n	8003cee <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d106      	bne.n	8003ce2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003cd4:	4b15      	ldr	r3, [pc, #84]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd8:	4a14      	ldr	r2, [pc, #80]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003cda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003cde:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003ce0:	e005      	b.n	8003cee <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003ce2:	4b12      	ldr	r3, [pc, #72]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce6:	4a11      	ldr	r2, [pc, #68]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003ce8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003cec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003cee:	4b0f      	ldr	r3, [pc, #60]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a0e      	ldr	r2, [pc, #56]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003cf4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003cf8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cfa:	f7fc ffb1 	bl	8000c60 <HAL_GetTick>
 8003cfe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003d00:	e008      	b.n	8003d14 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003d02:	f7fc ffad 	bl	8000c60 <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	d901      	bls.n	8003d14 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e006      	b.n	8003d22 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003d14:	4b05      	ldr	r3, [pc, #20]	@ (8003d2c <RCCEx_PLL2_Config+0x15c>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d0f0      	beq.n	8003d02 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3710      	adds	r7, #16
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	58024400 	.word	0x58024400
 8003d30:	ffff0007 	.word	0xffff0007

08003d34 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b084      	sub	sp, #16
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003d42:	4b53      	ldr	r3, [pc, #332]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d46:	f003 0303 	and.w	r3, r3, #3
 8003d4a:	2b03      	cmp	r3, #3
 8003d4c:	d101      	bne.n	8003d52 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e099      	b.n	8003e86 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003d52:	4b4f      	ldr	r3, [pc, #316]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a4e      	ldr	r2, [pc, #312]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003d58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d5e:	f7fc ff7f 	bl	8000c60 <HAL_GetTick>
 8003d62:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003d64:	e008      	b.n	8003d78 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003d66:	f7fc ff7b 	bl	8000c60 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d901      	bls.n	8003d78 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e086      	b.n	8003e86 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003d78:	4b45      	ldr	r3, [pc, #276]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d1f0      	bne.n	8003d66 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003d84:	4b42      	ldr	r3, [pc, #264]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d88:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	051b      	lsls	r3, r3, #20
 8003d92:	493f      	ldr	r1, [pc, #252]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	628b      	str	r3, [r1, #40]	@ 0x28
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	3b01      	subs	r3, #1
 8003da8:	025b      	lsls	r3, r3, #9
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	431a      	orrs	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	3b01      	subs	r3, #1
 8003db4:	041b      	lsls	r3, r3, #16
 8003db6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003dba:	431a      	orrs	r2, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	691b      	ldr	r3, [r3, #16]
 8003dc0:	3b01      	subs	r3, #1
 8003dc2:	061b      	lsls	r3, r3, #24
 8003dc4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003dc8:	4931      	ldr	r1, [pc, #196]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003dce:	4b30      	ldr	r3, [pc, #192]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	492d      	ldr	r1, [pc, #180]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003de0:	4b2b      	ldr	r3, [pc, #172]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	4928      	ldr	r1, [pc, #160]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003df2:	4b27      	ldr	r3, [pc, #156]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df6:	4a26      	ldr	r2, [pc, #152]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003df8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003dfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003dfe:	4b24      	ldr	r3, [pc, #144]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003e00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e02:	4b24      	ldr	r3, [pc, #144]	@ (8003e94 <RCCEx_PLL3_Config+0x160>)
 8003e04:	4013      	ands	r3, r2
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	69d2      	ldr	r2, [r2, #28]
 8003e0a:	00d2      	lsls	r2, r2, #3
 8003e0c:	4920      	ldr	r1, [pc, #128]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003e12:	4b1f      	ldr	r3, [pc, #124]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e16:	4a1e      	ldr	r2, [pc, #120]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d106      	bne.n	8003e32 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003e24:	4b1a      	ldr	r3, [pc, #104]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e28:	4a19      	ldr	r2, [pc, #100]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003e2a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003e2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003e30:	e00f      	b.n	8003e52 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d106      	bne.n	8003e46 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003e38:	4b15      	ldr	r3, [pc, #84]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e3c:	4a14      	ldr	r2, [pc, #80]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003e3e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003e42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003e44:	e005      	b.n	8003e52 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003e46:	4b12      	ldr	r3, [pc, #72]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e4a:	4a11      	ldr	r2, [pc, #68]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003e4c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e50:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003e52:	4b0f      	ldr	r3, [pc, #60]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a0e      	ldr	r2, [pc, #56]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003e58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e5e:	f7fc feff 	bl	8000c60 <HAL_GetTick>
 8003e62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003e64:	e008      	b.n	8003e78 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003e66:	f7fc fefb 	bl	8000c60 <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d901      	bls.n	8003e78 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e006      	b.n	8003e86 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003e78:	4b05      	ldr	r3, [pc, #20]	@ (8003e90 <RCCEx_PLL3_Config+0x15c>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d0f0      	beq.n	8003e66 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8003e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	58024400 	.word	0x58024400
 8003e94:	ffff0007 	.word	0xffff0007

08003e98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d101      	bne.n	8003eaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e042      	b.n	8003f30 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d106      	bne.n	8003ec2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f7fc fccb 	bl	8000858 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2224      	movs	r2, #36	@ 0x24
 8003ec6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 0201 	bic.w	r2, r2, #1
 8003ed8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d002      	beq.n	8003ee8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f000 fe1e 	bl	8004b24 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	f000 f8b3 	bl	8004054 <UART_SetConfig>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d101      	bne.n	8003ef8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e01b      	b.n	8003f30 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	685a      	ldr	r2, [r3, #4]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689a      	ldr	r2, [r3, #8]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f042 0201 	orr.w	r2, r2, #1
 8003f26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 fe9d 	bl	8004c68 <UART_CheckIdleState>
 8003f2e:	4603      	mov	r3, r0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3708      	adds	r7, #8
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b08a      	sub	sp, #40	@ 0x28
 8003f3c:	af02      	add	r7, sp, #8
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	603b      	str	r3, [r7, #0]
 8003f44:	4613      	mov	r3, r2
 8003f46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f4e:	2b20      	cmp	r3, #32
 8003f50:	d17b      	bne.n	800404a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d002      	beq.n	8003f5e <HAL_UART_Transmit+0x26>
 8003f58:	88fb      	ldrh	r3, [r7, #6]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d101      	bne.n	8003f62 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e074      	b.n	800404c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2221      	movs	r2, #33	@ 0x21
 8003f6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f72:	f7fc fe75 	bl	8000c60 <HAL_GetTick>
 8003f76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	88fa      	ldrh	r2, [r7, #6]
 8003f7c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	88fa      	ldrh	r2, [r7, #6]
 8003f84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f90:	d108      	bne.n	8003fa4 <HAL_UART_Transmit+0x6c>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d104      	bne.n	8003fa4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	61bb      	str	r3, [r7, #24]
 8003fa2:	e003      	b.n	8003fac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003fac:	e030      	b.n	8004010 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	9300      	str	r3, [sp, #0]
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	2180      	movs	r1, #128	@ 0x80
 8003fb8:	68f8      	ldr	r0, [r7, #12]
 8003fba:	f000 feff 	bl	8004dbc <UART_WaitOnFlagUntilTimeout>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d005      	beq.n	8003fd0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2220      	movs	r2, #32
 8003fc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e03d      	b.n	800404c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d10b      	bne.n	8003fee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	881b      	ldrh	r3, [r3, #0]
 8003fda:	461a      	mov	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fe4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	3302      	adds	r3, #2
 8003fea:	61bb      	str	r3, [r7, #24]
 8003fec:	e007      	b.n	8003ffe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	781a      	ldrb	r2, [r3, #0]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004004:	b29b      	uxth	r3, r3
 8004006:	3b01      	subs	r3, #1
 8004008:	b29a      	uxth	r2, r3
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004016:	b29b      	uxth	r3, r3
 8004018:	2b00      	cmp	r3, #0
 800401a:	d1c8      	bne.n	8003fae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	9300      	str	r3, [sp, #0]
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	2200      	movs	r2, #0
 8004024:	2140      	movs	r1, #64	@ 0x40
 8004026:	68f8      	ldr	r0, [r7, #12]
 8004028:	f000 fec8 	bl	8004dbc <UART_WaitOnFlagUntilTimeout>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d005      	beq.n	800403e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2220      	movs	r2, #32
 8004036:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e006      	b.n	800404c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2220      	movs	r2, #32
 8004042:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004046:	2300      	movs	r3, #0
 8004048:	e000      	b.n	800404c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800404a:	2302      	movs	r3, #2
  }
}
 800404c:	4618      	mov	r0, r3
 800404e:	3720      	adds	r7, #32
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004054:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004058:	b092      	sub	sp, #72	@ 0x48
 800405a:	af00      	add	r7, sp, #0
 800405c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800405e:	2300      	movs	r3, #0
 8004060:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	689a      	ldr	r2, [r3, #8]
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	691b      	ldr	r3, [r3, #16]
 800406c:	431a      	orrs	r2, r3
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	431a      	orrs	r2, r3
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	69db      	ldr	r3, [r3, #28]
 8004078:	4313      	orrs	r3, r2
 800407a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	4bbe      	ldr	r3, [pc, #760]	@ (800437c <UART_SetConfig+0x328>)
 8004084:	4013      	ands	r3, r2
 8004086:	697a      	ldr	r2, [r7, #20]
 8004088:	6812      	ldr	r2, [r2, #0]
 800408a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800408c:	430b      	orrs	r3, r1
 800408e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	68da      	ldr	r2, [r3, #12]
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	430a      	orrs	r2, r1
 80040a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4ab3      	ldr	r2, [pc, #716]	@ (8004380 <UART_SetConfig+0x32c>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d004      	beq.n	80040c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	6a1b      	ldr	r3, [r3, #32]
 80040ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040bc:	4313      	orrs	r3, r2
 80040be:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	689a      	ldr	r2, [r3, #8]
 80040c6:	4baf      	ldr	r3, [pc, #700]	@ (8004384 <UART_SetConfig+0x330>)
 80040c8:	4013      	ands	r3, r2
 80040ca:	697a      	ldr	r2, [r7, #20]
 80040cc:	6812      	ldr	r2, [r2, #0]
 80040ce:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80040d0:	430b      	orrs	r3, r1
 80040d2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040da:	f023 010f 	bic.w	r1, r3, #15
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	430a      	orrs	r2, r1
 80040e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4aa6      	ldr	r2, [pc, #664]	@ (8004388 <UART_SetConfig+0x334>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d177      	bne.n	80041e4 <UART_SetConfig+0x190>
 80040f4:	4ba5      	ldr	r3, [pc, #660]	@ (800438c <UART_SetConfig+0x338>)
 80040f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040fc:	2b28      	cmp	r3, #40	@ 0x28
 80040fe:	d86d      	bhi.n	80041dc <UART_SetConfig+0x188>
 8004100:	a201      	add	r2, pc, #4	@ (adr r2, 8004108 <UART_SetConfig+0xb4>)
 8004102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004106:	bf00      	nop
 8004108:	080041ad 	.word	0x080041ad
 800410c:	080041dd 	.word	0x080041dd
 8004110:	080041dd 	.word	0x080041dd
 8004114:	080041dd 	.word	0x080041dd
 8004118:	080041dd 	.word	0x080041dd
 800411c:	080041dd 	.word	0x080041dd
 8004120:	080041dd 	.word	0x080041dd
 8004124:	080041dd 	.word	0x080041dd
 8004128:	080041b5 	.word	0x080041b5
 800412c:	080041dd 	.word	0x080041dd
 8004130:	080041dd 	.word	0x080041dd
 8004134:	080041dd 	.word	0x080041dd
 8004138:	080041dd 	.word	0x080041dd
 800413c:	080041dd 	.word	0x080041dd
 8004140:	080041dd 	.word	0x080041dd
 8004144:	080041dd 	.word	0x080041dd
 8004148:	080041bd 	.word	0x080041bd
 800414c:	080041dd 	.word	0x080041dd
 8004150:	080041dd 	.word	0x080041dd
 8004154:	080041dd 	.word	0x080041dd
 8004158:	080041dd 	.word	0x080041dd
 800415c:	080041dd 	.word	0x080041dd
 8004160:	080041dd 	.word	0x080041dd
 8004164:	080041dd 	.word	0x080041dd
 8004168:	080041c5 	.word	0x080041c5
 800416c:	080041dd 	.word	0x080041dd
 8004170:	080041dd 	.word	0x080041dd
 8004174:	080041dd 	.word	0x080041dd
 8004178:	080041dd 	.word	0x080041dd
 800417c:	080041dd 	.word	0x080041dd
 8004180:	080041dd 	.word	0x080041dd
 8004184:	080041dd 	.word	0x080041dd
 8004188:	080041cd 	.word	0x080041cd
 800418c:	080041dd 	.word	0x080041dd
 8004190:	080041dd 	.word	0x080041dd
 8004194:	080041dd 	.word	0x080041dd
 8004198:	080041dd 	.word	0x080041dd
 800419c:	080041dd 	.word	0x080041dd
 80041a0:	080041dd 	.word	0x080041dd
 80041a4:	080041dd 	.word	0x080041dd
 80041a8:	080041d5 	.word	0x080041d5
 80041ac:	2301      	movs	r3, #1
 80041ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80041b2:	e222      	b.n	80045fa <UART_SetConfig+0x5a6>
 80041b4:	2304      	movs	r3, #4
 80041b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80041ba:	e21e      	b.n	80045fa <UART_SetConfig+0x5a6>
 80041bc:	2308      	movs	r3, #8
 80041be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80041c2:	e21a      	b.n	80045fa <UART_SetConfig+0x5a6>
 80041c4:	2310      	movs	r3, #16
 80041c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80041ca:	e216      	b.n	80045fa <UART_SetConfig+0x5a6>
 80041cc:	2320      	movs	r3, #32
 80041ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80041d2:	e212      	b.n	80045fa <UART_SetConfig+0x5a6>
 80041d4:	2340      	movs	r3, #64	@ 0x40
 80041d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80041da:	e20e      	b.n	80045fa <UART_SetConfig+0x5a6>
 80041dc:	2380      	movs	r3, #128	@ 0x80
 80041de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80041e2:	e20a      	b.n	80045fa <UART_SetConfig+0x5a6>
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a69      	ldr	r2, [pc, #420]	@ (8004390 <UART_SetConfig+0x33c>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d130      	bne.n	8004250 <UART_SetConfig+0x1fc>
 80041ee:	4b67      	ldr	r3, [pc, #412]	@ (800438c <UART_SetConfig+0x338>)
 80041f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041f2:	f003 0307 	and.w	r3, r3, #7
 80041f6:	2b05      	cmp	r3, #5
 80041f8:	d826      	bhi.n	8004248 <UART_SetConfig+0x1f4>
 80041fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004200 <UART_SetConfig+0x1ac>)
 80041fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004200:	08004219 	.word	0x08004219
 8004204:	08004221 	.word	0x08004221
 8004208:	08004229 	.word	0x08004229
 800420c:	08004231 	.word	0x08004231
 8004210:	08004239 	.word	0x08004239
 8004214:	08004241 	.word	0x08004241
 8004218:	2300      	movs	r3, #0
 800421a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800421e:	e1ec      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004220:	2304      	movs	r3, #4
 8004222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004226:	e1e8      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004228:	2308      	movs	r3, #8
 800422a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800422e:	e1e4      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004230:	2310      	movs	r3, #16
 8004232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004236:	e1e0      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004238:	2320      	movs	r3, #32
 800423a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800423e:	e1dc      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004240:	2340      	movs	r3, #64	@ 0x40
 8004242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004246:	e1d8      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004248:	2380      	movs	r3, #128	@ 0x80
 800424a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800424e:	e1d4      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a4f      	ldr	r2, [pc, #316]	@ (8004394 <UART_SetConfig+0x340>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d130      	bne.n	80042bc <UART_SetConfig+0x268>
 800425a:	4b4c      	ldr	r3, [pc, #304]	@ (800438c <UART_SetConfig+0x338>)
 800425c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800425e:	f003 0307 	and.w	r3, r3, #7
 8004262:	2b05      	cmp	r3, #5
 8004264:	d826      	bhi.n	80042b4 <UART_SetConfig+0x260>
 8004266:	a201      	add	r2, pc, #4	@ (adr r2, 800426c <UART_SetConfig+0x218>)
 8004268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800426c:	08004285 	.word	0x08004285
 8004270:	0800428d 	.word	0x0800428d
 8004274:	08004295 	.word	0x08004295
 8004278:	0800429d 	.word	0x0800429d
 800427c:	080042a5 	.word	0x080042a5
 8004280:	080042ad 	.word	0x080042ad
 8004284:	2300      	movs	r3, #0
 8004286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800428a:	e1b6      	b.n	80045fa <UART_SetConfig+0x5a6>
 800428c:	2304      	movs	r3, #4
 800428e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004292:	e1b2      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004294:	2308      	movs	r3, #8
 8004296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800429a:	e1ae      	b.n	80045fa <UART_SetConfig+0x5a6>
 800429c:	2310      	movs	r3, #16
 800429e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80042a2:	e1aa      	b.n	80045fa <UART_SetConfig+0x5a6>
 80042a4:	2320      	movs	r3, #32
 80042a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80042aa:	e1a6      	b.n	80045fa <UART_SetConfig+0x5a6>
 80042ac:	2340      	movs	r3, #64	@ 0x40
 80042ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80042b2:	e1a2      	b.n	80045fa <UART_SetConfig+0x5a6>
 80042b4:	2380      	movs	r3, #128	@ 0x80
 80042b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80042ba:	e19e      	b.n	80045fa <UART_SetConfig+0x5a6>
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a35      	ldr	r2, [pc, #212]	@ (8004398 <UART_SetConfig+0x344>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d130      	bne.n	8004328 <UART_SetConfig+0x2d4>
 80042c6:	4b31      	ldr	r3, [pc, #196]	@ (800438c <UART_SetConfig+0x338>)
 80042c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042ca:	f003 0307 	and.w	r3, r3, #7
 80042ce:	2b05      	cmp	r3, #5
 80042d0:	d826      	bhi.n	8004320 <UART_SetConfig+0x2cc>
 80042d2:	a201      	add	r2, pc, #4	@ (adr r2, 80042d8 <UART_SetConfig+0x284>)
 80042d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042d8:	080042f1 	.word	0x080042f1
 80042dc:	080042f9 	.word	0x080042f9
 80042e0:	08004301 	.word	0x08004301
 80042e4:	08004309 	.word	0x08004309
 80042e8:	08004311 	.word	0x08004311
 80042ec:	08004319 	.word	0x08004319
 80042f0:	2300      	movs	r3, #0
 80042f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80042f6:	e180      	b.n	80045fa <UART_SetConfig+0x5a6>
 80042f8:	2304      	movs	r3, #4
 80042fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80042fe:	e17c      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004300:	2308      	movs	r3, #8
 8004302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004306:	e178      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004308:	2310      	movs	r3, #16
 800430a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800430e:	e174      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004310:	2320      	movs	r3, #32
 8004312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004316:	e170      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004318:	2340      	movs	r3, #64	@ 0x40
 800431a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800431e:	e16c      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004320:	2380      	movs	r3, #128	@ 0x80
 8004322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004326:	e168      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a1b      	ldr	r2, [pc, #108]	@ (800439c <UART_SetConfig+0x348>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d142      	bne.n	80043b8 <UART_SetConfig+0x364>
 8004332:	4b16      	ldr	r3, [pc, #88]	@ (800438c <UART_SetConfig+0x338>)
 8004334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004336:	f003 0307 	and.w	r3, r3, #7
 800433a:	2b05      	cmp	r3, #5
 800433c:	d838      	bhi.n	80043b0 <UART_SetConfig+0x35c>
 800433e:	a201      	add	r2, pc, #4	@ (adr r2, 8004344 <UART_SetConfig+0x2f0>)
 8004340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004344:	0800435d 	.word	0x0800435d
 8004348:	08004365 	.word	0x08004365
 800434c:	0800436d 	.word	0x0800436d
 8004350:	08004375 	.word	0x08004375
 8004354:	080043a1 	.word	0x080043a1
 8004358:	080043a9 	.word	0x080043a9
 800435c:	2300      	movs	r3, #0
 800435e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004362:	e14a      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004364:	2304      	movs	r3, #4
 8004366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800436a:	e146      	b.n	80045fa <UART_SetConfig+0x5a6>
 800436c:	2308      	movs	r3, #8
 800436e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004372:	e142      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004374:	2310      	movs	r3, #16
 8004376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800437a:	e13e      	b.n	80045fa <UART_SetConfig+0x5a6>
 800437c:	cfff69f3 	.word	0xcfff69f3
 8004380:	58000c00 	.word	0x58000c00
 8004384:	11fff4ff 	.word	0x11fff4ff
 8004388:	40011000 	.word	0x40011000
 800438c:	58024400 	.word	0x58024400
 8004390:	40004400 	.word	0x40004400
 8004394:	40004800 	.word	0x40004800
 8004398:	40004c00 	.word	0x40004c00
 800439c:	40005000 	.word	0x40005000
 80043a0:	2320      	movs	r3, #32
 80043a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80043a6:	e128      	b.n	80045fa <UART_SetConfig+0x5a6>
 80043a8:	2340      	movs	r3, #64	@ 0x40
 80043aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80043ae:	e124      	b.n	80045fa <UART_SetConfig+0x5a6>
 80043b0:	2380      	movs	r3, #128	@ 0x80
 80043b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80043b6:	e120      	b.n	80045fa <UART_SetConfig+0x5a6>
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4acb      	ldr	r2, [pc, #812]	@ (80046ec <UART_SetConfig+0x698>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d176      	bne.n	80044b0 <UART_SetConfig+0x45c>
 80043c2:	4bcb      	ldr	r3, [pc, #812]	@ (80046f0 <UART_SetConfig+0x69c>)
 80043c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043ca:	2b28      	cmp	r3, #40	@ 0x28
 80043cc:	d86c      	bhi.n	80044a8 <UART_SetConfig+0x454>
 80043ce:	a201      	add	r2, pc, #4	@ (adr r2, 80043d4 <UART_SetConfig+0x380>)
 80043d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043d4:	08004479 	.word	0x08004479
 80043d8:	080044a9 	.word	0x080044a9
 80043dc:	080044a9 	.word	0x080044a9
 80043e0:	080044a9 	.word	0x080044a9
 80043e4:	080044a9 	.word	0x080044a9
 80043e8:	080044a9 	.word	0x080044a9
 80043ec:	080044a9 	.word	0x080044a9
 80043f0:	080044a9 	.word	0x080044a9
 80043f4:	08004481 	.word	0x08004481
 80043f8:	080044a9 	.word	0x080044a9
 80043fc:	080044a9 	.word	0x080044a9
 8004400:	080044a9 	.word	0x080044a9
 8004404:	080044a9 	.word	0x080044a9
 8004408:	080044a9 	.word	0x080044a9
 800440c:	080044a9 	.word	0x080044a9
 8004410:	080044a9 	.word	0x080044a9
 8004414:	08004489 	.word	0x08004489
 8004418:	080044a9 	.word	0x080044a9
 800441c:	080044a9 	.word	0x080044a9
 8004420:	080044a9 	.word	0x080044a9
 8004424:	080044a9 	.word	0x080044a9
 8004428:	080044a9 	.word	0x080044a9
 800442c:	080044a9 	.word	0x080044a9
 8004430:	080044a9 	.word	0x080044a9
 8004434:	08004491 	.word	0x08004491
 8004438:	080044a9 	.word	0x080044a9
 800443c:	080044a9 	.word	0x080044a9
 8004440:	080044a9 	.word	0x080044a9
 8004444:	080044a9 	.word	0x080044a9
 8004448:	080044a9 	.word	0x080044a9
 800444c:	080044a9 	.word	0x080044a9
 8004450:	080044a9 	.word	0x080044a9
 8004454:	08004499 	.word	0x08004499
 8004458:	080044a9 	.word	0x080044a9
 800445c:	080044a9 	.word	0x080044a9
 8004460:	080044a9 	.word	0x080044a9
 8004464:	080044a9 	.word	0x080044a9
 8004468:	080044a9 	.word	0x080044a9
 800446c:	080044a9 	.word	0x080044a9
 8004470:	080044a9 	.word	0x080044a9
 8004474:	080044a1 	.word	0x080044a1
 8004478:	2301      	movs	r3, #1
 800447a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800447e:	e0bc      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004480:	2304      	movs	r3, #4
 8004482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004486:	e0b8      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004488:	2308      	movs	r3, #8
 800448a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800448e:	e0b4      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004490:	2310      	movs	r3, #16
 8004492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004496:	e0b0      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004498:	2320      	movs	r3, #32
 800449a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800449e:	e0ac      	b.n	80045fa <UART_SetConfig+0x5a6>
 80044a0:	2340      	movs	r3, #64	@ 0x40
 80044a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044a6:	e0a8      	b.n	80045fa <UART_SetConfig+0x5a6>
 80044a8:	2380      	movs	r3, #128	@ 0x80
 80044aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044ae:	e0a4      	b.n	80045fa <UART_SetConfig+0x5a6>
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a8f      	ldr	r2, [pc, #572]	@ (80046f4 <UART_SetConfig+0x6a0>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d130      	bne.n	800451c <UART_SetConfig+0x4c8>
 80044ba:	4b8d      	ldr	r3, [pc, #564]	@ (80046f0 <UART_SetConfig+0x69c>)
 80044bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044be:	f003 0307 	and.w	r3, r3, #7
 80044c2:	2b05      	cmp	r3, #5
 80044c4:	d826      	bhi.n	8004514 <UART_SetConfig+0x4c0>
 80044c6:	a201      	add	r2, pc, #4	@ (adr r2, 80044cc <UART_SetConfig+0x478>)
 80044c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044cc:	080044e5 	.word	0x080044e5
 80044d0:	080044ed 	.word	0x080044ed
 80044d4:	080044f5 	.word	0x080044f5
 80044d8:	080044fd 	.word	0x080044fd
 80044dc:	08004505 	.word	0x08004505
 80044e0:	0800450d 	.word	0x0800450d
 80044e4:	2300      	movs	r3, #0
 80044e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044ea:	e086      	b.n	80045fa <UART_SetConfig+0x5a6>
 80044ec:	2304      	movs	r3, #4
 80044ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044f2:	e082      	b.n	80045fa <UART_SetConfig+0x5a6>
 80044f4:	2308      	movs	r3, #8
 80044f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044fa:	e07e      	b.n	80045fa <UART_SetConfig+0x5a6>
 80044fc:	2310      	movs	r3, #16
 80044fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004502:	e07a      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004504:	2320      	movs	r3, #32
 8004506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800450a:	e076      	b.n	80045fa <UART_SetConfig+0x5a6>
 800450c:	2340      	movs	r3, #64	@ 0x40
 800450e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004512:	e072      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004514:	2380      	movs	r3, #128	@ 0x80
 8004516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800451a:	e06e      	b.n	80045fa <UART_SetConfig+0x5a6>
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a75      	ldr	r2, [pc, #468]	@ (80046f8 <UART_SetConfig+0x6a4>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d130      	bne.n	8004588 <UART_SetConfig+0x534>
 8004526:	4b72      	ldr	r3, [pc, #456]	@ (80046f0 <UART_SetConfig+0x69c>)
 8004528:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800452a:	f003 0307 	and.w	r3, r3, #7
 800452e:	2b05      	cmp	r3, #5
 8004530:	d826      	bhi.n	8004580 <UART_SetConfig+0x52c>
 8004532:	a201      	add	r2, pc, #4	@ (adr r2, 8004538 <UART_SetConfig+0x4e4>)
 8004534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004538:	08004551 	.word	0x08004551
 800453c:	08004559 	.word	0x08004559
 8004540:	08004561 	.word	0x08004561
 8004544:	08004569 	.word	0x08004569
 8004548:	08004571 	.word	0x08004571
 800454c:	08004579 	.word	0x08004579
 8004550:	2300      	movs	r3, #0
 8004552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004556:	e050      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004558:	2304      	movs	r3, #4
 800455a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800455e:	e04c      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004560:	2308      	movs	r3, #8
 8004562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004566:	e048      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004568:	2310      	movs	r3, #16
 800456a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800456e:	e044      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004570:	2320      	movs	r3, #32
 8004572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004576:	e040      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004578:	2340      	movs	r3, #64	@ 0x40
 800457a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800457e:	e03c      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004580:	2380      	movs	r3, #128	@ 0x80
 8004582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004586:	e038      	b.n	80045fa <UART_SetConfig+0x5a6>
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a5b      	ldr	r2, [pc, #364]	@ (80046fc <UART_SetConfig+0x6a8>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d130      	bne.n	80045f4 <UART_SetConfig+0x5a0>
 8004592:	4b57      	ldr	r3, [pc, #348]	@ (80046f0 <UART_SetConfig+0x69c>)
 8004594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004596:	f003 0307 	and.w	r3, r3, #7
 800459a:	2b05      	cmp	r3, #5
 800459c:	d826      	bhi.n	80045ec <UART_SetConfig+0x598>
 800459e:	a201      	add	r2, pc, #4	@ (adr r2, 80045a4 <UART_SetConfig+0x550>)
 80045a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a4:	080045bd 	.word	0x080045bd
 80045a8:	080045c5 	.word	0x080045c5
 80045ac:	080045cd 	.word	0x080045cd
 80045b0:	080045d5 	.word	0x080045d5
 80045b4:	080045dd 	.word	0x080045dd
 80045b8:	080045e5 	.word	0x080045e5
 80045bc:	2302      	movs	r3, #2
 80045be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045c2:	e01a      	b.n	80045fa <UART_SetConfig+0x5a6>
 80045c4:	2304      	movs	r3, #4
 80045c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045ca:	e016      	b.n	80045fa <UART_SetConfig+0x5a6>
 80045cc:	2308      	movs	r3, #8
 80045ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045d2:	e012      	b.n	80045fa <UART_SetConfig+0x5a6>
 80045d4:	2310      	movs	r3, #16
 80045d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045da:	e00e      	b.n	80045fa <UART_SetConfig+0x5a6>
 80045dc:	2320      	movs	r3, #32
 80045de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045e2:	e00a      	b.n	80045fa <UART_SetConfig+0x5a6>
 80045e4:	2340      	movs	r3, #64	@ 0x40
 80045e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045ea:	e006      	b.n	80045fa <UART_SetConfig+0x5a6>
 80045ec:	2380      	movs	r3, #128	@ 0x80
 80045ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045f2:	e002      	b.n	80045fa <UART_SetConfig+0x5a6>
 80045f4:	2380      	movs	r3, #128	@ 0x80
 80045f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a3f      	ldr	r2, [pc, #252]	@ (80046fc <UART_SetConfig+0x6a8>)
 8004600:	4293      	cmp	r3, r2
 8004602:	f040 80f8 	bne.w	80047f6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004606:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800460a:	2b20      	cmp	r3, #32
 800460c:	dc46      	bgt.n	800469c <UART_SetConfig+0x648>
 800460e:	2b02      	cmp	r3, #2
 8004610:	f2c0 8082 	blt.w	8004718 <UART_SetConfig+0x6c4>
 8004614:	3b02      	subs	r3, #2
 8004616:	2b1e      	cmp	r3, #30
 8004618:	d87e      	bhi.n	8004718 <UART_SetConfig+0x6c4>
 800461a:	a201      	add	r2, pc, #4	@ (adr r2, 8004620 <UART_SetConfig+0x5cc>)
 800461c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004620:	080046a3 	.word	0x080046a3
 8004624:	08004719 	.word	0x08004719
 8004628:	080046ab 	.word	0x080046ab
 800462c:	08004719 	.word	0x08004719
 8004630:	08004719 	.word	0x08004719
 8004634:	08004719 	.word	0x08004719
 8004638:	080046bb 	.word	0x080046bb
 800463c:	08004719 	.word	0x08004719
 8004640:	08004719 	.word	0x08004719
 8004644:	08004719 	.word	0x08004719
 8004648:	08004719 	.word	0x08004719
 800464c:	08004719 	.word	0x08004719
 8004650:	08004719 	.word	0x08004719
 8004654:	08004719 	.word	0x08004719
 8004658:	080046cb 	.word	0x080046cb
 800465c:	08004719 	.word	0x08004719
 8004660:	08004719 	.word	0x08004719
 8004664:	08004719 	.word	0x08004719
 8004668:	08004719 	.word	0x08004719
 800466c:	08004719 	.word	0x08004719
 8004670:	08004719 	.word	0x08004719
 8004674:	08004719 	.word	0x08004719
 8004678:	08004719 	.word	0x08004719
 800467c:	08004719 	.word	0x08004719
 8004680:	08004719 	.word	0x08004719
 8004684:	08004719 	.word	0x08004719
 8004688:	08004719 	.word	0x08004719
 800468c:	08004719 	.word	0x08004719
 8004690:	08004719 	.word	0x08004719
 8004694:	08004719 	.word	0x08004719
 8004698:	0800470b 	.word	0x0800470b
 800469c:	2b40      	cmp	r3, #64	@ 0x40
 800469e:	d037      	beq.n	8004710 <UART_SetConfig+0x6bc>
 80046a0:	e03a      	b.n	8004718 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80046a2:	f7fe ffd7 	bl	8003654 <HAL_RCCEx_GetD3PCLK1Freq>
 80046a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80046a8:	e03c      	b.n	8004724 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80046aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046ae:	4618      	mov	r0, r3
 80046b0:	f7fe ffe6 	bl	8003680 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80046b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80046b8:	e034      	b.n	8004724 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80046ba:	f107 0318 	add.w	r3, r7, #24
 80046be:	4618      	mov	r0, r3
 80046c0:	f7ff f932 	bl	8003928 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80046c8:	e02c      	b.n	8004724 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80046ca:	4b09      	ldr	r3, [pc, #36]	@ (80046f0 <UART_SetConfig+0x69c>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0320 	and.w	r3, r3, #32
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d016      	beq.n	8004704 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80046d6:	4b06      	ldr	r3, [pc, #24]	@ (80046f0 <UART_SetConfig+0x69c>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	08db      	lsrs	r3, r3, #3
 80046dc:	f003 0303 	and.w	r3, r3, #3
 80046e0:	4a07      	ldr	r2, [pc, #28]	@ (8004700 <UART_SetConfig+0x6ac>)
 80046e2:	fa22 f303 	lsr.w	r3, r2, r3
 80046e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80046e8:	e01c      	b.n	8004724 <UART_SetConfig+0x6d0>
 80046ea:	bf00      	nop
 80046ec:	40011400 	.word	0x40011400
 80046f0:	58024400 	.word	0x58024400
 80046f4:	40007800 	.word	0x40007800
 80046f8:	40007c00 	.word	0x40007c00
 80046fc:	58000c00 	.word	0x58000c00
 8004700:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8004704:	4b9d      	ldr	r3, [pc, #628]	@ (800497c <UART_SetConfig+0x928>)
 8004706:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004708:	e00c      	b.n	8004724 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800470a:	4b9d      	ldr	r3, [pc, #628]	@ (8004980 <UART_SetConfig+0x92c>)
 800470c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800470e:	e009      	b.n	8004724 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004710:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004714:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004716:	e005      	b.n	8004724 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8004718:	2300      	movs	r3, #0
 800471a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004722:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004724:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004726:	2b00      	cmp	r3, #0
 8004728:	f000 81de 	beq.w	8004ae8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004730:	4a94      	ldr	r2, [pc, #592]	@ (8004984 <UART_SetConfig+0x930>)
 8004732:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004736:	461a      	mov	r2, r3
 8004738:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800473a:	fbb3 f3f2 	udiv	r3, r3, r2
 800473e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	4613      	mov	r3, r2
 8004746:	005b      	lsls	r3, r3, #1
 8004748:	4413      	add	r3, r2
 800474a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800474c:	429a      	cmp	r2, r3
 800474e:	d305      	bcc.n	800475c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004756:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004758:	429a      	cmp	r2, r3
 800475a:	d903      	bls.n	8004764 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004762:	e1c1      	b.n	8004ae8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004764:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004766:	2200      	movs	r2, #0
 8004768:	60bb      	str	r3, [r7, #8]
 800476a:	60fa      	str	r2, [r7, #12]
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004770:	4a84      	ldr	r2, [pc, #528]	@ (8004984 <UART_SetConfig+0x930>)
 8004772:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004776:	b29b      	uxth	r3, r3
 8004778:	2200      	movs	r2, #0
 800477a:	603b      	str	r3, [r7, #0]
 800477c:	607a      	str	r2, [r7, #4]
 800477e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004782:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004786:	f7fb fda7 	bl	80002d8 <__aeabi_uldivmod>
 800478a:	4602      	mov	r2, r0
 800478c:	460b      	mov	r3, r1
 800478e:	4610      	mov	r0, r2
 8004790:	4619      	mov	r1, r3
 8004792:	f04f 0200 	mov.w	r2, #0
 8004796:	f04f 0300 	mov.w	r3, #0
 800479a:	020b      	lsls	r3, r1, #8
 800479c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80047a0:	0202      	lsls	r2, r0, #8
 80047a2:	6979      	ldr	r1, [r7, #20]
 80047a4:	6849      	ldr	r1, [r1, #4]
 80047a6:	0849      	lsrs	r1, r1, #1
 80047a8:	2000      	movs	r0, #0
 80047aa:	460c      	mov	r4, r1
 80047ac:	4605      	mov	r5, r0
 80047ae:	eb12 0804 	adds.w	r8, r2, r4
 80047b2:	eb43 0905 	adc.w	r9, r3, r5
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	469a      	mov	sl, r3
 80047be:	4693      	mov	fp, r2
 80047c0:	4652      	mov	r2, sl
 80047c2:	465b      	mov	r3, fp
 80047c4:	4640      	mov	r0, r8
 80047c6:	4649      	mov	r1, r9
 80047c8:	f7fb fd86 	bl	80002d8 <__aeabi_uldivmod>
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	4613      	mov	r3, r2
 80047d2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80047d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047da:	d308      	bcc.n	80047ee <UART_SetConfig+0x79a>
 80047dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047e2:	d204      	bcs.n	80047ee <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80047ea:	60da      	str	r2, [r3, #12]
 80047ec:	e17c      	b.n	8004ae8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80047f4:	e178      	b.n	8004ae8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	69db      	ldr	r3, [r3, #28]
 80047fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047fe:	f040 80c5 	bne.w	800498c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8004802:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004806:	2b20      	cmp	r3, #32
 8004808:	dc48      	bgt.n	800489c <UART_SetConfig+0x848>
 800480a:	2b00      	cmp	r3, #0
 800480c:	db7b      	blt.n	8004906 <UART_SetConfig+0x8b2>
 800480e:	2b20      	cmp	r3, #32
 8004810:	d879      	bhi.n	8004906 <UART_SetConfig+0x8b2>
 8004812:	a201      	add	r2, pc, #4	@ (adr r2, 8004818 <UART_SetConfig+0x7c4>)
 8004814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004818:	080048a3 	.word	0x080048a3
 800481c:	080048ab 	.word	0x080048ab
 8004820:	08004907 	.word	0x08004907
 8004824:	08004907 	.word	0x08004907
 8004828:	080048b3 	.word	0x080048b3
 800482c:	08004907 	.word	0x08004907
 8004830:	08004907 	.word	0x08004907
 8004834:	08004907 	.word	0x08004907
 8004838:	080048c3 	.word	0x080048c3
 800483c:	08004907 	.word	0x08004907
 8004840:	08004907 	.word	0x08004907
 8004844:	08004907 	.word	0x08004907
 8004848:	08004907 	.word	0x08004907
 800484c:	08004907 	.word	0x08004907
 8004850:	08004907 	.word	0x08004907
 8004854:	08004907 	.word	0x08004907
 8004858:	080048d3 	.word	0x080048d3
 800485c:	08004907 	.word	0x08004907
 8004860:	08004907 	.word	0x08004907
 8004864:	08004907 	.word	0x08004907
 8004868:	08004907 	.word	0x08004907
 800486c:	08004907 	.word	0x08004907
 8004870:	08004907 	.word	0x08004907
 8004874:	08004907 	.word	0x08004907
 8004878:	08004907 	.word	0x08004907
 800487c:	08004907 	.word	0x08004907
 8004880:	08004907 	.word	0x08004907
 8004884:	08004907 	.word	0x08004907
 8004888:	08004907 	.word	0x08004907
 800488c:	08004907 	.word	0x08004907
 8004890:	08004907 	.word	0x08004907
 8004894:	08004907 	.word	0x08004907
 8004898:	080048f9 	.word	0x080048f9
 800489c:	2b40      	cmp	r3, #64	@ 0x40
 800489e:	d02e      	beq.n	80048fe <UART_SetConfig+0x8aa>
 80048a0:	e031      	b.n	8004906 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048a2:	f7fd fca1 	bl	80021e8 <HAL_RCC_GetPCLK1Freq>
 80048a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80048a8:	e033      	b.n	8004912 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048aa:	f7fd fcb3 	bl	8002214 <HAL_RCC_GetPCLK2Freq>
 80048ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80048b0:	e02f      	b.n	8004912 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80048b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7fe fee2 	bl	8003680 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80048bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80048c0:	e027      	b.n	8004912 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80048c2:	f107 0318 	add.w	r3, r7, #24
 80048c6:	4618      	mov	r0, r3
 80048c8:	f7ff f82e 	bl	8003928 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80048d0:	e01f      	b.n	8004912 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80048d2:	4b2d      	ldr	r3, [pc, #180]	@ (8004988 <UART_SetConfig+0x934>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0320 	and.w	r3, r3, #32
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d009      	beq.n	80048f2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80048de:	4b2a      	ldr	r3, [pc, #168]	@ (8004988 <UART_SetConfig+0x934>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	08db      	lsrs	r3, r3, #3
 80048e4:	f003 0303 	and.w	r3, r3, #3
 80048e8:	4a24      	ldr	r2, [pc, #144]	@ (800497c <UART_SetConfig+0x928>)
 80048ea:	fa22 f303 	lsr.w	r3, r2, r3
 80048ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80048f0:	e00f      	b.n	8004912 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80048f2:	4b22      	ldr	r3, [pc, #136]	@ (800497c <UART_SetConfig+0x928>)
 80048f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80048f6:	e00c      	b.n	8004912 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80048f8:	4b21      	ldr	r3, [pc, #132]	@ (8004980 <UART_SetConfig+0x92c>)
 80048fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80048fc:	e009      	b.n	8004912 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004902:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004904:	e005      	b.n	8004912 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8004906:	2300      	movs	r3, #0
 8004908:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004910:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 80e7 	beq.w	8004ae8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800491e:	4a19      	ldr	r2, [pc, #100]	@ (8004984 <UART_SetConfig+0x930>)
 8004920:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004924:	461a      	mov	r2, r3
 8004926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004928:	fbb3 f3f2 	udiv	r3, r3, r2
 800492c:	005a      	lsls	r2, r3, #1
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	085b      	lsrs	r3, r3, #1
 8004934:	441a      	add	r2, r3
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	fbb2 f3f3 	udiv	r3, r2, r3
 800493e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004942:	2b0f      	cmp	r3, #15
 8004944:	d916      	bls.n	8004974 <UART_SetConfig+0x920>
 8004946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004948:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800494c:	d212      	bcs.n	8004974 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800494e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004950:	b29b      	uxth	r3, r3
 8004952:	f023 030f 	bic.w	r3, r3, #15
 8004956:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800495a:	085b      	lsrs	r3, r3, #1
 800495c:	b29b      	uxth	r3, r3
 800495e:	f003 0307 	and.w	r3, r3, #7
 8004962:	b29a      	uxth	r2, r3
 8004964:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004966:	4313      	orrs	r3, r2
 8004968:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004970:	60da      	str	r2, [r3, #12]
 8004972:	e0b9      	b.n	8004ae8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800497a:	e0b5      	b.n	8004ae8 <UART_SetConfig+0xa94>
 800497c:	03d09000 	.word	0x03d09000
 8004980:	003d0900 	.word	0x003d0900
 8004984:	080051f4 	.word	0x080051f4
 8004988:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800498c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004990:	2b20      	cmp	r3, #32
 8004992:	dc49      	bgt.n	8004a28 <UART_SetConfig+0x9d4>
 8004994:	2b00      	cmp	r3, #0
 8004996:	db7c      	blt.n	8004a92 <UART_SetConfig+0xa3e>
 8004998:	2b20      	cmp	r3, #32
 800499a:	d87a      	bhi.n	8004a92 <UART_SetConfig+0xa3e>
 800499c:	a201      	add	r2, pc, #4	@ (adr r2, 80049a4 <UART_SetConfig+0x950>)
 800499e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049a2:	bf00      	nop
 80049a4:	08004a2f 	.word	0x08004a2f
 80049a8:	08004a37 	.word	0x08004a37
 80049ac:	08004a93 	.word	0x08004a93
 80049b0:	08004a93 	.word	0x08004a93
 80049b4:	08004a3f 	.word	0x08004a3f
 80049b8:	08004a93 	.word	0x08004a93
 80049bc:	08004a93 	.word	0x08004a93
 80049c0:	08004a93 	.word	0x08004a93
 80049c4:	08004a4f 	.word	0x08004a4f
 80049c8:	08004a93 	.word	0x08004a93
 80049cc:	08004a93 	.word	0x08004a93
 80049d0:	08004a93 	.word	0x08004a93
 80049d4:	08004a93 	.word	0x08004a93
 80049d8:	08004a93 	.word	0x08004a93
 80049dc:	08004a93 	.word	0x08004a93
 80049e0:	08004a93 	.word	0x08004a93
 80049e4:	08004a5f 	.word	0x08004a5f
 80049e8:	08004a93 	.word	0x08004a93
 80049ec:	08004a93 	.word	0x08004a93
 80049f0:	08004a93 	.word	0x08004a93
 80049f4:	08004a93 	.word	0x08004a93
 80049f8:	08004a93 	.word	0x08004a93
 80049fc:	08004a93 	.word	0x08004a93
 8004a00:	08004a93 	.word	0x08004a93
 8004a04:	08004a93 	.word	0x08004a93
 8004a08:	08004a93 	.word	0x08004a93
 8004a0c:	08004a93 	.word	0x08004a93
 8004a10:	08004a93 	.word	0x08004a93
 8004a14:	08004a93 	.word	0x08004a93
 8004a18:	08004a93 	.word	0x08004a93
 8004a1c:	08004a93 	.word	0x08004a93
 8004a20:	08004a93 	.word	0x08004a93
 8004a24:	08004a85 	.word	0x08004a85
 8004a28:	2b40      	cmp	r3, #64	@ 0x40
 8004a2a:	d02e      	beq.n	8004a8a <UART_SetConfig+0xa36>
 8004a2c:	e031      	b.n	8004a92 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a2e:	f7fd fbdb 	bl	80021e8 <HAL_RCC_GetPCLK1Freq>
 8004a32:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004a34:	e033      	b.n	8004a9e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a36:	f7fd fbed 	bl	8002214 <HAL_RCC_GetPCLK2Freq>
 8004a3a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004a3c:	e02f      	b.n	8004a9e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a42:	4618      	mov	r0, r3
 8004a44:	f7fe fe1c 	bl	8003680 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a4c:	e027      	b.n	8004a9e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004a4e:	f107 0318 	add.w	r3, r7, #24
 8004a52:	4618      	mov	r0, r3
 8004a54:	f7fe ff68 	bl	8003928 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004a58:	69fb      	ldr	r3, [r7, #28]
 8004a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a5c:	e01f      	b.n	8004a9e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a5e:	4b2d      	ldr	r3, [pc, #180]	@ (8004b14 <UART_SetConfig+0xac0>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0320 	and.w	r3, r3, #32
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d009      	beq.n	8004a7e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004a6a:	4b2a      	ldr	r3, [pc, #168]	@ (8004b14 <UART_SetConfig+0xac0>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	08db      	lsrs	r3, r3, #3
 8004a70:	f003 0303 	and.w	r3, r3, #3
 8004a74:	4a28      	ldr	r2, [pc, #160]	@ (8004b18 <UART_SetConfig+0xac4>)
 8004a76:	fa22 f303 	lsr.w	r3, r2, r3
 8004a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004a7c:	e00f      	b.n	8004a9e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8004a7e:	4b26      	ldr	r3, [pc, #152]	@ (8004b18 <UART_SetConfig+0xac4>)
 8004a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a82:	e00c      	b.n	8004a9e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004a84:	4b25      	ldr	r3, [pc, #148]	@ (8004b1c <UART_SetConfig+0xac8>)
 8004a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a88:	e009      	b.n	8004a9e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a90:	e005      	b.n	8004a9e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8004a92:	2300      	movs	r3, #0
 8004a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004a9c:	bf00      	nop
    }

    if (pclk != 0U)
 8004a9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d021      	beq.n	8004ae8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8004b20 <UART_SetConfig+0xacc>)
 8004aaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004aae:	461a      	mov	r2, r3
 8004ab0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ab2:	fbb3 f2f2 	udiv	r2, r3, r2
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	085b      	lsrs	r3, r3, #1
 8004abc:	441a      	add	r2, r3
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aca:	2b0f      	cmp	r3, #15
 8004acc:	d909      	bls.n	8004ae2 <UART_SetConfig+0xa8e>
 8004ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ad0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ad4:	d205      	bcs.n	8004ae2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	60da      	str	r2, [r3, #12]
 8004ae0:	e002      	b.n	8004ae8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	2200      	movs	r2, #0
 8004afc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	2200      	movs	r2, #0
 8004b02:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004b04:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3748      	adds	r7, #72	@ 0x48
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b12:	bf00      	nop
 8004b14:	58024400 	.word	0x58024400
 8004b18:	03d09000 	.word	0x03d09000
 8004b1c:	003d0900 	.word	0x003d0900
 8004b20:	080051f4 	.word	0x080051f4

08004b24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b30:	f003 0308 	and.w	r3, r3, #8
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00a      	beq.n	8004b4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	430a      	orrs	r2, r1
 8004b4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b52:	f003 0301 	and.w	r3, r3, #1
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00a      	beq.n	8004b70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	430a      	orrs	r2, r1
 8004b6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b74:	f003 0302 	and.w	r3, r3, #2
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d00a      	beq.n	8004b92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	430a      	orrs	r2, r1
 8004b90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b96:	f003 0304 	and.w	r3, r3, #4
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00a      	beq.n	8004bb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	430a      	orrs	r2, r1
 8004bb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bb8:	f003 0310 	and.w	r3, r3, #16
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d00a      	beq.n	8004bd6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	430a      	orrs	r2, r1
 8004bd4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bda:	f003 0320 	and.w	r3, r3, #32
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00a      	beq.n	8004bf8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	430a      	orrs	r2, r1
 8004bf6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d01a      	beq.n	8004c3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	430a      	orrs	r2, r1
 8004c18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c22:	d10a      	bne.n	8004c3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	430a      	orrs	r2, r1
 8004c38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00a      	beq.n	8004c5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	605a      	str	r2, [r3, #4]
  }
}
 8004c5c:	bf00      	nop
 8004c5e:	370c      	adds	r7, #12
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b098      	sub	sp, #96	@ 0x60
 8004c6c:	af02      	add	r7, sp, #8
 8004c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c78:	f7fb fff2 	bl	8000c60 <HAL_GetTick>
 8004c7c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0308 	and.w	r3, r3, #8
 8004c88:	2b08      	cmp	r3, #8
 8004c8a:	d12f      	bne.n	8004cec <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c8c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c94:	2200      	movs	r2, #0
 8004c96:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	f000 f88e 	bl	8004dbc <UART_WaitOnFlagUntilTimeout>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d022      	beq.n	8004cec <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cae:	e853 3f00 	ldrex	r3, [r3]
 8004cb2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004cb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cba:	653b      	str	r3, [r7, #80]	@ 0x50
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cc4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cc6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ccc:	e841 2300 	strex	r3, r2, [r1]
 8004cd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d1e6      	bne.n	8004ca6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2220      	movs	r2, #32
 8004cdc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e063      	b.n	8004db4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0304 	and.w	r3, r3, #4
 8004cf6:	2b04      	cmp	r3, #4
 8004cf8:	d149      	bne.n	8004d8e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cfa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004cfe:	9300      	str	r3, [sp, #0]
 8004d00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d02:	2200      	movs	r2, #0
 8004d04:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 f857 	bl	8004dbc <UART_WaitOnFlagUntilTimeout>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d03c      	beq.n	8004d8e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d1c:	e853 3f00 	ldrex	r3, [r3]
 8004d20:	623b      	str	r3, [r7, #32]
   return(result);
 8004d22:	6a3b      	ldr	r3, [r7, #32]
 8004d24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	461a      	mov	r2, r3
 8004d30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d32:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d34:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d3a:	e841 2300 	strex	r3, r2, [r1]
 8004d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d1e6      	bne.n	8004d14 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	3308      	adds	r3, #8
 8004d4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	e853 3f00 	ldrex	r3, [r3]
 8004d54:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f023 0301 	bic.w	r3, r3, #1
 8004d5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	3308      	adds	r3, #8
 8004d64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d66:	61fa      	str	r2, [r7, #28]
 8004d68:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d6a:	69b9      	ldr	r1, [r7, #24]
 8004d6c:	69fa      	ldr	r2, [r7, #28]
 8004d6e:	e841 2300 	strex	r3, r2, [r1]
 8004d72:	617b      	str	r3, [r7, #20]
   return(result);
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d1e5      	bne.n	8004d46 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e012      	b.n	8004db4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2220      	movs	r2, #32
 8004d92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2220      	movs	r2, #32
 8004d9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3758      	adds	r7, #88	@ 0x58
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	603b      	str	r3, [r7, #0]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dcc:	e04f      	b.n	8004e6e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004dd4:	d04b      	beq.n	8004e6e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dd6:	f7fb ff43 	bl	8000c60 <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d302      	bcc.n	8004dec <UART_WaitOnFlagUntilTimeout+0x30>
 8004de6:	69bb      	ldr	r3, [r7, #24]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d101      	bne.n	8004df0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e04e      	b.n	8004e8e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0304 	and.w	r3, r3, #4
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d037      	beq.n	8004e6e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	2b80      	cmp	r3, #128	@ 0x80
 8004e02:	d034      	beq.n	8004e6e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	2b40      	cmp	r3, #64	@ 0x40
 8004e08:	d031      	beq.n	8004e6e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	69db      	ldr	r3, [r3, #28]
 8004e10:	f003 0308 	and.w	r3, r3, #8
 8004e14:	2b08      	cmp	r3, #8
 8004e16:	d110      	bne.n	8004e3a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2208      	movs	r2, #8
 8004e1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e20:	68f8      	ldr	r0, [r7, #12]
 8004e22:	f000 f839 	bl	8004e98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2208      	movs	r2, #8
 8004e2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e029      	b.n	8004e8e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	69db      	ldr	r3, [r3, #28]
 8004e40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e48:	d111      	bne.n	8004e6e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004e52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e54:	68f8      	ldr	r0, [r7, #12]
 8004e56:	f000 f81f 	bl	8004e98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e00f      	b.n	8004e8e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	69da      	ldr	r2, [r3, #28]
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	4013      	ands	r3, r2
 8004e78:	68ba      	ldr	r2, [r7, #8]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	bf0c      	ite	eq
 8004e7e:	2301      	moveq	r3, #1
 8004e80:	2300      	movne	r3, #0
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	461a      	mov	r2, r3
 8004e86:	79fb      	ldrb	r3, [r7, #7]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d0a0      	beq.n	8004dce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3710      	adds	r7, #16
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
	...

08004e98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b095      	sub	sp, #84	@ 0x54
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ea8:	e853 3f00 	ldrex	r3, [r3]
 8004eac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004eb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	461a      	mov	r2, r3
 8004ebc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ebe:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ec0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004ec4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ec6:	e841 2300 	strex	r3, r2, [r1]
 8004eca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1e6      	bne.n	8004ea0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	3308      	adds	r3, #8
 8004ed8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eda:	6a3b      	ldr	r3, [r7, #32]
 8004edc:	e853 3f00 	ldrex	r3, [r3]
 8004ee0:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ee2:	69fa      	ldr	r2, [r7, #28]
 8004ee4:	4b1e      	ldr	r3, [pc, #120]	@ (8004f60 <UART_EndRxTransfer+0xc8>)
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	3308      	adds	r3, #8
 8004ef0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ef2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ef8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004efa:	e841 2300 	strex	r3, r2, [r1]
 8004efe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1e5      	bne.n	8004ed2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d118      	bne.n	8004f40 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	e853 3f00 	ldrex	r3, [r3]
 8004f1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	f023 0310 	bic.w	r3, r3, #16
 8004f22:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	461a      	mov	r2, r3
 8004f2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f2c:	61bb      	str	r3, [r7, #24]
 8004f2e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f30:	6979      	ldr	r1, [r7, #20]
 8004f32:	69ba      	ldr	r2, [r7, #24]
 8004f34:	e841 2300 	strex	r3, r2, [r1]
 8004f38:	613b      	str	r3, [r7, #16]
   return(result);
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d1e6      	bne.n	8004f0e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2220      	movs	r2, #32
 8004f44:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004f54:	bf00      	nop
 8004f56:	3754      	adds	r7, #84	@ 0x54
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr
 8004f60:	effffffe 	.word	0xeffffffe

08004f64 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b085      	sub	sp, #20
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d101      	bne.n	8004f7a <HAL_UARTEx_DisableFifoMode+0x16>
 8004f76:	2302      	movs	r3, #2
 8004f78:	e027      	b.n	8004fca <HAL_UARTEx_DisableFifoMode+0x66>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2224      	movs	r2, #36	@ 0x24
 8004f86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f022 0201 	bic.w	r2, r2, #1
 8004fa0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004fa8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2220      	movs	r2, #32
 8004fbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3714      	adds	r7, #20
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr

08004fd6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004fd6:	b580      	push	{r7, lr}
 8004fd8:	b084      	sub	sp, #16
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
 8004fde:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d101      	bne.n	8004fee <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004fea:	2302      	movs	r3, #2
 8004fec:	e02d      	b.n	800504a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2224      	movs	r2, #36	@ 0x24
 8004ffa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f022 0201 	bic.w	r2, r2, #1
 8005014:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	683a      	ldr	r2, [r7, #0]
 8005026:	430a      	orrs	r2, r1
 8005028:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f850 	bl	80050d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2220      	movs	r2, #32
 800503c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005048:	2300      	movs	r3, #0
}
 800504a:	4618      	mov	r0, r3
 800504c:	3710      	adds	r7, #16
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005052:	b580      	push	{r7, lr}
 8005054:	b084      	sub	sp, #16
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
 800505a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005062:	2b01      	cmp	r3, #1
 8005064:	d101      	bne.n	800506a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005066:	2302      	movs	r3, #2
 8005068:	e02d      	b.n	80050c6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2201      	movs	r2, #1
 800506e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2224      	movs	r2, #36	@ 0x24
 8005076:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f022 0201 	bic.w	r2, r2, #1
 8005090:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	683a      	ldr	r2, [r7, #0]
 80050a2:	430a      	orrs	r2, r1
 80050a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 f812 	bl	80050d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68fa      	ldr	r2, [r7, #12]
 80050b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2220      	movs	r2, #32
 80050b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2200      	movs	r2, #0
 80050c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
	...

080050d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b085      	sub	sp, #20
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d108      	bne.n	80050f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80050f0:	e031      	b.n	8005156 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80050f2:	2310      	movs	r3, #16
 80050f4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80050f6:	2310      	movs	r3, #16
 80050f8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	0e5b      	lsrs	r3, r3, #25
 8005102:	b2db      	uxtb	r3, r3
 8005104:	f003 0307 	and.w	r3, r3, #7
 8005108:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	0f5b      	lsrs	r3, r3, #29
 8005112:	b2db      	uxtb	r3, r3
 8005114:	f003 0307 	and.w	r3, r3, #7
 8005118:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800511a:	7bbb      	ldrb	r3, [r7, #14]
 800511c:	7b3a      	ldrb	r2, [r7, #12]
 800511e:	4911      	ldr	r1, [pc, #68]	@ (8005164 <UARTEx_SetNbDataToProcess+0x94>)
 8005120:	5c8a      	ldrb	r2, [r1, r2]
 8005122:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005126:	7b3a      	ldrb	r2, [r7, #12]
 8005128:	490f      	ldr	r1, [pc, #60]	@ (8005168 <UARTEx_SetNbDataToProcess+0x98>)
 800512a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800512c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005130:	b29a      	uxth	r2, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005138:	7bfb      	ldrb	r3, [r7, #15]
 800513a:	7b7a      	ldrb	r2, [r7, #13]
 800513c:	4909      	ldr	r1, [pc, #36]	@ (8005164 <UARTEx_SetNbDataToProcess+0x94>)
 800513e:	5c8a      	ldrb	r2, [r1, r2]
 8005140:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005144:	7b7a      	ldrb	r2, [r7, #13]
 8005146:	4908      	ldr	r1, [pc, #32]	@ (8005168 <UARTEx_SetNbDataToProcess+0x98>)
 8005148:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800514a:	fb93 f3f2 	sdiv	r3, r3, r2
 800514e:	b29a      	uxth	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005156:	bf00      	nop
 8005158:	3714      	adds	r7, #20
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	0800520c 	.word	0x0800520c
 8005168:	08005214 	.word	0x08005214

0800516c <memset>:
 800516c:	4402      	add	r2, r0
 800516e:	4603      	mov	r3, r0
 8005170:	4293      	cmp	r3, r2
 8005172:	d100      	bne.n	8005176 <memset+0xa>
 8005174:	4770      	bx	lr
 8005176:	f803 1b01 	strb.w	r1, [r3], #1
 800517a:	e7f9      	b.n	8005170 <memset+0x4>

0800517c <__libc_init_array>:
 800517c:	b570      	push	{r4, r5, r6, lr}
 800517e:	4d0d      	ldr	r5, [pc, #52]	@ (80051b4 <__libc_init_array+0x38>)
 8005180:	4c0d      	ldr	r4, [pc, #52]	@ (80051b8 <__libc_init_array+0x3c>)
 8005182:	1b64      	subs	r4, r4, r5
 8005184:	10a4      	asrs	r4, r4, #2
 8005186:	2600      	movs	r6, #0
 8005188:	42a6      	cmp	r6, r4
 800518a:	d109      	bne.n	80051a0 <__libc_init_array+0x24>
 800518c:	4d0b      	ldr	r5, [pc, #44]	@ (80051bc <__libc_init_array+0x40>)
 800518e:	4c0c      	ldr	r4, [pc, #48]	@ (80051c0 <__libc_init_array+0x44>)
 8005190:	f000 f818 	bl	80051c4 <_init>
 8005194:	1b64      	subs	r4, r4, r5
 8005196:	10a4      	asrs	r4, r4, #2
 8005198:	2600      	movs	r6, #0
 800519a:	42a6      	cmp	r6, r4
 800519c:	d105      	bne.n	80051aa <__libc_init_array+0x2e>
 800519e:	bd70      	pop	{r4, r5, r6, pc}
 80051a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80051a4:	4798      	blx	r3
 80051a6:	3601      	adds	r6, #1
 80051a8:	e7ee      	b.n	8005188 <__libc_init_array+0xc>
 80051aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80051ae:	4798      	blx	r3
 80051b0:	3601      	adds	r6, #1
 80051b2:	e7f2      	b.n	800519a <__libc_init_array+0x1e>
 80051b4:	08005224 	.word	0x08005224
 80051b8:	08005224 	.word	0x08005224
 80051bc:	08005224 	.word	0x08005224
 80051c0:	08005228 	.word	0x08005228

080051c4 <_init>:
 80051c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051c6:	bf00      	nop
 80051c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051ca:	bc08      	pop	{r3}
 80051cc:	469e      	mov	lr, r3
 80051ce:	4770      	bx	lr

080051d0 <_fini>:
 80051d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051d2:	bf00      	nop
 80051d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051d6:	bc08      	pop	{r3}
 80051d8:	469e      	mov	lr, r3
 80051da:	4770      	bx	lr
