// Seed: 1697404984
module module_0 (
    input  tri0  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  tri1  id_4,
    input  wire  id_5,
    input  tri   id_6,
    input  tri1  id_7
);
  tri0 id_9;
  always force id_1 = {id_2{id_0 & 1'd0}} == id_9;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input wire id_2
    , id_11,
    output tri0 id_3,
    input uwire id_4,
    output wand id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wor id_8,
    input supply0 id_9
);
  wire id_12;
  module_0(
      id_8, id_0, id_8, id_5, id_6, id_7, id_4, id_7
  );
endmodule
