--- ./benchmark/4/test2.cc	2024-01-28 20:01:28
+++ ./benchmark/4/test2_.cc	2024-01-28 20:01:52
@@ -34,7 +34,8 @@ class RiscvOperandGenerator final : public OperandGene
   InstructionOperand UseRegisterOrImmediateZero(Node* node) {
     if ((IsIntegerConstant(node) && (GetIntegerConstantValue(node) == 0)) ||
         (IsFloatConstant(node) &&
-         (bit_cast<int64_t>(GetFloatConstantValue(node)) == 0))) {
+         (base::bit_cast<int64_t>
+(GetFloatConstantValue(node)) == 0))) {
       return UseImmediate(node);
     }
     return UseRegister(node);
