INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/load_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/mem_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/testbenchcustom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbenchcustom
