{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670254893531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670254893531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  5 10:41:33 2022 " "Processing started: Mon Dec  5 10:41:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670254893531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1670254893531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_fsk_sinTri -c dds_fsk --generate_symbol=\"C:/Users/acaci/Fall 2022/SoC/DDS-FPGA-Quartus/DDS_Final/phase_accum.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_fsk_sinTri -c dds_fsk --generate_symbol=\"C:/Users/acaci/Fall 2022/SoC/DDS-FPGA-Quartus/DDS_Final/phase_accum.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1670254893531 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "fout phase_accum.v(8) " "Verilog HDL Port Declaration error at phase_accum.v(8): cannot redeclare port \"fout\" because it is already fully declared" {  } { { "phase_accum.v" "" { Text "C:/Users/acaci/Fall 2022/SoC/DDS-FPGA-Quartus/DDS_Final/phase_accum.v" 8 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Design Software" 0 -1 1670254893834 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "phase_accum phase_accum.v(1) " "Ignored design unit \"phase_accum\" at phase_accum.v(1) due to previous errors" {  } { { "phase_accum.v" "" { Text "C:/Users/acaci/Fall 2022/SoC/DDS-FPGA-Quartus/DDS_Final/phase_accum.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1670254893834 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 2 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670254893835 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  5 10:41:33 2022 " "Processing ended: Mon Dec  5 10:41:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670254893835 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670254893835 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670254893835 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1670254893835 ""}
