<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Mcan Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_mcan-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Mcan Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___m_c_a_n.xhtml">Controller Area Network</a> &#124; <a class="el" href="group___s_a_m_v71___m_c_a_n.xhtml">Controller Area Network</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> hardware registers.  
 <a href="struct_mcan.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__mcan_8h_source.xhtml">component_mcan.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a371c43c99e1e4d39026e7b3a69ac2305"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a371c43c99e1e4d39026e7b3a69ac2305">Reserved1</a> [2]</td></tr>
<tr class="separator:a371c43c99e1e4d39026e7b3a69ac2305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ff94fb4fd91b7416a9aed216f1dac4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a76ff94fb4fd91b7416a9aed216f1dac4">MCAN_CUST</a></td></tr>
<tr class="memdesc:a76ff94fb4fd91b7416a9aed216f1dac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x08) Customer Register  <a href="#a76ff94fb4fd91b7416a9aed216f1dac4">More...</a><br /></td></tr>
<tr class="separator:a76ff94fb4fd91b7416a9aed216f1dac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759d99b9e60a72853e95e2a209802ace"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a759d99b9e60a72853e95e2a209802ace">MCAN_FBTP</a></td></tr>
<tr class="memdesc:a759d99b9e60a72853e95e2a209802ace"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x0C) Fast Bit Timing and Prescaler Register  <a href="#a759d99b9e60a72853e95e2a209802ace">More...</a><br /></td></tr>
<tr class="separator:a759d99b9e60a72853e95e2a209802ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab983f9187cdebf4848a0c158ae0db3de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#ab983f9187cdebf4848a0c158ae0db3de">MCAN_TEST</a></td></tr>
<tr class="memdesc:ab983f9187cdebf4848a0c158ae0db3de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x10) Test Register  <a href="#ab983f9187cdebf4848a0c158ae0db3de">More...</a><br /></td></tr>
<tr class="separator:ab983f9187cdebf4848a0c158ae0db3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755d77fa581e283242ed6fac9506d7ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a755d77fa581e283242ed6fac9506d7ae">MCAN_RWD</a></td></tr>
<tr class="memdesc:a755d77fa581e283242ed6fac9506d7ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x14) RAM Watchdog Register  <a href="#a755d77fa581e283242ed6fac9506d7ae">More...</a><br /></td></tr>
<tr class="separator:a755d77fa581e283242ed6fac9506d7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56caf1c99c0eb50695882995a41915e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#ac56caf1c99c0eb50695882995a41915e">MCAN_CCCR</a></td></tr>
<tr class="memdesc:ac56caf1c99c0eb50695882995a41915e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x18) CC Control Register  <a href="#ac56caf1c99c0eb50695882995a41915e">More...</a><br /></td></tr>
<tr class="separator:ac56caf1c99c0eb50695882995a41915e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c7ac7b950c929e7888262a646ed214"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#aa8c7ac7b950c929e7888262a646ed214">MCAN_BTP</a></td></tr>
<tr class="memdesc:aa8c7ac7b950c929e7888262a646ed214"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x1C) Bit Timing and Prescaler Register  <a href="#aa8c7ac7b950c929e7888262a646ed214">More...</a><br /></td></tr>
<tr class="separator:aa8c7ac7b950c929e7888262a646ed214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79679f70d569f298b95a27617abb506"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#af79679f70d569f298b95a27617abb506">MCAN_TSCC</a></td></tr>
<tr class="memdesc:af79679f70d569f298b95a27617abb506"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x20) Timestamp Counter Configuration Register  <a href="#af79679f70d569f298b95a27617abb506">More...</a><br /></td></tr>
<tr class="separator:af79679f70d569f298b95a27617abb506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56b44889dc925861bbb3d30ab073db0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#aa56b44889dc925861bbb3d30ab073db0">MCAN_TSCV</a></td></tr>
<tr class="memdesc:aa56b44889dc925861bbb3d30ab073db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x24) Timestamp Counter Value Register  <a href="#aa56b44889dc925861bbb3d30ab073db0">More...</a><br /></td></tr>
<tr class="separator:aa56b44889dc925861bbb3d30ab073db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5caaa33e4f25d39af7ab47b101d4f45c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a5caaa33e4f25d39af7ab47b101d4f45c">MCAN_TOCC</a></td></tr>
<tr class="memdesc:a5caaa33e4f25d39af7ab47b101d4f45c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x28) Timeout Counter Configuration Register  <a href="#a5caaa33e4f25d39af7ab47b101d4f45c">More...</a><br /></td></tr>
<tr class="separator:a5caaa33e4f25d39af7ab47b101d4f45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055c0102684acd7cd356fcc285bc000b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a055c0102684acd7cd356fcc285bc000b">MCAN_TOCV</a></td></tr>
<tr class="memdesc:a055c0102684acd7cd356fcc285bc000b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x2C) Timeout Counter Value Register  <a href="#a055c0102684acd7cd356fcc285bc000b">More...</a><br /></td></tr>
<tr class="separator:a055c0102684acd7cd356fcc285bc000b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a435c3bc0e244688aec8ea41c882e37c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a435c3bc0e244688aec8ea41c882e37c3">Reserved2</a> [4]</td></tr>
<tr class="separator:a435c3bc0e244688aec8ea41c882e37c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4412882e3359de427209547daa698bce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a4412882e3359de427209547daa698bce">MCAN_ECR</a></td></tr>
<tr class="memdesc:a4412882e3359de427209547daa698bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x40) Error Counter Register  <a href="#a4412882e3359de427209547daa698bce">More...</a><br /></td></tr>
<tr class="separator:a4412882e3359de427209547daa698bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c9a6a2337f1dee91970172832074af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#ab2c9a6a2337f1dee91970172832074af">MCAN_PSR</a></td></tr>
<tr class="memdesc:ab2c9a6a2337f1dee91970172832074af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x44) Protocol Status Register  <a href="#ab2c9a6a2337f1dee91970172832074af">More...</a><br /></td></tr>
<tr class="separator:ab2c9a6a2337f1dee91970172832074af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a3598ada1bd4068d032b68b33ecefc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#af7a3598ada1bd4068d032b68b33ecefc">Reserved3</a> [2]</td></tr>
<tr class="separator:af7a3598ada1bd4068d032b68b33ecefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de6ff1b23c4701e40d014842314c0c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a9de6ff1b23c4701e40d014842314c0c5">MCAN_IR</a></td></tr>
<tr class="memdesc:a9de6ff1b23c4701e40d014842314c0c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x50) Interrupt Register  <a href="#a9de6ff1b23c4701e40d014842314c0c5">More...</a><br /></td></tr>
<tr class="separator:a9de6ff1b23c4701e40d014842314c0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a9c472a93e5cd5c9f237d9a94ef7f2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a0a9c472a93e5cd5c9f237d9a94ef7f2e">MCAN_IE</a></td></tr>
<tr class="memdesc:a0a9c472a93e5cd5c9f237d9a94ef7f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x54) Interrupt Enable Register  <a href="#a0a9c472a93e5cd5c9f237d9a94ef7f2e">More...</a><br /></td></tr>
<tr class="separator:a0a9c472a93e5cd5c9f237d9a94ef7f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2308731a54a1ea8e24de22d5e5f0d728"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a2308731a54a1ea8e24de22d5e5f0d728">MCAN_ILS</a></td></tr>
<tr class="memdesc:a2308731a54a1ea8e24de22d5e5f0d728"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x58) Interrupt Line Select Register  <a href="#a2308731a54a1ea8e24de22d5e5f0d728">More...</a><br /></td></tr>
<tr class="separator:a2308731a54a1ea8e24de22d5e5f0d728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6335480bc089452f05f3d6fe66b80e0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a6335480bc089452f05f3d6fe66b80e0a">MCAN_ILE</a></td></tr>
<tr class="memdesc:a6335480bc089452f05f3d6fe66b80e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x5C) Interrupt Line Enable Register  <a href="#a6335480bc089452f05f3d6fe66b80e0a">More...</a><br /></td></tr>
<tr class="separator:a6335480bc089452f05f3d6fe66b80e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a01f71cb9e82fa38d288f16a1d0ef11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a0a01f71cb9e82fa38d288f16a1d0ef11">Reserved4</a> [8]</td></tr>
<tr class="separator:a0a01f71cb9e82fa38d288f16a1d0ef11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad79e393b3efaf72d50e36ab74f23e48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#aad79e393b3efaf72d50e36ab74f23e48">MCAN_GFC</a></td></tr>
<tr class="memdesc:aad79e393b3efaf72d50e36ab74f23e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x80) Global Filter Configuration Register  <a href="#aad79e393b3efaf72d50e36ab74f23e48">More...</a><br /></td></tr>
<tr class="separator:aad79e393b3efaf72d50e36ab74f23e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e36aedb4c5461ca369c4fdd1033109"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a32e36aedb4c5461ca369c4fdd1033109">MCAN_SIDFC</a></td></tr>
<tr class="memdesc:a32e36aedb4c5461ca369c4fdd1033109"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x84) Standard ID Filter Configuration Register  <a href="#a32e36aedb4c5461ca369c4fdd1033109">More...</a><br /></td></tr>
<tr class="separator:a32e36aedb4c5461ca369c4fdd1033109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b66335790ea786a68039e1a503b1c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#ac2b66335790ea786a68039e1a503b1c9">MCAN_XIDFC</a></td></tr>
<tr class="memdesc:ac2b66335790ea786a68039e1a503b1c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x88) Extended ID Filter Configuration Register  <a href="#ac2b66335790ea786a68039e1a503b1c9">More...</a><br /></td></tr>
<tr class="separator:ac2b66335790ea786a68039e1a503b1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb277b19cee6585ad666459a1377f78b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#afb277b19cee6585ad666459a1377f78b">Reserved5</a> [1]</td></tr>
<tr class="separator:afb277b19cee6585ad666459a1377f78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6915c098e1a79a6fccdb873a1b0b17e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a6915c098e1a79a6fccdb873a1b0b17e5">MCAN_XIDAM</a></td></tr>
<tr class="memdesc:a6915c098e1a79a6fccdb873a1b0b17e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x90) Extended ID AND Mask Register  <a href="#a6915c098e1a79a6fccdb873a1b0b17e5">More...</a><br /></td></tr>
<tr class="separator:a6915c098e1a79a6fccdb873a1b0b17e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebdedb82eeb264100ba403d8a9d775dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#aebdedb82eeb264100ba403d8a9d775dc">MCAN_HPMS</a></td></tr>
<tr class="memdesc:aebdedb82eeb264100ba403d8a9d775dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x94) High Priority Message Status Register  <a href="#aebdedb82eeb264100ba403d8a9d775dc">More...</a><br /></td></tr>
<tr class="separator:aebdedb82eeb264100ba403d8a9d775dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add03a9f5d627e3f201666496c83af93f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#add03a9f5d627e3f201666496c83af93f">MCAN_NDAT1</a></td></tr>
<tr class="memdesc:add03a9f5d627e3f201666496c83af93f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x98) New Data 1 Register  <a href="#add03a9f5d627e3f201666496c83af93f">More...</a><br /></td></tr>
<tr class="separator:add03a9f5d627e3f201666496c83af93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6fa81fd7c8ab89e4e6d9d79ac9be018"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#af6fa81fd7c8ab89e4e6d9d79ac9be018">MCAN_NDAT2</a></td></tr>
<tr class="memdesc:af6fa81fd7c8ab89e4e6d9d79ac9be018"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x9C) New Data 2 Register  <a href="#af6fa81fd7c8ab89e4e6d9d79ac9be018">More...</a><br /></td></tr>
<tr class="separator:af6fa81fd7c8ab89e4e6d9d79ac9be018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a402afbdd7214583df6598cf75939a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a3a402afbdd7214583df6598cf75939a2">MCAN_RXF0C</a></td></tr>
<tr class="memdesc:a3a402afbdd7214583df6598cf75939a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xA0) Receive FIFO 0 Configuration Register  <a href="#a3a402afbdd7214583df6598cf75939a2">More...</a><br /></td></tr>
<tr class="separator:a3a402afbdd7214583df6598cf75939a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf2cc249a2dca37ad5a2f8cccc328b93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#aaf2cc249a2dca37ad5a2f8cccc328b93">MCAN_RXF0S</a></td></tr>
<tr class="memdesc:aaf2cc249a2dca37ad5a2f8cccc328b93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xA4) Receive FIFO 0 Status Register  <a href="#aaf2cc249a2dca37ad5a2f8cccc328b93">More...</a><br /></td></tr>
<tr class="separator:aaf2cc249a2dca37ad5a2f8cccc328b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de8e989455d507b0d394861efa3d120"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a2de8e989455d507b0d394861efa3d120">MCAN_RXF0A</a></td></tr>
<tr class="memdesc:a2de8e989455d507b0d394861efa3d120"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xA8) Receive FIFO 0 Acknowledge Register  <a href="#a2de8e989455d507b0d394861efa3d120">More...</a><br /></td></tr>
<tr class="separator:a2de8e989455d507b0d394861efa3d120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be495ebe147ded61e71ffab067c2f3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a7be495ebe147ded61e71ffab067c2f3c">MCAN_RXBC</a></td></tr>
<tr class="memdesc:a7be495ebe147ded61e71ffab067c2f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xAC) Receive Rx Buffer Configuration Register  <a href="#a7be495ebe147ded61e71ffab067c2f3c">More...</a><br /></td></tr>
<tr class="separator:a7be495ebe147ded61e71ffab067c2f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac435d27ad1032489e93e49cdc657b832"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#ac435d27ad1032489e93e49cdc657b832">MCAN_RXF1C</a></td></tr>
<tr class="memdesc:ac435d27ad1032489e93e49cdc657b832"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xB0) Receive FIFO 1 Configuration Register  <a href="#ac435d27ad1032489e93e49cdc657b832">More...</a><br /></td></tr>
<tr class="separator:ac435d27ad1032489e93e49cdc657b832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f22585b2b0425e7d6fafccd3748ef48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a4f22585b2b0425e7d6fafccd3748ef48">MCAN_RXF1S</a></td></tr>
<tr class="memdesc:a4f22585b2b0425e7d6fafccd3748ef48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xB4) Receive FIFO 1 Status Register  <a href="#a4f22585b2b0425e7d6fafccd3748ef48">More...</a><br /></td></tr>
<tr class="separator:a4f22585b2b0425e7d6fafccd3748ef48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a2dc733921b22e7c1b81ce157c5311"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a26a2dc733921b22e7c1b81ce157c5311">MCAN_RXF1A</a></td></tr>
<tr class="memdesc:a26a2dc733921b22e7c1b81ce157c5311"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xB8) Receive FIFO 1 Acknowledge Register  <a href="#a26a2dc733921b22e7c1b81ce157c5311">More...</a><br /></td></tr>
<tr class="separator:a26a2dc733921b22e7c1b81ce157c5311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a856fa1b75b4fb5464a30195921f790e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a856fa1b75b4fb5464a30195921f790e7">MCAN_RXESC</a></td></tr>
<tr class="memdesc:a856fa1b75b4fb5464a30195921f790e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xBC) Receive Buffer / FIFO Element Size Configuration Register  <a href="#a856fa1b75b4fb5464a30195921f790e7">More...</a><br /></td></tr>
<tr class="separator:a856fa1b75b4fb5464a30195921f790e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de3ad1b62b3c8d56d85d4cce2eb666e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a8de3ad1b62b3c8d56d85d4cce2eb666e">MCAN_TXBC</a></td></tr>
<tr class="memdesc:a8de3ad1b62b3c8d56d85d4cce2eb666e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xC0) Transmit Buffer Configuration Register  <a href="#a8de3ad1b62b3c8d56d85d4cce2eb666e">More...</a><br /></td></tr>
<tr class="separator:a8de3ad1b62b3c8d56d85d4cce2eb666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c2f5a1a4e80c7b6d9cba7b45e9657c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a2c2f5a1a4e80c7b6d9cba7b45e9657c7">MCAN_TXFQS</a></td></tr>
<tr class="memdesc:a2c2f5a1a4e80c7b6d9cba7b45e9657c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xC4) Transmit FIFO/Queue Status Register  <a href="#a2c2f5a1a4e80c7b6d9cba7b45e9657c7">More...</a><br /></td></tr>
<tr class="separator:a2c2f5a1a4e80c7b6d9cba7b45e9657c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab531e5793d5c4f7083f41c8e786d0393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#ab531e5793d5c4f7083f41c8e786d0393">MCAN_TXESC</a></td></tr>
<tr class="memdesc:ab531e5793d5c4f7083f41c8e786d0393"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xC8) Transmit Buffer Element Size Configuration Register  <a href="#ab531e5793d5c4f7083f41c8e786d0393">More...</a><br /></td></tr>
<tr class="separator:ab531e5793d5c4f7083f41c8e786d0393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9bcf293a38d02f600568d01e0beeb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a0d9bcf293a38d02f600568d01e0beeb3">MCAN_TXBRP</a></td></tr>
<tr class="memdesc:a0d9bcf293a38d02f600568d01e0beeb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xCC) Transmit Buffer Request Pending Register  <a href="#a0d9bcf293a38d02f600568d01e0beeb3">More...</a><br /></td></tr>
<tr class="separator:a0d9bcf293a38d02f600568d01e0beeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba0ea320d9236de309d29cad47b8cc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#abba0ea320d9236de309d29cad47b8cc6">MCAN_TXBAR</a></td></tr>
<tr class="memdesc:abba0ea320d9236de309d29cad47b8cc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xD0) Transmit Buffer Add Request Register  <a href="#abba0ea320d9236de309d29cad47b8cc6">More...</a><br /></td></tr>
<tr class="separator:abba0ea320d9236de309d29cad47b8cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06465098978dc990022a332519806a08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a06465098978dc990022a332519806a08">MCAN_TXBCR</a></td></tr>
<tr class="memdesc:a06465098978dc990022a332519806a08"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xD4) Transmit Buffer Cancellation Request Register  <a href="#a06465098978dc990022a332519806a08">More...</a><br /></td></tr>
<tr class="separator:a06465098978dc990022a332519806a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8faa40665fd7fbd2914193cecc88e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a0f8faa40665fd7fbd2914193cecc88e5">MCAN_TXBTO</a></td></tr>
<tr class="memdesc:a0f8faa40665fd7fbd2914193cecc88e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xD8) Transmit Buffer Transmission Occurred Register  <a href="#a0f8faa40665fd7fbd2914193cecc88e5">More...</a><br /></td></tr>
<tr class="separator:a0f8faa40665fd7fbd2914193cecc88e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43b39e2dca752502a6f7bc9eae9190f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#aa43b39e2dca752502a6f7bc9eae9190f">MCAN_TXBCF</a></td></tr>
<tr class="memdesc:aa43b39e2dca752502a6f7bc9eae9190f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xDC) Transmit Buffer Cancellation Finished Register  <a href="#aa43b39e2dca752502a6f7bc9eae9190f">More...</a><br /></td></tr>
<tr class="separator:aa43b39e2dca752502a6f7bc9eae9190f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3641163398b74a22516a3bd19bb085"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a0a3641163398b74a22516a3bd19bb085">MCAN_TXBTIE</a></td></tr>
<tr class="memdesc:a0a3641163398b74a22516a3bd19bb085"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xE0) Transmit Buffer Transmission Interrupt Enable Register  <a href="#a0a3641163398b74a22516a3bd19bb085">More...</a><br /></td></tr>
<tr class="separator:a0a3641163398b74a22516a3bd19bb085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6960c238498346b677232d3a18add1a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a6960c238498346b677232d3a18add1a6">MCAN_TXBCIE</a></td></tr>
<tr class="memdesc:a6960c238498346b677232d3a18add1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xE4) Transmit Buffer Cancellation Finished Interrupt Enable Register  <a href="#a6960c238498346b677232d3a18add1a6">More...</a><br /></td></tr>
<tr class="separator:a6960c238498346b677232d3a18add1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad32c922760409f64a7c50c1bef4a2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a8ad32c922760409f64a7c50c1bef4a2f">Reserved6</a> [2]</td></tr>
<tr class="separator:a8ad32c922760409f64a7c50c1bef4a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f52d48de177c0f3e8c06497e8b3a568"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a0f52d48de177c0f3e8c06497e8b3a568">MCAN_TXEFC</a></td></tr>
<tr class="memdesc:a0f52d48de177c0f3e8c06497e8b3a568"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xF0) Transmit Event FIFO Configuration Register  <a href="#a0f52d48de177c0f3e8c06497e8b3a568">More...</a><br /></td></tr>
<tr class="separator:a0f52d48de177c0f3e8c06497e8b3a568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c880b0d7a88d8d8385597c533ed4650"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a4c880b0d7a88d8d8385597c533ed4650">MCAN_TXEFS</a></td></tr>
<tr class="memdesc:a4c880b0d7a88d8d8385597c533ed4650"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xF4) Transmit Event FIFO Status Register  <a href="#a4c880b0d7a88d8d8385597c533ed4650">More...</a><br /></td></tr>
<tr class="separator:a4c880b0d7a88d8d8385597c533ed4650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbbe6e566676e3205330ef4abddcde45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#acbbe6e566676e3205330ef4abddcde45">MCAN_TXEFA</a></td></tr>
<tr class="memdesc:acbbe6e566676e3205330ef4abddcde45"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xF8) Transmit Event FIFO Acknowledge Register  <a href="#acbbe6e566676e3205330ef4abddcde45">More...</a><br /></td></tr>
<tr class="separator:acbbe6e566676e3205330ef4abddcde45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5a30e49bf24d55ef5506405f0191932"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#ab5a30e49bf24d55ef5506405f0191932">MCAN_CREL</a></td></tr>
<tr class="memdesc:ab5a30e49bf24d55ef5506405f0191932"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x00) Core Release Register  <a href="#ab5a30e49bf24d55ef5506405f0191932">More...</a><br /></td></tr>
<tr class="separator:ab5a30e49bf24d55ef5506405f0191932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d82202181b35991402314659af96cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.xhtml#a31d82202181b35991402314659af96cb">MCAN_ENDN</a></td></tr>
<tr class="memdesc:a31d82202181b35991402314659af96cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x04) Endian Register  <a href="#a31d82202181b35991402314659af96cb">More...</a><br /></td></tr>
<tr class="separator:a31d82202181b35991402314659af96cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="aa8c7ac7b950c929e7888262a646ed214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c7ac7b950c929e7888262a646ed214">&sect;&nbsp;</a></span>MCAN_BTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_BTP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x1C) Bit Timing and Prescaler Register </p>

</div>
</div>
<a id="ac56caf1c99c0eb50695882995a41915e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56caf1c99c0eb50695882995a41915e">&sect;&nbsp;</a></span>MCAN_CCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_CCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x18) CC Control Register </p>

</div>
</div>
<a id="ab5a30e49bf24d55ef5506405f0191932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5a30e49bf24d55ef5506405f0191932">&sect;&nbsp;</a></span>MCAN_CREL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::MCAN_CREL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x00) Core Release Register </p>

</div>
</div>
<a id="a76ff94fb4fd91b7416a9aed216f1dac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ff94fb4fd91b7416a9aed216f1dac4">&sect;&nbsp;</a></span>MCAN_CUST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_CUST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x08) Customer Register </p>

</div>
</div>
<a id="a4412882e3359de427209547daa698bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4412882e3359de427209547daa698bce">&sect;&nbsp;</a></span>MCAN_ECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::MCAN_ECR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x40) Error Counter Register </p>

</div>
</div>
<a id="a31d82202181b35991402314659af96cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31d82202181b35991402314659af96cb">&sect;&nbsp;</a></span>MCAN_ENDN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::MCAN_ENDN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x04) Endian Register </p>

</div>
</div>
<a id="a759d99b9e60a72853e95e2a209802ace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759d99b9e60a72853e95e2a209802ace">&sect;&nbsp;</a></span>MCAN_FBTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_FBTP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x0C) Fast Bit Timing and Prescaler Register </p>

</div>
</div>
<a id="aad79e393b3efaf72d50e36ab74f23e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad79e393b3efaf72d50e36ab74f23e48">&sect;&nbsp;</a></span>MCAN_GFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_GFC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x80) Global Filter Configuration Register </p>

</div>
</div>
<a id="aebdedb82eeb264100ba403d8a9d775dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebdedb82eeb264100ba403d8a9d775dc">&sect;&nbsp;</a></span>MCAN_HPMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::MCAN_HPMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x94) High Priority Message Status Register </p>

</div>
</div>
<a id="a0a9c472a93e5cd5c9f237d9a94ef7f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a9c472a93e5cd5c9f237d9a94ef7f2e">&sect;&nbsp;</a></span>MCAN_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_IE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x54) Interrupt Enable Register </p>

</div>
</div>
<a id="a6335480bc089452f05f3d6fe66b80e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6335480bc089452f05f3d6fe66b80e0a">&sect;&nbsp;</a></span>MCAN_ILE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_ILE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x5C) Interrupt Line Enable Register </p>

</div>
</div>
<a id="a2308731a54a1ea8e24de22d5e5f0d728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2308731a54a1ea8e24de22d5e5f0d728">&sect;&nbsp;</a></span>MCAN_ILS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_ILS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x58) Interrupt Line Select Register </p>

</div>
</div>
<a id="a9de6ff1b23c4701e40d014842314c0c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de6ff1b23c4701e40d014842314c0c5">&sect;&nbsp;</a></span>MCAN_IR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_IR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x50) Interrupt Register </p>

</div>
</div>
<a id="add03a9f5d627e3f201666496c83af93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add03a9f5d627e3f201666496c83af93f">&sect;&nbsp;</a></span>MCAN_NDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_NDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x98) New Data 1 Register </p>

</div>
</div>
<a id="af6fa81fd7c8ab89e4e6d9d79ac9be018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6fa81fd7c8ab89e4e6d9d79ac9be018">&sect;&nbsp;</a></span>MCAN_NDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_NDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x9C) New Data 2 Register </p>

</div>
</div>
<a id="ab2c9a6a2337f1dee91970172832074af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c9a6a2337f1dee91970172832074af">&sect;&nbsp;</a></span>MCAN_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::MCAN_PSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x44) Protocol Status Register </p>

</div>
</div>
<a id="a755d77fa581e283242ed6fac9506d7ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755d77fa581e283242ed6fac9506d7ae">&sect;&nbsp;</a></span>MCAN_RWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_RWD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x14) RAM Watchdog Register </p>

</div>
</div>
<a id="a7be495ebe147ded61e71ffab067c2f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7be495ebe147ded61e71ffab067c2f3c">&sect;&nbsp;</a></span>MCAN_RXBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_RXBC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xAC) Receive Rx Buffer Configuration Register </p>

</div>
</div>
<a id="a856fa1b75b4fb5464a30195921f790e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a856fa1b75b4fb5464a30195921f790e7">&sect;&nbsp;</a></span>MCAN_RXESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_RXESC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xBC) Receive Buffer / FIFO Element Size Configuration Register </p>

</div>
</div>
<a id="a2de8e989455d507b0d394861efa3d120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de8e989455d507b0d394861efa3d120">&sect;&nbsp;</a></span>MCAN_RXF0A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_RXF0A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xA8) Receive FIFO 0 Acknowledge Register </p>

</div>
</div>
<a id="a3a402afbdd7214583df6598cf75939a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a402afbdd7214583df6598cf75939a2">&sect;&nbsp;</a></span>MCAN_RXF0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_RXF0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xA0) Receive FIFO 0 Configuration Register </p>

</div>
</div>
<a id="aaf2cc249a2dca37ad5a2f8cccc328b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf2cc249a2dca37ad5a2f8cccc328b93">&sect;&nbsp;</a></span>MCAN_RXF0S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::MCAN_RXF0S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xA4) Receive FIFO 0 Status Register </p>

</div>
</div>
<a id="a26a2dc733921b22e7c1b81ce157c5311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a2dc733921b22e7c1b81ce157c5311">&sect;&nbsp;</a></span>MCAN_RXF1A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_RXF1A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xB8) Receive FIFO 1 Acknowledge Register </p>

</div>
</div>
<a id="ac435d27ad1032489e93e49cdc657b832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac435d27ad1032489e93e49cdc657b832">&sect;&nbsp;</a></span>MCAN_RXF1C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_RXF1C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xB0) Receive FIFO 1 Configuration Register </p>

</div>
</div>
<a id="a4f22585b2b0425e7d6fafccd3748ef48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f22585b2b0425e7d6fafccd3748ef48">&sect;&nbsp;</a></span>MCAN_RXF1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::MCAN_RXF1S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xB4) Receive FIFO 1 Status Register </p>

</div>
</div>
<a id="a32e36aedb4c5461ca369c4fdd1033109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32e36aedb4c5461ca369c4fdd1033109">&sect;&nbsp;</a></span>MCAN_SIDFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_SIDFC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x84) Standard ID Filter Configuration Register </p>

</div>
</div>
<a id="ab983f9187cdebf4848a0c158ae0db3de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab983f9187cdebf4848a0c158ae0db3de">&sect;&nbsp;</a></span>MCAN_TEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_TEST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x10) Test Register </p>

</div>
</div>
<a id="a5caaa33e4f25d39af7ab47b101d4f45c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5caaa33e4f25d39af7ab47b101d4f45c">&sect;&nbsp;</a></span>MCAN_TOCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_TOCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x28) Timeout Counter Configuration Register </p>

</div>
</div>
<a id="a055c0102684acd7cd356fcc285bc000b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a055c0102684acd7cd356fcc285bc000b">&sect;&nbsp;</a></span>MCAN_TOCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_TOCV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x2C) Timeout Counter Value Register </p>

</div>
</div>
<a id="af79679f70d569f298b95a27617abb506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af79679f70d569f298b95a27617abb506">&sect;&nbsp;</a></span>MCAN_TSCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_TSCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x20) Timestamp Counter Configuration Register </p>

</div>
</div>
<a id="aa56b44889dc925861bbb3d30ab073db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa56b44889dc925861bbb3d30ab073db0">&sect;&nbsp;</a></span>MCAN_TSCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_TSCV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x24) Timestamp Counter Value Register </p>

</div>
</div>
<a id="abba0ea320d9236de309d29cad47b8cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abba0ea320d9236de309d29cad47b8cc6">&sect;&nbsp;</a></span>MCAN_TXBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_TXBAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xD0) Transmit Buffer Add Request Register </p>

</div>
</div>
<a id="a8de3ad1b62b3c8d56d85d4cce2eb666e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8de3ad1b62b3c8d56d85d4cce2eb666e">&sect;&nbsp;</a></span>MCAN_TXBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_TXBC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xC0) Transmit Buffer Configuration Register </p>

</div>
</div>
<a id="aa43b39e2dca752502a6f7bc9eae9190f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa43b39e2dca752502a6f7bc9eae9190f">&sect;&nbsp;</a></span>MCAN_TXBCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::MCAN_TXBCF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xDC) Transmit Buffer Cancellation Finished Register </p>

</div>
</div>
<a id="a6960c238498346b677232d3a18add1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6960c238498346b677232d3a18add1a6">&sect;&nbsp;</a></span>MCAN_TXBCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_TXBCIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xE4) Transmit Buffer Cancellation Finished Interrupt Enable Register </p>

</div>
</div>
<a id="a06465098978dc990022a332519806a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06465098978dc990022a332519806a08">&sect;&nbsp;</a></span>MCAN_TXBCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_TXBCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xD4) Transmit Buffer Cancellation Request Register </p>

</div>
</div>
<a id="a0d9bcf293a38d02f600568d01e0beeb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d9bcf293a38d02f600568d01e0beeb3">&sect;&nbsp;</a></span>MCAN_TXBRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::MCAN_TXBRP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xCC) Transmit Buffer Request Pending Register </p>

</div>
</div>
<a id="a0a3641163398b74a22516a3bd19bb085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a3641163398b74a22516a3bd19bb085">&sect;&nbsp;</a></span>MCAN_TXBTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_TXBTIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xE0) Transmit Buffer Transmission Interrupt Enable Register </p>

</div>
</div>
<a id="a0f8faa40665fd7fbd2914193cecc88e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f8faa40665fd7fbd2914193cecc88e5">&sect;&nbsp;</a></span>MCAN_TXBTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::MCAN_TXBTO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xD8) Transmit Buffer Transmission Occurred Register </p>

</div>
</div>
<a id="acbbe6e566676e3205330ef4abddcde45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbbe6e566676e3205330ef4abddcde45">&sect;&nbsp;</a></span>MCAN_TXEFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_TXEFA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xF8) Transmit Event FIFO Acknowledge Register </p>

</div>
</div>
<a id="a0f52d48de177c0f3e8c06497e8b3a568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f52d48de177c0f3e8c06497e8b3a568">&sect;&nbsp;</a></span>MCAN_TXEFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_TXEFC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xF0) Transmit Event FIFO Configuration Register </p>

</div>
</div>
<a id="a4c880b0d7a88d8d8385597c533ed4650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c880b0d7a88d8d8385597c533ed4650">&sect;&nbsp;</a></span>MCAN_TXEFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::MCAN_TXEFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xF4) Transmit Event FIFO Status Register </p>

</div>
</div>
<a id="ab531e5793d5c4f7083f41c8e786d0393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab531e5793d5c4f7083f41c8e786d0393">&sect;&nbsp;</a></span>MCAN_TXESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_TXESC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xC8) Transmit Buffer Element Size Configuration Register </p>

</div>
</div>
<a id="a2c2f5a1a4e80c7b6d9cba7b45e9657c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c2f5a1a4e80c7b6d9cba7b45e9657c7">&sect;&nbsp;</a></span>MCAN_TXFQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::MCAN_TXFQS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0xC4) Transmit FIFO/Queue Status Register </p>

</div>
</div>
<a id="a6915c098e1a79a6fccdb873a1b0b17e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6915c098e1a79a6fccdb873a1b0b17e5">&sect;&nbsp;</a></span>MCAN_XIDAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_XIDAM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x90) Extended ID AND Mask Register </p>

</div>
</div>
<a id="ac2b66335790ea786a68039e1a503b1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b66335790ea786a68039e1a503b1c9">&sect;&nbsp;</a></span>MCAN_XIDFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Mcan::MCAN_XIDFC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.xhtml" title="Mcan hardware registers. ">Mcan</a> Offset: 0x88) Extended ID Filter Configuration Register </p>

</div>
</div>
<a id="a371c43c99e1e4d39026e7b3a69ac2305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371c43c99e1e4d39026e7b3a69ac2305">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a435c3bc0e244688aec8ea41c882e37c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a435c3bc0e244688aec8ea41c882e37c3">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7a3598ada1bd4068d032b68b33ecefc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a3598ada1bd4068d032b68b33ecefc">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a01f71cb9e82fa38d288f16a1d0ef11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a01f71cb9e82fa38d288f16a1d0ef11">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb277b19cee6585ad666459a1377f78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb277b19cee6585ad666459a1377f78b">&sect;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ad32c922760409f64a7c50c1bef4a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ad32c922760409f64a7c50c1bef4a2f">&sect;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Mcan::Reserved6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__mcan_8h_source.xhtml">component_mcan.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
