arch                      	circuit    	vpr_revision 	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
shorted_flyover_wires.xml 	raygentop.v	7929032-dirty	success   	     	4810               	4428                 	2193                	736                   	23          	23           	184    	239   	305        	1           	7       	46193                	4.74034       	-4076.77            	-4.74034            	74            	44583            	18                                    	39123                      	21                               	5.33234            	-4677.14 	-5.33234 	0       	0       	3.64     	8.42      	33.99                    	4.02                	-1         	-1          	-1         
buffered_flyover_wires.xml	raygentop.v	7929032-dirty	success   	     	4810               	4428                 	2193                	736                   	23          	23           	184    	239   	305        	1           	7       	46193                	4.699         	-3988.24            	-4.699              	74            	42274            	11                                    	39013                      	14                               	7.20802            	-4733.18 	-7.20802 	0       	0       	3.53     	8.29      	24.60                    	3.10                	-1         	-1          	-1         
