# NXOR logic gate

.chipsets:
input in_1
input in_2
output out
xor gate_xor
not gate_not

.links:
in_1:1 gate_xor:1
in_2:1 gate_xor:2
gate_xor:3 gate_not:1
gate_not:2 out:1

.circuit:
in_1    1
in_2    2
out     3