Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls opened at Mon Jan 13 02:26:16 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.114 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(7)
Execute     set_top SABR 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(1)
Execute     set_part xcku5p-ffva676-3-e 
Execute       create_platform xcku5p-ffva676-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffva676-3-e'
Command       create_platform done; 2.816 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.934 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(15)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(14)
Execute     config_export -output=/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 2.972 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth-xo 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.796 seconds; current allocated memory: 619.133 MB.
Execute       set_directive_top SABR -name=SABR 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c as C
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintexuplus_fast -device-resource-info=BRAM_960.000000_DSP_1824.000000_FF_433920.000000_LUT_216960.000000_SLICE_27120.000000_URAM_64.000000 -device-name-info=xcku5p-ffva676-3-e > C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.c.clang.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintexuplus_fast -device-resource-info=BRAM_960.000000_DSP_1824.000000_FF_433920.000000_LUT_216960.000000_SLICE_27120.000000_URAM_64.000000 -device-name-info=xcku5p-ffva676-3-e > C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/clang.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintexuplus_fast -device-resource-info=BRAM_960.000000_DSP_1824.000000_FF_433920.000000_LUT_216960.000000_SLICE_27120.000000_URAM_64.000000 -device-name-info=xcku5p-ffva676-3-e > C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c.clang.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.898 seconds; current allocated memory: 621.965 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.g.bc -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.344 sec.
Execute       run_link_or_opt -opt -out C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=SABR -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=SABR -reflow-float-conversion -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.694 sec.
Execute       run_link_or_opt -out C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.123 sec.
Execute       run_link_or_opt -opt -out C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=SABR 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=SABR -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.13 sec.
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=SABR -mllvm -hls-db-dir -mllvm C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=8 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.96 -x ir C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintexuplus_fast -device-resource-info=BRAM_960.000000_DSP_1824.000000_FF_433920.000000_LUT_216960.000000_SLICE_27120.000000_URAM_64.000000 -device-name-info=xcku5p-ffva676-3-e 2> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 26,918 Compile/Link C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,918 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id WARNING @200-1995@%s%s%s 238,713 Unroll/Inline (step 1) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 238,713 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 95,609 Unroll/Inline (step 2) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 95,609 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 94,534 Unroll/Inline (step 3) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 94,534 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 71,634 Unroll/Inline (step 4) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 71,634 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 93,122 Array/Struct (step 1) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 93,122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 72,827 Array/Struct (step 2) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 72,827 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 72,827 Array/Struct (step 3) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 72,827 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 72,827 Array/Struct (step 4) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 72,827 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 72,828 Array/Struct (step 5) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 72,828 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 68,128 Performance (step 1) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 68,128 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 67,928 Performance (step 2) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 67,928 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 67,928 Performance (step 3) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 67,928 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 67,928 Performance (step 4) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 67,928 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 68,739 HW Transforms (step 1) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 68,739 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 69,340 HW Transforms (step 2) C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 69,340 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.913 sec.
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_28_2' (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:28:22) in function 'SABR': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100). (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:28:22) in function 'SABR' completely with a factor of 100 (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_21_1' (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:21:22) in function 'SABR': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100). (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:21:22) in function 'SABR' completely with a factor of 100 (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.103.113.123.156)' into 'fp_struct<double>::to_double() const (.100.110.120.153)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.100.110.120.153)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-248] Applying array_partition to 'S': Complete partitioning on dimension 1. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
INFO: [HLS 214-248] Applying array_partition to 'V': Complete partitioning on dimension 1. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
INFO: [HLS 214-248] Applying array_partition to 'random_increments': Block partitioning with factor 100 on dimension 1. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_99' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_98' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_97' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_96' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_95' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_94' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_93' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_92' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_91' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_90' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_89' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_88' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_87' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_86' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_85' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_84' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_83' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_82' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_81' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_80' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_79' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_78' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_77' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_76' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_75' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_74' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_73' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_72' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_71' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_70' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_69' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_68' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_67' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_66' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_65' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_64' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_63' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_62' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_61' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_60' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_59' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_58' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_57' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_56' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_55' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_54' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_53' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_52' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_51' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_50' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_49' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_48' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_47' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_46' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_45' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_44' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_43' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_42' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_41' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_40' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_39' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_38' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_37' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_36' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_35' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_34' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_33' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_32' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_31' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_30' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_29' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_28' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_27' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_26' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_25' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_24' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_23' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_22' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_21' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_20' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_19' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_18' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_17' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_16' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_15' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_14' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_13' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_12' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_11' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_10' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_9' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_8' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_7' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_6' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_5' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_4' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_3' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_2' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_1' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_0' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_16'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_17'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_18'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_19'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_20'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_21'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_22'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_23'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_24'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_25'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_26'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_27'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_28'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_29'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_30'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_31'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_32'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_33'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_34'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_35'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_36'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_37'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_38'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_39'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_40'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_41'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_42'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_43'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_44'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_45'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_46'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_47'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_48'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_49'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_50'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_51'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_52'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_53'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_54'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_55'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_56'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_57'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_58'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_59'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_60'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_61'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_62'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_63'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_64'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_65'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_66'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_67'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_68'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_69'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_70'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_71'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_72'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_73'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_74'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_75'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_76'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_77'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_78'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_79'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_80'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_81'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_82'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_83'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_84'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_85'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_86'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_87'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_88'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_89'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_90'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_91'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_92'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_93'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_94'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_95'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_96'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_97'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_98'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_99'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/../../kernel.xml -> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 45.27 seconds; current allocated memory: 640.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 640.164 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top SABR -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.0.bc -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.226 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.233 seconds; current allocated memory: 659.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.1.bc -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'SABR' (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) automatically.
Command         transform done; 0.421 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 668.039 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.g.1.bc to C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.o.1.bc -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'SABR' (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) automatically.
Command         transform done; 2.066 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:293:9) to (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function 'pow_reduce::pow_generic<double>'... converting 27 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291)...7 expression(s) balanced.
Command         transform done; 0.627 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.697 seconds; current allocated memory: 711.406 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.o.2.bc -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 2.325 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.o.3.bc -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.981 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.308 seconds; current allocated memory: 1.573 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6.706 sec.
Command     elaborate done; 52.888 sec.
Execute     ap_eval exec zip -j C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.183 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'SABR' ...
Execute       ap_set_top_model SABR 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
Execute       get_model_list SABR -filter all-wo-channel -topdown 
Execute       preproc_iomode -model SABR 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_399 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_398 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_397 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_396 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_395 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_394 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_393 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_392 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_391 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_390 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_389 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_388 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_387 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_386 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_385 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_384 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_383 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_382 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_381 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_380 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_379 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_378 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_377 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_376 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_375 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_374 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_373 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_372 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_371 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_370 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_369 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_368 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_367 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_366 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_365 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_364 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_363 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_362 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_361 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_360 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_359 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_358 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_357 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_356 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_355 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_354 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_353 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_352 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_351 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_350 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_349 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_348 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_347 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_346 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_345 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_344 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_343 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_342 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_341 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_340 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_339 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_338 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_337 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_336 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_335 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_334 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_333 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_332 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_331 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_330 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_329 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_328 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_327 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_326 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_325 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_324 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_323 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_322 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_321 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_320 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_319 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_318 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_317 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_316 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_315 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_314 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_313 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_312 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_311 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_310 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_39 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_38 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_37 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_36 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_35 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_34 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_33 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_32 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_31 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_31_3 
Execute       preproc_iomode -model pow_generic<double> 
Execute       get_model_list SABR -filter all-wo-channel 
INFO-FLOW: Model list for configure: pow_generic<double> SABR_Pipeline_VITIS_LOOP_31_3 SABR_Pipeline_VITIS_LOOP_31_31 SABR_Pipeline_VITIS_LOOP_31_32 SABR_Pipeline_VITIS_LOOP_31_33 SABR_Pipeline_VITIS_LOOP_31_34 SABR_Pipeline_VITIS_LOOP_31_35 SABR_Pipeline_VITIS_LOOP_31_36 SABR_Pipeline_VITIS_LOOP_31_37 SABR_Pipeline_VITIS_LOOP_31_38 SABR_Pipeline_VITIS_LOOP_31_39 SABR_Pipeline_VITIS_LOOP_31_310 SABR_Pipeline_VITIS_LOOP_31_311 SABR_Pipeline_VITIS_LOOP_31_312 SABR_Pipeline_VITIS_LOOP_31_313 SABR_Pipeline_VITIS_LOOP_31_314 SABR_Pipeline_VITIS_LOOP_31_315 SABR_Pipeline_VITIS_LOOP_31_316 SABR_Pipeline_VITIS_LOOP_31_317 SABR_Pipeline_VITIS_LOOP_31_318 SABR_Pipeline_VITIS_LOOP_31_319 SABR_Pipeline_VITIS_LOOP_31_320 SABR_Pipeline_VITIS_LOOP_31_321 SABR_Pipeline_VITIS_LOOP_31_322 SABR_Pipeline_VITIS_LOOP_31_323 SABR_Pipeline_VITIS_LOOP_31_324 SABR_Pipeline_VITIS_LOOP_31_325 SABR_Pipeline_VITIS_LOOP_31_326 SABR_Pipeline_VITIS_LOOP_31_327 SABR_Pipeline_VITIS_LOOP_31_328 SABR_Pipeline_VITIS_LOOP_31_329 SABR_Pipeline_VITIS_LOOP_31_330 SABR_Pipeline_VITIS_LOOP_31_331 SABR_Pipeline_VITIS_LOOP_31_332 SABR_Pipeline_VITIS_LOOP_31_333 SABR_Pipeline_VITIS_LOOP_31_334 SABR_Pipeline_VITIS_LOOP_31_335 SABR_Pipeline_VITIS_LOOP_31_336 SABR_Pipeline_VITIS_LOOP_31_337 SABR_Pipeline_VITIS_LOOP_31_338 SABR_Pipeline_VITIS_LOOP_31_339 SABR_Pipeline_VITIS_LOOP_31_340 SABR_Pipeline_VITIS_LOOP_31_341 SABR_Pipeline_VITIS_LOOP_31_342 SABR_Pipeline_VITIS_LOOP_31_343 SABR_Pipeline_VITIS_LOOP_31_344 SABR_Pipeline_VITIS_LOOP_31_345 SABR_Pipeline_VITIS_LOOP_31_346 SABR_Pipeline_VITIS_LOOP_31_347 SABR_Pipeline_VITIS_LOOP_31_348 SABR_Pipeline_VITIS_LOOP_31_349 SABR_Pipeline_VITIS_LOOP_31_350 SABR_Pipeline_VITIS_LOOP_31_351 SABR_Pipeline_VITIS_LOOP_31_352 SABR_Pipeline_VITIS_LOOP_31_353 SABR_Pipeline_VITIS_LOOP_31_354 SABR_Pipeline_VITIS_LOOP_31_355 SABR_Pipeline_VITIS_LOOP_31_356 SABR_Pipeline_VITIS_LOOP_31_357 SABR_Pipeline_VITIS_LOOP_31_358 SABR_Pipeline_VITIS_LOOP_31_359 SABR_Pipeline_VITIS_LOOP_31_360 SABR_Pipeline_VITIS_LOOP_31_361 SABR_Pipeline_VITIS_LOOP_31_362 SABR_Pipeline_VITIS_LOOP_31_363 SABR_Pipeline_VITIS_LOOP_31_364 SABR_Pipeline_VITIS_LOOP_31_365 SABR_Pipeline_VITIS_LOOP_31_366 SABR_Pipeline_VITIS_LOOP_31_367 SABR_Pipeline_VITIS_LOOP_31_368 SABR_Pipeline_VITIS_LOOP_31_369 SABR_Pipeline_VITIS_LOOP_31_370 SABR_Pipeline_VITIS_LOOP_31_371 SABR_Pipeline_VITIS_LOOP_31_372 SABR_Pipeline_VITIS_LOOP_31_373 SABR_Pipeline_VITIS_LOOP_31_374 SABR_Pipeline_VITIS_LOOP_31_375 SABR_Pipeline_VITIS_LOOP_31_376 SABR_Pipeline_VITIS_LOOP_31_377 SABR_Pipeline_VITIS_LOOP_31_378 SABR_Pipeline_VITIS_LOOP_31_379 SABR_Pipeline_VITIS_LOOP_31_380 SABR_Pipeline_VITIS_LOOP_31_381 SABR_Pipeline_VITIS_LOOP_31_382 SABR_Pipeline_VITIS_LOOP_31_383 SABR_Pipeline_VITIS_LOOP_31_384 SABR_Pipeline_VITIS_LOOP_31_385 SABR_Pipeline_VITIS_LOOP_31_386 SABR_Pipeline_VITIS_LOOP_31_387 SABR_Pipeline_VITIS_LOOP_31_388 SABR_Pipeline_VITIS_LOOP_31_389 SABR_Pipeline_VITIS_LOOP_31_390 SABR_Pipeline_VITIS_LOOP_31_391 SABR_Pipeline_VITIS_LOOP_31_392 SABR_Pipeline_VITIS_LOOP_31_393 SABR_Pipeline_VITIS_LOOP_31_394 SABR_Pipeline_VITIS_LOOP_31_395 SABR_Pipeline_VITIS_LOOP_31_396 SABR_Pipeline_VITIS_LOOP_31_397 SABR_Pipeline_VITIS_LOOP_31_398 SABR_Pipeline_VITIS_LOOP_31_399 SABR
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_3 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_3 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_3 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_31 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_31 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_31 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_32 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_32 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_32 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_33 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_33 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_33 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_34 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_34 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_34 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_35 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_35 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_35 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_36 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_36 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_36 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_37 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_37 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_37 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_38 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_38 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_38 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_39 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_39 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_39 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_310 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_310 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_310 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_311 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_311 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_311 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_312 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_312 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_312 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_313 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_313 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_313 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_314 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_314 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_314 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_315 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_315 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_315 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_316 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_316 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_316 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_317 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_317 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_317 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_318 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_318 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_318 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_319 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_319 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_319 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_320 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_320 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_320 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_321 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_321 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_321 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_322 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_322 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_322 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_323 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_323 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_323 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_324 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_324 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_324 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_325 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_325 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_325 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_326 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_326 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_326 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_327 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_327 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_327 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_328 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_328 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_328 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_329 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_329 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_329 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_330 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_330 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_330 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_331 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_331 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_331 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_332 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_332 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_332 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_333 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_333 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_333 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_334 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_334 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_334 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_335 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_335 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_335 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_336 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_336 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_336 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_337 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_337 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_337 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_338 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_338 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_338 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_339 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_339 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_339 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_340 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_340 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_340 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_341 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_341 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_341 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_342 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_342 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_342 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_343 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_343 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_343 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_344 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_344 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_344 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_345 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_345 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_345 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_346 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_346 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_346 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_347 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_347 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_347 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_348 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_348 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_348 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_349 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_349 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_349 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_350 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_350 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_350 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_351 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_351 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_351 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_352 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_352 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_352 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_353 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_353 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_353 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_354 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_354 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_354 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_355 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_355 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_355 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_356 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_356 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_356 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_357 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_357 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_357 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_358 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_358 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_358 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_359 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_359 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_359 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_360 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_360 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_360 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_361 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_361 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_361 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_362 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_362 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_362 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_363 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_363 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_363 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_364 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_364 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_364 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_365 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_365 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_365 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_366 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_366 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_366 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_367 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_367 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_367 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_368 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_368 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_368 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_369 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_369 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_369 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_370 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_370 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_370 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_371 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_371 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_371 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_372 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_372 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_372 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_373 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_373 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_373 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_374 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_374 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_374 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_375 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_375 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_375 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_376 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_376 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_376 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_377 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_377 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_377 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_378 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_378 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_378 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_379 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_379 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_379 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_380 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_380 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_380 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_381 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_381 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_381 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_382 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_382 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_382 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_383 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_383 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_383 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_384 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_384 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_384 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_385 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_385 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_385 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_386 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_386 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_386 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_387 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_387 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_387 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_388 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_388 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_388 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_389 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_389 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_389 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_390 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_390 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_390 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_391 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_391 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_391 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_392 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_392 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_392 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_393 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_393 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_393 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_394 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_394 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_394 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_395 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_395 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_395 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_396 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_396 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_396 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_397 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_397 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_397 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_398 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_398 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_398 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_31_399 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_399 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_31_399 
INFO-FLOW: Configuring Module : SABR ...
Execute       set_default_model SABR 
Execute       apply_spec_resource_limit SABR 
INFO-FLOW: Model list for preprocess: pow_generic<double> SABR_Pipeline_VITIS_LOOP_31_3 SABR_Pipeline_VITIS_LOOP_31_31 SABR_Pipeline_VITIS_LOOP_31_32 SABR_Pipeline_VITIS_LOOP_31_33 SABR_Pipeline_VITIS_LOOP_31_34 SABR_Pipeline_VITIS_LOOP_31_35 SABR_Pipeline_VITIS_LOOP_31_36 SABR_Pipeline_VITIS_LOOP_31_37 SABR_Pipeline_VITIS_LOOP_31_38 SABR_Pipeline_VITIS_LOOP_31_39 SABR_Pipeline_VITIS_LOOP_31_310 SABR_Pipeline_VITIS_LOOP_31_311 SABR_Pipeline_VITIS_LOOP_31_312 SABR_Pipeline_VITIS_LOOP_31_313 SABR_Pipeline_VITIS_LOOP_31_314 SABR_Pipeline_VITIS_LOOP_31_315 SABR_Pipeline_VITIS_LOOP_31_316 SABR_Pipeline_VITIS_LOOP_31_317 SABR_Pipeline_VITIS_LOOP_31_318 SABR_Pipeline_VITIS_LOOP_31_319 SABR_Pipeline_VITIS_LOOP_31_320 SABR_Pipeline_VITIS_LOOP_31_321 SABR_Pipeline_VITIS_LOOP_31_322 SABR_Pipeline_VITIS_LOOP_31_323 SABR_Pipeline_VITIS_LOOP_31_324 SABR_Pipeline_VITIS_LOOP_31_325 SABR_Pipeline_VITIS_LOOP_31_326 SABR_Pipeline_VITIS_LOOP_31_327 SABR_Pipeline_VITIS_LOOP_31_328 SABR_Pipeline_VITIS_LOOP_31_329 SABR_Pipeline_VITIS_LOOP_31_330 SABR_Pipeline_VITIS_LOOP_31_331 SABR_Pipeline_VITIS_LOOP_31_332 SABR_Pipeline_VITIS_LOOP_31_333 SABR_Pipeline_VITIS_LOOP_31_334 SABR_Pipeline_VITIS_LOOP_31_335 SABR_Pipeline_VITIS_LOOP_31_336 SABR_Pipeline_VITIS_LOOP_31_337 SABR_Pipeline_VITIS_LOOP_31_338 SABR_Pipeline_VITIS_LOOP_31_339 SABR_Pipeline_VITIS_LOOP_31_340 SABR_Pipeline_VITIS_LOOP_31_341 SABR_Pipeline_VITIS_LOOP_31_342 SABR_Pipeline_VITIS_LOOP_31_343 SABR_Pipeline_VITIS_LOOP_31_344 SABR_Pipeline_VITIS_LOOP_31_345 SABR_Pipeline_VITIS_LOOP_31_346 SABR_Pipeline_VITIS_LOOP_31_347 SABR_Pipeline_VITIS_LOOP_31_348 SABR_Pipeline_VITIS_LOOP_31_349 SABR_Pipeline_VITIS_LOOP_31_350 SABR_Pipeline_VITIS_LOOP_31_351 SABR_Pipeline_VITIS_LOOP_31_352 SABR_Pipeline_VITIS_LOOP_31_353 SABR_Pipeline_VITIS_LOOP_31_354 SABR_Pipeline_VITIS_LOOP_31_355 SABR_Pipeline_VITIS_LOOP_31_356 SABR_Pipeline_VITIS_LOOP_31_357 SABR_Pipeline_VITIS_LOOP_31_358 SABR_Pipeline_VITIS_LOOP_31_359 SABR_Pipeline_VITIS_LOOP_31_360 SABR_Pipeline_VITIS_LOOP_31_361 SABR_Pipeline_VITIS_LOOP_31_362 SABR_Pipeline_VITIS_LOOP_31_363 SABR_Pipeline_VITIS_LOOP_31_364 SABR_Pipeline_VITIS_LOOP_31_365 SABR_Pipeline_VITIS_LOOP_31_366 SABR_Pipeline_VITIS_LOOP_31_367 SABR_Pipeline_VITIS_LOOP_31_368 SABR_Pipeline_VITIS_LOOP_31_369 SABR_Pipeline_VITIS_LOOP_31_370 SABR_Pipeline_VITIS_LOOP_31_371 SABR_Pipeline_VITIS_LOOP_31_372 SABR_Pipeline_VITIS_LOOP_31_373 SABR_Pipeline_VITIS_LOOP_31_374 SABR_Pipeline_VITIS_LOOP_31_375 SABR_Pipeline_VITIS_LOOP_31_376 SABR_Pipeline_VITIS_LOOP_31_377 SABR_Pipeline_VITIS_LOOP_31_378 SABR_Pipeline_VITIS_LOOP_31_379 SABR_Pipeline_VITIS_LOOP_31_380 SABR_Pipeline_VITIS_LOOP_31_381 SABR_Pipeline_VITIS_LOOP_31_382 SABR_Pipeline_VITIS_LOOP_31_383 SABR_Pipeline_VITIS_LOOP_31_384 SABR_Pipeline_VITIS_LOOP_31_385 SABR_Pipeline_VITIS_LOOP_31_386 SABR_Pipeline_VITIS_LOOP_31_387 SABR_Pipeline_VITIS_LOOP_31_388 SABR_Pipeline_VITIS_LOOP_31_389 SABR_Pipeline_VITIS_LOOP_31_390 SABR_Pipeline_VITIS_LOOP_31_391 SABR_Pipeline_VITIS_LOOP_31_392 SABR_Pipeline_VITIS_LOOP_31_393 SABR_Pipeline_VITIS_LOOP_31_394 SABR_Pipeline_VITIS_LOOP_31_395 SABR_Pipeline_VITIS_LOOP_31_396 SABR_Pipeline_VITIS_LOOP_31_397 SABR_Pipeline_VITIS_LOOP_31_398 SABR_Pipeline_VITIS_LOOP_31_399 SABR
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       cdfg_preprocess -model pow_generic<double> 
Execute       rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_3 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_3 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_3 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_3 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_31 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_31 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_31 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_31 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_32 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_32 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_32 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_32 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_33 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_33 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_33 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_33 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_34 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_34 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_34 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_34 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_35 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_35 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_35 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_35 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_36 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_36 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_36 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_36 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_37 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_37 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_37 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_37 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_38 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_38 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_38 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_38 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_39 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_39 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_39 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_39 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_310 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_310 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_310 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_310 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_311 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_311 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_311 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_311 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_312 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_312 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_312 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_312 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_313 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_313 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_313 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_313 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_314 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_314 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_314 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_314 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_315 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_315 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_315 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_315 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_316 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_316 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_316 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_316 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_317 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_317 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_317 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_317 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_318 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_318 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_318 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_318 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_319 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_319 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_319 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_319 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_320 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_320 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_320 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_320 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_321 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_321 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_321 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_321 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_322 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_322 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_322 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_322 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_323 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_323 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_323 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_323 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_324 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_324 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_324 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_324 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_325 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_325 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_325 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_325 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_326 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_326 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_326 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_326 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_327 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_327 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_327 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_327 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_328 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_328 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_328 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_328 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_329 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_329 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_329 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_329 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_330 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_330 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_330 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_330 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_331 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_331 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_331 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_331 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_332 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_332 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_332 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_332 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_333 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_333 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_333 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_333 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_334 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_334 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_334 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_334 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_335 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_335 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_335 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_335 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_336 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_336 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_336 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_336 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_337 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_337 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_337 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_337 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_338 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_338 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_338 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_338 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_339 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_339 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_339 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_339 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_340 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_340 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_340 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_340 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_341 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_341 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_341 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_341 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_342 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_342 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_342 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_342 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_343 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_343 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_343 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_343 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_344 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_344 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_344 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_344 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_345 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_345 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_345 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_345 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_346 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_346 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_346 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_346 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_347 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_347 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_347 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_347 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_348 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_348 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_348 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_348 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_349 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_349 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_349 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_349 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_350 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_350 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_350 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_350 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_351 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_351 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_351 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_351 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_352 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_352 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_352 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_352 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_353 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_353 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_353 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_353 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_354 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_354 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_354 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_354 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_355 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_355 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_355 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_355 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_356 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_356 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_356 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_356 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_357 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_357 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_357 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_357 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_358 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_358 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_358 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_358 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_359 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_359 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_359 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_359 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_360 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_360 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_360 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_360 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_361 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_361 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_361 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_361 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_362 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_362 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_362 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_362 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_363 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_363 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_363 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_363 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_364 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_364 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_364 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_364 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_365 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_365 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_365 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_365 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_366 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_366 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_366 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_366 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_367 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_367 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_367 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_367 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_368 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_368 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_368 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_368 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_369 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_369 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_369 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_369 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_370 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_370 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_370 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_370 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_371 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_371 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_371 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_371 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_372 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_372 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_372 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_372 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_373 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_373 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_373 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_373 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_374 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_374 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_374 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_374 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_375 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_375 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_375 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_375 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_376 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_376 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_376 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_376 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_377 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_377 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_377 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_377 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_378 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_378 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_378 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_378 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_379 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_379 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_379 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_379 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_380 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_380 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_380 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_380 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_381 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_381 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_381 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_381 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_382 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_382 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_382 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_382 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_383 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_383 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_383 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_383 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_384 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_384 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_384 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_384 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_385 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_385 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_385 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_385 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_386 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_386 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_386 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_386 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_387 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_387 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_387 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_387 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_388 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_388 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_388 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_388 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_389 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_389 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_389 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_389 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_390 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_390 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_390 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_390 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_391 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_391 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_391 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_391 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_392 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_392 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_392 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_392 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_393 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_393 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_393 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_393 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_394 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_394 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_394 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_394 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_395 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_395 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_395 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_395 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_396 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_396 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_396 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_396 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_397 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_397 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_397 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_397 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_398 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_398 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_398 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_398 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_31_399 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_399 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_31_399 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_399 
INFO-FLOW: Preprocessing Module: SABR ...
Execute       set_default_model SABR 
Execute       cdfg_preprocess -model SABR 
Command       cdfg_preprocess done; 7.804 sec.
Execute       rtl_gen_preprocess SABR 
INFO-FLOW: Model list for synthesis: pow_generic<double> SABR_Pipeline_VITIS_LOOP_31_3 SABR_Pipeline_VITIS_LOOP_31_31 SABR_Pipeline_VITIS_LOOP_31_32 SABR_Pipeline_VITIS_LOOP_31_33 SABR_Pipeline_VITIS_LOOP_31_34 SABR_Pipeline_VITIS_LOOP_31_35 SABR_Pipeline_VITIS_LOOP_31_36 SABR_Pipeline_VITIS_LOOP_31_37 SABR_Pipeline_VITIS_LOOP_31_38 SABR_Pipeline_VITIS_LOOP_31_39 SABR_Pipeline_VITIS_LOOP_31_310 SABR_Pipeline_VITIS_LOOP_31_311 SABR_Pipeline_VITIS_LOOP_31_312 SABR_Pipeline_VITIS_LOOP_31_313 SABR_Pipeline_VITIS_LOOP_31_314 SABR_Pipeline_VITIS_LOOP_31_315 SABR_Pipeline_VITIS_LOOP_31_316 SABR_Pipeline_VITIS_LOOP_31_317 SABR_Pipeline_VITIS_LOOP_31_318 SABR_Pipeline_VITIS_LOOP_31_319 SABR_Pipeline_VITIS_LOOP_31_320 SABR_Pipeline_VITIS_LOOP_31_321 SABR_Pipeline_VITIS_LOOP_31_322 SABR_Pipeline_VITIS_LOOP_31_323 SABR_Pipeline_VITIS_LOOP_31_324 SABR_Pipeline_VITIS_LOOP_31_325 SABR_Pipeline_VITIS_LOOP_31_326 SABR_Pipeline_VITIS_LOOP_31_327 SABR_Pipeline_VITIS_LOOP_31_328 SABR_Pipeline_VITIS_LOOP_31_329 SABR_Pipeline_VITIS_LOOP_31_330 SABR_Pipeline_VITIS_LOOP_31_331 SABR_Pipeline_VITIS_LOOP_31_332 SABR_Pipeline_VITIS_LOOP_31_333 SABR_Pipeline_VITIS_LOOP_31_334 SABR_Pipeline_VITIS_LOOP_31_335 SABR_Pipeline_VITIS_LOOP_31_336 SABR_Pipeline_VITIS_LOOP_31_337 SABR_Pipeline_VITIS_LOOP_31_338 SABR_Pipeline_VITIS_LOOP_31_339 SABR_Pipeline_VITIS_LOOP_31_340 SABR_Pipeline_VITIS_LOOP_31_341 SABR_Pipeline_VITIS_LOOP_31_342 SABR_Pipeline_VITIS_LOOP_31_343 SABR_Pipeline_VITIS_LOOP_31_344 SABR_Pipeline_VITIS_LOOP_31_345 SABR_Pipeline_VITIS_LOOP_31_346 SABR_Pipeline_VITIS_LOOP_31_347 SABR_Pipeline_VITIS_LOOP_31_348 SABR_Pipeline_VITIS_LOOP_31_349 SABR_Pipeline_VITIS_LOOP_31_350 SABR_Pipeline_VITIS_LOOP_31_351 SABR_Pipeline_VITIS_LOOP_31_352 SABR_Pipeline_VITIS_LOOP_31_353 SABR_Pipeline_VITIS_LOOP_31_354 SABR_Pipeline_VITIS_LOOP_31_355 SABR_Pipeline_VITIS_LOOP_31_356 SABR_Pipeline_VITIS_LOOP_31_357 SABR_Pipeline_VITIS_LOOP_31_358 SABR_Pipeline_VITIS_LOOP_31_359 SABR_Pipeline_VITIS_LOOP_31_360 SABR_Pipeline_VITIS_LOOP_31_361 SABR_Pipeline_VITIS_LOOP_31_362 SABR_Pipeline_VITIS_LOOP_31_363 SABR_Pipeline_VITIS_LOOP_31_364 SABR_Pipeline_VITIS_LOOP_31_365 SABR_Pipeline_VITIS_LOOP_31_366 SABR_Pipeline_VITIS_LOOP_31_367 SABR_Pipeline_VITIS_LOOP_31_368 SABR_Pipeline_VITIS_LOOP_31_369 SABR_Pipeline_VITIS_LOOP_31_370 SABR_Pipeline_VITIS_LOOP_31_371 SABR_Pipeline_VITIS_LOOP_31_372 SABR_Pipeline_VITIS_LOOP_31_373 SABR_Pipeline_VITIS_LOOP_31_374 SABR_Pipeline_VITIS_LOOP_31_375 SABR_Pipeline_VITIS_LOOP_31_376 SABR_Pipeline_VITIS_LOOP_31_377 SABR_Pipeline_VITIS_LOOP_31_378 SABR_Pipeline_VITIS_LOOP_31_379 SABR_Pipeline_VITIS_LOOP_31_380 SABR_Pipeline_VITIS_LOOP_31_381 SABR_Pipeline_VITIS_LOOP_31_382 SABR_Pipeline_VITIS_LOOP_31_383 SABR_Pipeline_VITIS_LOOP_31_384 SABR_Pipeline_VITIS_LOOP_31_385 SABR_Pipeline_VITIS_LOOP_31_386 SABR_Pipeline_VITIS_LOOP_31_387 SABR_Pipeline_VITIS_LOOP_31_388 SABR_Pipeline_VITIS_LOOP_31_389 SABR_Pipeline_VITIS_LOOP_31_390 SABR_Pipeline_VITIS_LOOP_31_391 SABR_Pipeline_VITIS_LOOP_31_392 SABR_Pipeline_VITIS_LOOP_31_393 SABR_Pipeline_VITIS_LOOP_31_394 SABR_Pipeline_VITIS_LOOP_31_395 SABR_Pipeline_VITIS_LOOP_31_396 SABR_Pipeline_VITIS_LOOP_31_397 SABR_Pipeline_VITIS_LOOP_31_398 SABR_Pipeline_VITIS_LOOP_31_399 SABR
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pow_generic<double> 
Execute       schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.259 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.506 seconds; current allocated memory: 1.583 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute       set_default_model pow_generic<double> 
Execute       bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.584 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_3 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.566 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.585 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_3.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_3.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_3.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_3 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.585 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_3.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_3.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_31 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_1_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_1_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_1_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_1_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_1_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_1_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_1_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_1_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.028 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.955 seconds; current allocated memory: 1.586 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_31.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_31.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_31.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_31 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_31 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.586 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_31.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_31.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_32 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_2_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_2_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_2_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_2_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_2_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_2_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_2_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_2_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.926 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.968 seconds; current allocated memory: 1.587 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_32.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_32.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_32.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_32 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.587 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_32.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_32.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_33 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_3_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_3_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_3_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_3_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_3_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_3_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_3_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_3_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.915 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.958 seconds; current allocated memory: 1.588 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_33.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_33.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_33.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_33 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.588 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_33.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_33.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_34 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_34 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_4_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_4_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_4_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_4_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_4_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_4_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_4_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_4_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.925 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.969 seconds; current allocated memory: 1.588 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_34.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_34.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_34.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_34 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_34 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.588 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_34.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_34.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_34.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_35 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_35 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_5_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_5_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_5_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_5_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_5_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_5_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_5_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_5_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.027 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.954 seconds; current allocated memory: 1.589 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_35.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_35.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_35.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_35 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_35 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.590 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_35.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_35.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_35.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_36 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_36 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_6_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_6_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_6_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_6_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_6_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_6_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_6_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_6_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.901 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.945 seconds; current allocated memory: 1.591 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_36.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_36.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_36.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_36 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_36 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.591 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_36.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_36.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_36.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_37 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_37 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_7_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_7_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_7_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_7_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_7_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_7_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_7_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_7_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.891 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.94 seconds; current allocated memory: 1.592 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_37.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_37.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_37.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_37 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_37 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.592 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_37.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_37.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_37.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_38 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_38 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_8_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_8_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_8_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_8_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_8_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_8_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_8_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_8_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.926 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.972 seconds; current allocated memory: 1.593 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_38.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_38.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_38.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_38 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_38 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.593 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_38.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_38.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_38.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_39 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_39 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_9_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_9_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_9_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_9_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_9_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_9_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_9_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_9_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.028 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.943 seconds; current allocated memory: 1.594 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_39.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_39.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_39.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_39 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_39 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.594 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_39.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_39.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_310 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_310 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_10_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_10_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_10_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_10_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_10_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_10_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_10_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_10_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.895 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.942 seconds; current allocated memory: 1.595 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_310.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_310.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_310.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_310 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_310 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.596 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_310.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_310.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_310.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_311 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_311 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_11_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_11_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_11_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_11_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_11_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_11_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_11_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_11_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.886 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.935 seconds; current allocated memory: 1.596 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_311.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_311.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_311.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_311 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_311 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.596 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_311.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_311.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_311.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_312 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_312 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_12_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_12_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_12_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_12_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_12_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_12_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_12_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_12_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.896 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.953 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_312.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_312.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_312.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_312 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_312 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_312.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_312.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_312.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_313 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_313 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_13_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_13_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_13_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_13_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_13_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_13_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_13_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_13_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.032 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.939 seconds; current allocated memory: 1.598 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_313.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_313.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_313.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_313 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_313 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.598 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_313.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_313.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_313.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_314 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_314 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_14_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_14_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_14_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_14_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_14_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_14_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_14_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_14_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.897 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.946 seconds; current allocated memory: 1.599 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_314.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_314.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_314.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_314 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_314 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.599 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_314.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_314.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_314.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_315 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_315 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_15_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_15_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_15_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_15_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_15_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_15_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_15_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_15_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.876 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.928 seconds; current allocated memory: 1.601 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_315.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_315.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_315.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_315 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_315 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.601 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_315.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_315.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_315.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_316 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_316 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_16_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_16_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_16_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_16_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_16_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_16_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_16_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_16_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.913 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.964 seconds; current allocated memory: 1.602 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_316.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_316.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_316.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_316 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_316 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.602 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_316.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_316.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_316.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_317 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_317 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_17_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_17_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_17_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_17_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_17_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_17_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_17_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_17_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.021 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.924 seconds; current allocated memory: 1.603 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_317.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_317.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_317.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_317 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_317 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.603 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_317.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_317.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_317.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_318 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_318 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_18_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_18_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_18_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_18_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_18_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_18_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_18_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_18_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.886 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.938 seconds; current allocated memory: 1.604 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_318.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_318.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_318.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_318 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_318 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.604 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_318.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_318.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_318.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_319 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_319 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_19_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_19_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_19_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_19_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_19_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_19_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_19_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_19_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.883 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.934 seconds; current allocated memory: 1.605 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_319.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_319.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_319.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_319 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_319 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.606 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_319.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_319.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_319.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_320 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_320 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_20_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_20_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_20_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_20_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_20_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_20_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_20_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_20_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.901 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.955 seconds; current allocated memory: 1.606 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_320.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_320.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_320.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_320 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_320 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.606 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_320.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_320.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_320.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_321 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_321 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_21_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_21_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_21_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_21_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_21_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_21_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_21_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_21_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.025 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.934 seconds; current allocated memory: 1.607 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_321.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_321.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_321.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_321 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_321 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.607 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_321.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_321.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_321.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_322 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_322 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_22_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_22_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_22_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_22_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_22_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_22_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_22_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_22_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.864 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.919 seconds; current allocated memory: 1.608 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_322.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_322.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_322.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_322 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_322 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.608 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_322.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_322.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_322.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_323 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_323 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_23_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_23_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_23_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_23_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_23_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_23_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_23_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_23_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.865 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.922 seconds; current allocated memory: 1.609 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_323.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_323.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_323.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_323 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_323 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.609 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_323.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_323.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_323.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_324 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_324 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_24_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_24_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_24_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_24_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_24_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_24_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_24_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_24_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.903 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.957 seconds; current allocated memory: 1.610 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_324.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_324.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_324.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_324 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_324 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.610 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_324.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_324.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_324.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_325 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_325 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_25_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_25_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_25_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_25_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_25_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_25_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_25_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_25_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.026 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.911 seconds; current allocated memory: 1.611 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_325.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_325.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_325.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_325 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_325 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.611 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_325.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_325.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_325.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_326 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_326 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_26_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_26_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_26_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_26_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_26_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_26_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_26_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_26_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.864 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.921 seconds; current allocated memory: 1.612 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_326.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_326.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_326.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_326 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_326 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.612 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_326.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_326.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_326.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_327 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_327 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_27_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_27_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_27_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_27_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_27_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_27_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_27_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_27_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.866 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.923 seconds; current allocated memory: 1.613 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_327.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_327.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_327.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_327 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_327 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.613 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_327.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_327.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_327.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_328 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_328 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_28_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_28_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_28_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_28_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_28_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_28_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_28_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_28_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.892 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.951 seconds; current allocated memory: 1.614 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_328.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_328.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_328.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_328 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_328 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.614 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_328.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_328.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_328.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_329 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_329 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_29_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_29_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_29_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_29_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_29_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_29_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_29_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_29_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.04 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.921 seconds; current allocated memory: 1.615 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_329.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_329.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_329.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_329 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_329 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.615 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_329.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_329.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_329.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_330 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_330 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_30_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_30_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_30_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_30_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_30_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_30_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_30_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_30_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.852 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.91 seconds; current allocated memory: 1.616 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_330.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_330.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_330.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_330 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_330 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.617 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_330.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_330.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_330.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_331 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_331 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_31_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_31_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_31_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_31_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_31_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_31_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_31_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_31_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.867 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.928 seconds; current allocated memory: 1.617 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_331.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_331.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_331.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_331 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_331 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.617 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_331.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_331.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_331.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_332 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_332 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_32_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_32_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_32_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_32_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_32_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_32_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_32_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_32_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.878 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 1.617 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_332.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_332.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_332.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_332 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_332 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.618 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_332.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_332.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_332.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_333 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_333 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_33_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_33_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_33_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_33_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_33_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_33_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_33_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_33_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.038 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.916 seconds; current allocated memory: 1.619 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_333.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_333.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_333.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_333 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_333 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.619 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_333.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_333.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_333.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_334 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_334 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_34_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_34_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_34_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_34_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_34_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_34_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_34_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_34_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.845 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.922 seconds; current allocated memory: 1.621 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_334.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_334.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_334.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_334 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_334 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.621 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_334.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_334.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_334.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_335 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_335 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_35_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_35_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_35_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_35_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_35_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_35_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_35_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_35_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.743 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.851 seconds; current allocated memory: 1.622 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_335.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_335.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_335.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_335 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_335 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.622 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_335.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_335.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_335.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_336 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_336 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_36_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_36_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_36_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_36_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_36_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_36_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_36_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_36_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.785 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.894 seconds; current allocated memory: 1.624 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_336.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_336.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_336.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_336 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_336 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.624 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_336.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_336.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_336.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_337 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_337 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_37_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_37_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_37_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_37_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_37_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_37_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_37_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_37_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.056 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.852 seconds; current allocated memory: 1.624 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_337.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_337.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_337.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_337 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_337 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.625 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_337.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_337.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_337.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_338 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_338 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_38_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_38_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_38_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_38_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_38_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_38_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_38_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_38_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.772 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.868 seconds; current allocated memory: 1.625 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_338.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_338.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_338.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_338 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_338 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.625 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_338.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_338.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_338.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_339 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_339 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_39_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_39_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_39_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_39_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_39_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_39_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_39_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_39_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.796 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.87 seconds; current allocated memory: 1.626 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_339.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_339.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_339.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_339 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_339 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.627 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_339.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_339.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_339.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_340 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_340 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_40_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_40_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_40_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_40_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_40_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_40_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_40_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_40_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.839 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.942 seconds; current allocated memory: 1.627 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_340.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_340.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_340.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_340 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_340 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.627 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_340.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_340.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_340.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_341 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_341 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_41_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_41_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_41_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_41_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_41_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_41_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_41_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_41_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.044 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.864 seconds; current allocated memory: 1.628 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_341.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_341.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_341.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_341 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_341 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.112 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.628 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_341.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_341.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_341.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_342 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_342 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_42_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_42_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_42_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_42_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_42_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_42_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_42_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_42_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.737 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.828 seconds; current allocated memory: 1.629 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_342.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_342.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_342.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_342 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_342 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.630 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_342.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_342.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_342.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_343 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_343 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_43_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_43_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_43_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_43_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_43_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_43_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_43_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_43_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.825 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.891 seconds; current allocated memory: 1.630 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_343.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_343.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_343.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_343 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_343 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.631 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_343.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_343.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_343.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_344 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_344 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_44_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_44_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_44_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_44_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_44_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_44_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_44_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_44_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.865 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.936 seconds; current allocated memory: 1.632 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_344.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_344.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_344.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_344 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_344 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.632 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_344.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_344.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_344.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_345 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_345 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_45_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_45_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_45_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_45_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_45_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_45_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_45_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_45_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.041 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.891 seconds; current allocated memory: 1.632 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_345.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_345.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_345.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_345 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_345 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.633 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_345.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_345.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_345.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_346 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_346 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_46_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_46_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_46_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_46_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_46_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_46_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_46_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_46_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.802 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.877 seconds; current allocated memory: 1.634 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_346.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_346.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_346.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_346 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_346 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.635 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_346.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_346.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_346.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_347 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_347 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_47_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_47_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_47_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_47_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_47_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_47_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_47_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_47_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.823 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.895 seconds; current allocated memory: 1.635 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_347.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_347.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_347.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_347 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_347 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.635 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_347.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_347.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_347.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_348 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_348 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_48_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_48_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_48_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_48_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_48_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_48_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_48_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_48_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.861 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.934 seconds; current allocated memory: 1.636 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_348.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_348.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_348.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_348 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_348 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.636 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_348.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_348.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_348.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_349 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_349 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_49_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_49_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_49_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_49_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_49_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_49_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_49_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_49_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.048 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.887 seconds; current allocated memory: 1.638 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_349.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_349.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_349.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_349 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_349 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.638 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_349.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_349.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_349.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_350 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_350 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_50_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_50_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_50_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_50_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_50_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_50_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_50_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_50_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.801 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.874 seconds; current allocated memory: 1.639 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_350.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_350.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_350.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_350 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_350 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.639 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_350.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_350.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_350.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_351 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_351 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_51_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_51_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_51_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_51_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_51_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_51_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_51_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_51_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.802 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.877 seconds; current allocated memory: 1.640 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_351.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_351.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_351.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_351 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_351 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.640 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_351.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_351.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_351.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_352 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_352 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_52_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_52_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_52_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_52_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_52_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_52_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_52_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_52_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.848 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.924 seconds; current allocated memory: 1.640 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_352.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_352.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_352.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_352 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_352 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.640 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_352.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_352.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_352.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_353 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_353 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_53_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_53_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_53_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_53_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_53_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_53_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_53_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_53_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.057 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.893 seconds; current allocated memory: 1.641 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_353.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_353.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_353.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_353 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_353 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.642 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_353.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_353.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_353.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_354 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_354 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_54_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_54_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_54_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_54_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_54_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_54_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_54_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_54_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.776 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.853 seconds; current allocated memory: 1.643 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_354.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_354.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_354.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_354 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_354 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.643 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_354.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_354.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_354.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_355 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_355 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_55_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_55_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_55_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_55_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_55_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_55_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_55_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_55_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.801 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.875 seconds; current allocated memory: 1.644 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_355.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_355.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_355.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_355 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_355 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.644 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_355.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_355.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_355.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_356 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_356 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_56_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_56_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_56_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_56_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_56_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_56_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_56_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_56_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.846 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.924 seconds; current allocated memory: 1.645 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_356.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_356.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_356.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_356 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_356 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.645 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_356.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_356.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_356.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_357 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_357 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_57_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_57_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_57_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_57_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_57_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_57_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_57_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_57_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.043 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.865 seconds; current allocated memory: 1.647 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_357.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_357.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_357.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_357 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_357 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.647 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_357.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_357.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_357.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_358 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_358 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_58_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_58_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_58_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_58_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_58_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_58_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_58_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_58_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.787 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.869 seconds; current allocated memory: 1.648 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_358.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_358.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_358.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_358 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_358 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.648 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_358.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_358.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_358.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_359 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_359 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_59_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_59_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_59_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_59_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_59_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_59_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_59_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_59_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.784 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.864 seconds; current allocated memory: 1.649 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_359.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_359.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_359.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_359 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_359 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.649 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_359.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_359.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_359.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_360 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_360 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_60_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_60_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_60_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_60_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_60_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_60_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_60_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_60_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.847 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.929 seconds; current allocated memory: 1.650 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_360.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_360.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_360.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_360 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_360 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.651 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_360.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_360.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_360.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_361 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_361 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_61_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_61_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_61_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_61_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_61_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_61_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_61_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_61_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.044 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.855 seconds; current allocated memory: 1.651 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_361.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_361.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_361.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_361 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_361 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.651 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_361.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_361.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_361.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_362 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_362 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_62_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_62_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_62_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_62_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_62_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_62_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_62_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_62_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.765 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.846 seconds; current allocated memory: 1.652 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_362.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_362.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_362.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_362 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_362 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.652 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_362.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_362.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_362.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_363 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_363 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_63_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_63_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_63_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_63_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_63_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_63_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_63_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_63_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.779 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.861 seconds; current allocated memory: 1.653 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_363.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_363.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_363.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_363 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_363 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.653 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_363.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_363.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_363.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_364 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_364 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_64_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_64_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_64_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_64_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_64_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_64_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_64_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_64_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.888 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.972 seconds; current allocated memory: 1.654 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_364.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_364.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_364.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_364 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_364 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.655 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_364.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_364.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_364.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_365 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_365 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_65_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_65_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_65_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_65_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_65_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_65_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_65_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_65_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.089 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.798 seconds; current allocated memory: 1.655 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_365.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_365.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_365.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_365 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_365 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.655 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_365.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_365.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_365.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_366 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_366 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_66_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_66_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_66_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_66_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_66_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_66_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_66_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_66_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.705 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.792 seconds; current allocated memory: 1.656 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_366.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_366.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_366.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_366 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_366 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.127 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.657 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_366.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_366.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_366.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_367 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_367 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_67_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_67_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_67_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_67_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_67_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_67_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_67_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_67_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.591 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.751 seconds; current allocated memory: 1.658 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_367.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_367.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_367.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_367 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_367 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.173 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.658 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_367.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_367.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_367.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_368 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_368 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_68_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_68_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_68_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_68_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_68_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_68_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_68_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_68_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.672 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.805 seconds; current allocated memory: 1.658 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_368.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_368.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_368.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_368 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_368 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.104 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.658 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_368.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_368.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_368.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_369 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_369 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_69_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_69_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_69_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_69_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_69_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_69_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_69_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_69_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.105 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.883 seconds; current allocated memory: 1.659 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_369.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_369.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_369.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_369 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_369 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.155 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.659 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_369.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_369.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_369.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_370 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_370 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_70_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_70_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_70_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_70_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_70_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_70_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_70_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_70_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.556 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.691 seconds; current allocated memory: 1.660 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_370.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_370.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_370.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_370 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_370 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.661 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_370.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_370.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_370.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_371 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_371 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_71_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_71_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_71_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_71_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_71_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_71_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_71_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_71_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.7 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.792 seconds; current allocated memory: 1.661 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_371.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_371.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_371.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_371 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_371 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.662 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_371.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_371.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_371.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_372 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_372 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_72_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_72_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_72_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_72_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_72_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_72_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_72_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_72_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.785 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.882 seconds; current allocated memory: 1.662 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_372.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_372.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_372.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_372 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_372 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.123 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.662 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_372.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_372.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_372.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_373 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_373 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_73_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_73_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_73_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_73_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_73_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_73_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_73_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_73_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.045 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.809 seconds; current allocated memory: 1.664 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_373.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_373.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_373.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_373 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_373 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.104 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.664 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_373.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_373.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_373.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_374 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_374 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_74_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_74_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_74_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_74_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_74_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_74_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_74_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_74_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.724 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.816 seconds; current allocated memory: 1.665 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_374.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_374.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_374.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_374 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_374 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.665 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_374.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_374.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_374.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_375 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_375 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_75_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_75_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_75_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_75_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_75_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_75_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_75_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_75_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.751 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.841 seconds; current allocated memory: 1.665 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_375.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_375.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_375.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_375 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_375 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.666 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_375.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_375.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_375.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_376 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_376 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_76_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_76_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_76_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_76_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_76_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_76_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_76_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_76_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.809 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.898 seconds; current allocated memory: 1.667 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_376.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_376.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_376.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_376 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_376 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.667 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_376.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_376.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_376.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_377 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_377 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_77_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_77_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_77_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_77_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_77_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_77_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_77_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_77_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.06 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.841 seconds; current allocated memory: 1.668 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_377.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_377.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_377.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_377 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_377 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.668 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_377.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_377.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_377.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_378 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_378 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_78_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_78_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_78_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_78_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_78_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_78_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_78_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_78_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.732 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.823 seconds; current allocated memory: 1.668 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_378.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_378.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_378.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_378 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_378 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.669 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_378.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_378.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_378.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_379 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_379 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_79_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_79_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_79_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_79_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_79_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_79_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_79_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_79_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.742 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.838 seconds; current allocated memory: 1.669 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_379.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_379.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_379.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_379 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_379 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.669 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_379.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_379.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_379.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_380 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_380 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_80_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_80_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_80_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_80_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_80_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_80_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_80_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_80_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.816 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.911 seconds; current allocated memory: 1.670 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_380.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_380.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_380.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_380 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_380 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.112 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.670 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_380.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_380.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_380.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_381 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_381 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_81_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_81_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_81_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_81_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_81_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_81_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_81_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_81_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.053 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.807 seconds; current allocated memory: 1.671 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_381.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_381.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_381.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_381 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_381 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.671 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_381.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_381.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_381.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_382 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_382 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_82_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_82_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_82_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_82_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_82_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_82_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_82_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_82_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.731 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.828 seconds; current allocated memory: 1.673 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_382.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_382.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_382.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_382 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_382 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.673 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_382.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_382.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_382.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_383 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_383 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_83_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_83_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_83_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_83_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_83_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_83_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_83_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_83_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.704 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.802 seconds; current allocated memory: 1.674 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_383.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_383.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_383.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_383 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_383 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.674 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_383.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_383.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_383.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_384 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_384 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_84_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_84_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_84_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_84_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_84_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_84_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_84_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_84_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.801 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.896 seconds; current allocated memory: 1.674 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_384.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_384.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_384.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_384 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_384 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.675 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_384.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_384.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_384.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_385 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_385 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_85_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_85_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_85_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_85_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_85_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_85_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_85_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_85_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.065 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.83 seconds; current allocated memory: 1.675 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_385.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_385.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_385.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_385 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_385 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.675 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_385.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_385.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_385.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_386 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_386 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_86_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_86_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_86_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_86_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_86_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_86_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_86_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_86_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.712 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.813 seconds; current allocated memory: 1.676 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_386.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_386.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_386.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_386 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_386 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.111 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.677 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_386.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_386.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_386.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_387 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_387 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_87_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_87_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_87_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_87_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_87_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_87_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_87_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_87_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.708 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.809 seconds; current allocated memory: 1.677 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_387.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_387.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_387.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_387 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_387 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.677 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_387.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_387.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_387.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_388 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_388 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_88_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_88_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_88_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_88_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_88_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_88_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_88_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_88_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.794 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.891 seconds; current allocated memory: 1.679 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_388.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_388.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_388.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_388 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_388 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.679 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_388.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_388.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_388.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_389 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_389 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_89_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_89_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_89_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_89_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_89_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_89_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_89_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_89_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.055 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.804 seconds; current allocated memory: 1.679 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_389.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_389.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_389.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_389 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_389 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.680 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_389.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_389.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_389.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_390 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_390 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_90_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_90_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_90_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_90_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_90_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_90_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_90_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_90_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.705 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.805 seconds; current allocated memory: 1.681 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_390.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_390.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_390.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_390 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_390 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.681 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_390.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_390.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_390.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_391 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_391 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_91_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_91_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_91_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_91_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_91_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_91_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_91_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_91_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.706 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.808 seconds; current allocated memory: 1.683 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_391.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_391.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_391.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_391 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_391 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.684 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_391.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_391.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_391.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_392 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_392 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_92_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_92_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_92_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_92_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_92_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_92_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_92_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_92_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.781 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.887 seconds; current allocated memory: 1.684 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_392.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_392.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_392.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_392 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_392 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.684 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_392.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_392.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_392.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_393 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_393 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_93_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_93_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_93_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_93_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_93_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_93_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_93_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_93_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.058 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.789 seconds; current allocated memory: 1.685 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_393.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_393.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_393.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_393 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_393 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.685 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_393.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_393.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_393.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_394 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_394 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_94_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_94_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_94_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_94_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_94_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_94_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_94_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_94_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.685 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.789 seconds; current allocated memory: 1.686 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_394.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_394.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_394.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_394 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_394 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.687 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_394.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_394.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_394.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_395 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_395 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_95_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_95_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_95_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_95_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_95_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_95_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_95_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_95_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.682 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.794 seconds; current allocated memory: 1.688 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_395.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_395.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_395.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_395 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_395 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.127 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.688 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_395.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_395.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_395.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_396 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_396 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_96_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_96_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_96_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_96_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_96_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_96_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_96_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_96_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.795 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.904 seconds; current allocated memory: 1.689 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_396.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_396.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_396.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_396 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_396 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.134 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.689 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_396.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_396.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_396.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_397 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_397 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_97_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_97_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_97_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_97_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_97_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_97_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_97_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_97_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.095 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.792 seconds; current allocated memory: 1.690 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_397.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_397.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_397.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_397 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_397 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.185 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.690 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_397.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_397.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_397.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_398 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_398 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_98_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_98_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_98_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_98_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_98_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_98_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_98_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_98_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.556 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.724 seconds; current allocated memory: 1.691 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_398.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_398.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_398.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_398 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_398 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.136 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.691 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_398.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_398.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_398.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_399 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_31_399 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_99_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_99_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_99_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_99_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_99_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_99_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_99_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_99_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.572 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.73 seconds; current allocated memory: 1.692 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_399.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_399.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_31_399.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_31_399 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_31_399 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.162 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.692 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_399.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_399.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_31_399.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR 
Execute       schedule -model SABR 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 15.386 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 15.557 seconds; current allocated memory: 1.755 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Command       syn_report done; 3.2 sec.
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.sched.adb -f 
Command       db_write done; 0.523 sec.
INFO-FLOW: Finish scheduling SABR.
Execute       set_default_model SABR 
Execute       bind -model SABR 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 6.004 seconds; current allocated memory: 1.813 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Command       syn_report done; 3.448 sec.
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.bind.adb -f 
Command       db_write done; 0.872 sec.
INFO-FLOW: Finish binding SABR.
Execute       get_model_list SABR -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess pow_generic<double> 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_3 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_31 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_32 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_33 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_34 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_35 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_36 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_37 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_38 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_39 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_310 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_311 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_312 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_313 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_314 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_315 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_316 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_317 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_318 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_319 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_320 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_321 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_322 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_323 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_324 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_325 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_326 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_327 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_328 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_329 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_330 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_331 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_332 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_333 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_334 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_335 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_336 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_337 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_338 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_339 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_340 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_341 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_342 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_343 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_344 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_345 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_346 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_347 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_348 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_349 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_350 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_351 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_352 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_353 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_354 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_355 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_356 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_357 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_358 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_359 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_360 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_361 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_362 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_363 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_364 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_365 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_366 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_367 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_368 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_369 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_370 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_371 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_372 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_373 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_374 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_375 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_376 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_377 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_378 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_379 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_380 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_381 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_382 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_383 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_384 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_385 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_386 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_387 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_388 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_389 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_390 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_391 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_392 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_393 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_394 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_395 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_396 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_397 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_398 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_31_399 
Execute       rtl_gen_preprocess SABR 
INFO-FLOW: Model list for RTL generation: pow_generic<double> SABR_Pipeline_VITIS_LOOP_31_3 SABR_Pipeline_VITIS_LOOP_31_31 SABR_Pipeline_VITIS_LOOP_31_32 SABR_Pipeline_VITIS_LOOP_31_33 SABR_Pipeline_VITIS_LOOP_31_34 SABR_Pipeline_VITIS_LOOP_31_35 SABR_Pipeline_VITIS_LOOP_31_36 SABR_Pipeline_VITIS_LOOP_31_37 SABR_Pipeline_VITIS_LOOP_31_38 SABR_Pipeline_VITIS_LOOP_31_39 SABR_Pipeline_VITIS_LOOP_31_310 SABR_Pipeline_VITIS_LOOP_31_311 SABR_Pipeline_VITIS_LOOP_31_312 SABR_Pipeline_VITIS_LOOP_31_313 SABR_Pipeline_VITIS_LOOP_31_314 SABR_Pipeline_VITIS_LOOP_31_315 SABR_Pipeline_VITIS_LOOP_31_316 SABR_Pipeline_VITIS_LOOP_31_317 SABR_Pipeline_VITIS_LOOP_31_318 SABR_Pipeline_VITIS_LOOP_31_319 SABR_Pipeline_VITIS_LOOP_31_320 SABR_Pipeline_VITIS_LOOP_31_321 SABR_Pipeline_VITIS_LOOP_31_322 SABR_Pipeline_VITIS_LOOP_31_323 SABR_Pipeline_VITIS_LOOP_31_324 SABR_Pipeline_VITIS_LOOP_31_325 SABR_Pipeline_VITIS_LOOP_31_326 SABR_Pipeline_VITIS_LOOP_31_327 SABR_Pipeline_VITIS_LOOP_31_328 SABR_Pipeline_VITIS_LOOP_31_329 SABR_Pipeline_VITIS_LOOP_31_330 SABR_Pipeline_VITIS_LOOP_31_331 SABR_Pipeline_VITIS_LOOP_31_332 SABR_Pipeline_VITIS_LOOP_31_333 SABR_Pipeline_VITIS_LOOP_31_334 SABR_Pipeline_VITIS_LOOP_31_335 SABR_Pipeline_VITIS_LOOP_31_336 SABR_Pipeline_VITIS_LOOP_31_337 SABR_Pipeline_VITIS_LOOP_31_338 SABR_Pipeline_VITIS_LOOP_31_339 SABR_Pipeline_VITIS_LOOP_31_340 SABR_Pipeline_VITIS_LOOP_31_341 SABR_Pipeline_VITIS_LOOP_31_342 SABR_Pipeline_VITIS_LOOP_31_343 SABR_Pipeline_VITIS_LOOP_31_344 SABR_Pipeline_VITIS_LOOP_31_345 SABR_Pipeline_VITIS_LOOP_31_346 SABR_Pipeline_VITIS_LOOP_31_347 SABR_Pipeline_VITIS_LOOP_31_348 SABR_Pipeline_VITIS_LOOP_31_349 SABR_Pipeline_VITIS_LOOP_31_350 SABR_Pipeline_VITIS_LOOP_31_351 SABR_Pipeline_VITIS_LOOP_31_352 SABR_Pipeline_VITIS_LOOP_31_353 SABR_Pipeline_VITIS_LOOP_31_354 SABR_Pipeline_VITIS_LOOP_31_355 SABR_Pipeline_VITIS_LOOP_31_356 SABR_Pipeline_VITIS_LOOP_31_357 SABR_Pipeline_VITIS_LOOP_31_358 SABR_Pipeline_VITIS_LOOP_31_359 SABR_Pipeline_VITIS_LOOP_31_360 SABR_Pipeline_VITIS_LOOP_31_361 SABR_Pipeline_VITIS_LOOP_31_362 SABR_Pipeline_VITIS_LOOP_31_363 SABR_Pipeline_VITIS_LOOP_31_364 SABR_Pipeline_VITIS_LOOP_31_365 SABR_Pipeline_VITIS_LOOP_31_366 SABR_Pipeline_VITIS_LOOP_31_367 SABR_Pipeline_VITIS_LOOP_31_368 SABR_Pipeline_VITIS_LOOP_31_369 SABR_Pipeline_VITIS_LOOP_31_370 SABR_Pipeline_VITIS_LOOP_31_371 SABR_Pipeline_VITIS_LOOP_31_372 SABR_Pipeline_VITIS_LOOP_31_373 SABR_Pipeline_VITIS_LOOP_31_374 SABR_Pipeline_VITIS_LOOP_31_375 SABR_Pipeline_VITIS_LOOP_31_376 SABR_Pipeline_VITIS_LOOP_31_377 SABR_Pipeline_VITIS_LOOP_31_378 SABR_Pipeline_VITIS_LOOP_31_379 SABR_Pipeline_VITIS_LOOP_31_380 SABR_Pipeline_VITIS_LOOP_31_381 SABR_Pipeline_VITIS_LOOP_31_382 SABR_Pipeline_VITIS_LOOP_31_383 SABR_Pipeline_VITIS_LOOP_31_384 SABR_Pipeline_VITIS_LOOP_31_385 SABR_Pipeline_VITIS_LOOP_31_386 SABR_Pipeline_VITIS_LOOP_31_387 SABR_Pipeline_VITIS_LOOP_31_388 SABR_Pipeline_VITIS_LOOP_31_389 SABR_Pipeline_VITIS_LOOP_31_390 SABR_Pipeline_VITIS_LOOP_31_391 SABR_Pipeline_VITIS_LOOP_31_392 SABR_Pipeline_VITIS_LOOP_31_393 SABR_Pipeline_VITIS_LOOP_31_394 SABR_Pipeline_VITIS_LOOP_31_395 SABR_Pipeline_VITIS_LOOP_31_396 SABR_Pipeline_VITIS_LOOP_31_397 SABR_Pipeline_VITIS_LOOP_31_398 SABR_Pipeline_VITIS_LOOP_31_399 SABR
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pow_generic<double> -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_52ns_32s_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_99_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77ns_6ns_82_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_54s_131_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_82ns_6ns_87_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_87ns_6ns_92_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_92ns_6ns_97_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_8_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
INFO: [HLS 200-2168] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
Command       create_rtl_model done; 2.344 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.9 seconds; current allocated memory: 1.824 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_pow_generic_double_s 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_pow_generic_double_s 
Execute       syn_report -csynth -model pow_generic<double> -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/pow_generic_double_s_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model pow_generic<double> -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/pow_generic_double_s_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model pow_generic<double> -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model pow_generic<double> -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.adb 
Execute       db_write -model pow_generic<double> -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pow_generic<double> -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_3 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_3' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_3'.
Command       create_rtl_model done; 0.656 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.548 seconds; current allocated memory: 1.832 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_3 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_3 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_3 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_3 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_3 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_3_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_3 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_3_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_3 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_3.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_3 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_3.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_3 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_3 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_31 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_31.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_31' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_31'.
Command       create_rtl_model done; 0.597 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.813 seconds; current allocated memory: 1.835 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_31 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_31 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_31 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_31 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_31 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_31_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_31 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_31_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_31 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_31.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_31 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_31.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_31 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_31 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_32 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_32.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_32' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_32'.
Command       create_rtl_model done; 1.055 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.275 seconds; current allocated memory: 1.837 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_32 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_32 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_32 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_32 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_32 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_32_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_32 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_32_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_32 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_32.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_32 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_32.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_32 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_32 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_33 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_33.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_33' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_33'.
Command       create_rtl_model done; 0.604 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 1.841 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_33 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_33 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_33 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_33 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_33 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_33_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_33 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_33_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_33 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_33.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_33 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_33.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_33 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_33 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_34 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_34.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_34' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_34'.
Command       create_rtl_model done; 0.972 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.195 seconds; current allocated memory: 1.844 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_34 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_34 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_34 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_34 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_34 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_34_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_34 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_34_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_34 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_34.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_34 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_34.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_34 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_34 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_34 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_35 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_35.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_35' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_35'.
Command       create_rtl_model done; 0.605 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 1.846 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_35 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_35 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_35 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_35 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_35 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_35_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_35 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_35_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_35 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_35.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_35 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_35.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_35 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_35 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_35 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_36 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_36.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_36' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_36'.
Command       create_rtl_model done; 0.608 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 1.849 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_36 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_36 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_36 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_36 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_36 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_36_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_36 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_36_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_36 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_36.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_36 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_36.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_36 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_36 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_36 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_37 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_37.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_37' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_37'.
Command       create_rtl_model done; 1.029 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.243 seconds; current allocated memory: 1.852 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_37 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_37 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_37 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_37 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_37 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_37_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_37 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_37_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_37 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_37.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_37 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_37.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_37 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_37 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_37 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_38 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_38.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_38' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_38'.
Command       create_rtl_model done; 0.623 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 1.854 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_38 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_38 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_38 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_38 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_38 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_38_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_38 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_38_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_38 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_38.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_38 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_38.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_38 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_38 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_38 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_39 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_39.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_39' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_39'.
Command       create_rtl_model done; 1.018 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.237 seconds; current allocated memory: 1.857 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_39 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_39 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_39 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_39 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_39 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_39_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_39 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_39_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_39 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_39.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_39 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_39.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_39 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_39 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_310 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_310.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_310' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_310'.
Command       create_rtl_model done; 0.617 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 1.860 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_310 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_310 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_310 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_310 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_310 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_310_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_310 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_310_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_310 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_310.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_310 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_310.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_310 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_310 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_310 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_311 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_311.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_311' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_311'.
Command       create_rtl_model done; 1 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.226 seconds; current allocated memory: 1.861 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_311 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_311 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_311 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_311 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_311 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_311_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_311 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_311_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_311 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_311.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_311 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_311.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_311 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_311 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_311 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_312 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_312.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_312' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_312'.
Command       create_rtl_model done; 0.72 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.942 seconds; current allocated memory: 1.865 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_312 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_312 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_312 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_312 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_312 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_312_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_312 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_312_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_312 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_312.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_312 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_312.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_312 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_312 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_312 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_313 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_313.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_313' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_313'.
Command       create_rtl_model done; 0.902 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.125 seconds; current allocated memory: 1.867 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_313 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_313 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_313 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_313 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_313 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_313_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_313 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_313_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_313 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_313.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_313 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_313.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_313 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_313 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_313 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_314 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_314.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_314' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_314'.
Command       create_rtl_model done; 0.624 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 1.870 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_314 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_314 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_314 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_314 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_314 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_314_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_314 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_314_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_314 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_314.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_314 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_314.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_314 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_314 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_314 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_315 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_315.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_315' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_315'.
Command       create_rtl_model done; 0.631 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.852 seconds; current allocated memory: 1.873 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_315 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_315 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_315 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_315 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_315 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_315_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_315 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_315_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_315 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_315.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_315 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_315.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_315 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_315 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_315 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_316 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_316.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_316' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_316'.
Command       create_rtl_model done; 0.993 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.217 seconds; current allocated memory: 1.877 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_316 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_316 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_316 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_316 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_316 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_316_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_316 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_316_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_316 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_316.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_316 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_316.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_316 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_316 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_316 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_317 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_317.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_317' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_317'.
Command       create_rtl_model done; 0.733 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.966 seconds; current allocated memory: 1.878 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_317 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_317 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_317 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_317 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_317 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_317_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_317 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_317_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_317 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_317.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_317 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_317.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_317 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_317 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_317 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_318 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_318.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_318' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_318'.
Command       create_rtl_model done; 0.881 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 1.882 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_318 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_318 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_318 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_318 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_318 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_318_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_318 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_318_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_318 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_318.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_318 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_318.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_318 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_318 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_318 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_319 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_319.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_319' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_319'.
Command       create_rtl_model done; 0.649 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 1.885 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_319 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_319 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_319 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_319 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_319 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_319_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_319 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_319_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_319 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_319.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_319 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_319.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_319 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_319 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_319 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_320 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_320.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_320' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_320'.
Command       create_rtl_model done; 0.95 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.887 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_320 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_320 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_320 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_320 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_320 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_320_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_320 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_320_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_320 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_320.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_320 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_320.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_320 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_320 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_320 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_321 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_321.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_321' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_321'.
Command       create_rtl_model done; 0.646 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 1.889 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_321 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_321 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_321 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_321 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_321 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_321_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_321 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_321_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_321 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_321.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_321 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_321.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_321 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_321 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_321 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_322 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_322.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_322' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_322'.
Command       create_rtl_model done; 1.035 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.264 seconds; current allocated memory: 1.892 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_322 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_322 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_322 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_322 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_322 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_322_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_322 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_322_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_322 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_322.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_322 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_322.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_322 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_322 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_322 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_323 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_323.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_323' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_323'.
Command       create_rtl_model done; 0.675 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.895 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_323 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_323 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_323 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_323 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_323 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_323_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_323 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_323_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_323 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_323.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_323 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_323.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_323 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_323 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_323 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_324 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_324.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_324' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_324'.
Command       create_rtl_model done; 0.664 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.898 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_324 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_324 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_324 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_324 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_324 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_324_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_324 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_324_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_324 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_324.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_324 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_324.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_324 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_324 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_324 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_325 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_325.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_325' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_325'.
Command       create_rtl_model done; 0.953 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.902 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_325 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_325 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_325 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_325 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_325 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_325_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_325 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_325_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_325 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_325.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_325 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_325.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_325 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_325 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_325 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_326 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_326.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_326' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_326'.
Command       create_rtl_model done; 0.669 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.904 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_326 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_326 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_326 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_326 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_326 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_326_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_326 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_326_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_326 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_326.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_326 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_326.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_326 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_326 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_326 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_327 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_327.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_327' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_327'.
Command       create_rtl_model done; 0.967 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.199 seconds; current allocated memory: 1.906 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_327 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_327 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_327 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_327 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_327 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_327_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_327 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_327_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_327 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_327.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_327 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_327.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_327 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_327 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_327 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_328 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_328.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_328' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_328'.
Command       create_rtl_model done; 0.68 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.944 seconds; current allocated memory: 1.909 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_328 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_328 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_328 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_328 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_328 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_328_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_328 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_328_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_328 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_328.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_328 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_328.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_328 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_328 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_328 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_329 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_329.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_329' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_329'.
Command       create_rtl_model done; 0.895 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 1.912 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_329 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_329 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_329 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_329 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_329 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_329_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_329 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_329_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_329 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_329.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_329 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_329.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_329 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_329 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_329 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_330 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_330.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_330' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_330'.
Command       create_rtl_model done; 0.675 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 1.915 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_330 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_330 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_330 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_330 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_330 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_330_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_330 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_330_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_330 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_330.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_330 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_330.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_330 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_330 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_330 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_331 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_331.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_331' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_331'.
Command       create_rtl_model done; 0.924 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.159 seconds; current allocated memory: 1.916 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_331 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_331 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_331 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_331 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_331 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_331_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_331 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_331_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_331 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_331.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_331 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_331.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_331 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_331 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_331 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_332 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_332.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_332' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_332'.
Command       create_rtl_model done; 0.793 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.034 seconds; current allocated memory: 1.919 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_332 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_332 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_332 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_332 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_332 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_332_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_332 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_332_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_332 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_332.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_332 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_332.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_332 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_332 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_332 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_333 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_333.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_333' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_333'.
Command       create_rtl_model done; 0.705 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.938 seconds; current allocated memory: 1.923 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_333 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_333 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_333 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_333 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_333 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_333_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_333 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_333_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_333 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_333.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_333 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_333.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_333 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_333 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_333 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_334 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_334.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_334' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_334'.
Command       create_rtl_model done; 0.888 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.926 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_334 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_334 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_334 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_334 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_334 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_334_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_334 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_334_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_334 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_334.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_334 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_334.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_334 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_334 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_334 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_335 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_335.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_335' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_335'.
Command       create_rtl_model done; 0.706 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.947 seconds; current allocated memory: 1.928 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_335 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_335 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_335 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_335 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_335 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_335_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_335 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_335_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_335 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_335.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_335 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_335.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_335 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_335 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_335 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_336 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_336.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_336' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_336'.
Command       create_rtl_model done; 0.904 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.147 seconds; current allocated memory: 1.932 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_336 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_336 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_336 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_336 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_336 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_336_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_336 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_336_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_336 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_336.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_336 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_336.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_336 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_336 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_336 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_337 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_337.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_337' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_337'.
Command       create_rtl_model done; 0.761 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 1.934 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_337 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_337 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_337 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_337 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_337 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_337_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_337 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_337_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_337 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_337.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_337 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_337.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_337 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_337 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_337 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_338 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_338.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_338' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_338'.
Command       create_rtl_model done; 0.8 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.065 seconds; current allocated memory: 1.936 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_338 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_338 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_338 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_338 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_338 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_338_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_338 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_338_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_338 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_338.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_338 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_338.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_338 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_338 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_338 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_339 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_339.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_339' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_339'.
Command       create_rtl_model done; 0.718 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.962 seconds; current allocated memory: 1.940 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_339 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_339 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_339 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_339 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_339 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_339_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_339 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_339_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_339 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_339.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_339 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_339.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_339 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_339 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_339 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_340 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_340.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_340' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_340'.
Command       create_rtl_model done; 0.862 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.941 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_340 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_340 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_340 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_340 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_340 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_340_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_340 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_340_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_340 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_340.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_340 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_340.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_340 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_340 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_340 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_341 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_341.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_341' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_341'.
Command       create_rtl_model done; 0.746 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.987 seconds; current allocated memory: 1.946 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_341 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_341 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_341 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_341 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_341 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_341_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_341 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_341_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_341 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_341.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_341 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_341.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_341 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_341 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_341 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_342 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_342.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_342' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_342'.
Command       create_rtl_model done; 0.791 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.045 seconds; current allocated memory: 1.949 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_342 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_342 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_342 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_342 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_342 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_342_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_342 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_342_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_342 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_342.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_342 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_342.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_342 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_342 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_342 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_343 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_343.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_343' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_343'.
Command       create_rtl_model done; 0.791 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 1.950 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_343 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_343 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_343 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_343 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_343 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_343_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_343 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_343_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_343 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_343.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_343 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_343.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_343 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_343 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_343 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_344 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_344.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_344' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_344'.
Command       create_rtl_model done; 0.727 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.974 seconds; current allocated memory: 1.953 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_344 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_344 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_344 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_344 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_344 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_344_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_344 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_344_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_344 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_344.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_344 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_344.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_344 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_344 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_344 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_345 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_345.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_345' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_345'.
Command       create_rtl_model done; 0.875 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 1.955 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_345 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_345 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_345 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_345 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_345 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_345_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_345 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_345_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_345 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_345.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_345 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_345.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_345 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_345 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_345 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_346 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_346.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_346' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_346'.
Command       create_rtl_model done; 0.771 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.026 seconds; current allocated memory: 1.958 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_346 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_346 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_346 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_346 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_346 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_346_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_346 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_346_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_346 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_346.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_346 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_346.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_346 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_346 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_346 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_347 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_347.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_347' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_347'.
Command       create_rtl_model done; 0.846 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 1.961 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_347 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_347 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_347 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_347 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_347 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_347_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_347 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_347_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_347 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_347.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_347 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_347.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_347 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_347 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_347 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_348 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_348.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_348' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_348'.
Command       create_rtl_model done; 0.774 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 1.964 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_348 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_348 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_348 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_348 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_348 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_348_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_348 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_348_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_348 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_348.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_348 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_348.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_348 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_348 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_348 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_349 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_349.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_349' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_349'.
Command       create_rtl_model done; 0.779 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 1.965 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_349 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_349 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_349 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_349 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_349 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_349_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_349 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_349_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_349 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_349.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_349 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_349.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_349 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_349 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_349 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_350 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_350.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_350' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_350'.
Command       create_rtl_model done; 0.756 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.999 seconds; current allocated memory: 1.969 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_350 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_350 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_350 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_350 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_350 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_350_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_350 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_350_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_350 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_350.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_350 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_350.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_350 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_350 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_350 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_351 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_351.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_351' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_351'.
Command       create_rtl_model done; 0.741 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.971 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_351 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_351 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_351 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_351 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_351 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_351_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_351 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_351_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_351 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_351.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_351 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_351.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_351 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_351 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_351 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_352 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_352.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_352' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_352'.
Command       create_rtl_model done; 0.84 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.095 seconds; current allocated memory: 1.975 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_352 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_352 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_352 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_352 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_352 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_352_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_352 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_352_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_352 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_352.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_352 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_352.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_352 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_352 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_352 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_353 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_353.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_353' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_353'.
Command       create_rtl_model done; 0.744 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.992 seconds; current allocated memory: 1.978 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_353 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_353 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_353 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_353 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_353 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_353_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_353 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_353_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_353 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_353.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_353 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_353.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_353 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_353 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_353 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_354 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_354.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_354' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_354'.
Command       create_rtl_model done; 0.862 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.107 seconds; current allocated memory: 1.980 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_354 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_354 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_354 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_354 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_354 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_354_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_354 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_354_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_354 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_354.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_354 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_354.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_354 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_354 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_354 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_355 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_355.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_355' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_355'.
Command       create_rtl_model done; 0.755 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.998 seconds; current allocated memory: 1.983 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_355 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_355 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_355 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_355 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_355 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_355_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_355 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_355_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_355 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_355.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_355 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_355.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_355 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_355 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_355 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_356 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_356.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_356' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_356'.
Command       create_rtl_model done; 0.829 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.074 seconds; current allocated memory: 1.985 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_356 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_356 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_356 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_356 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_356 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_356_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_356 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_356_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_356 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_356.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_356 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_356.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_356 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_356 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_356 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_357 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_357.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_357' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_357'.
Command       create_rtl_model done; 0.821 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 1.988 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_357 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_357 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_357 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_357 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_357 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_357_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_357 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_357_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_357 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_357.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_357 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_357.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_357 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_357 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_357 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_358 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_358.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_358' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_358'.
Command       create_rtl_model done; 0.761 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 1.991 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_358 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_358 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_358 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_358 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_358 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_358_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_358 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_358_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_358 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_358.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_358 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_358.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_358 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_358 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_358 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_359 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_359.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_359' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_359'.
Command       create_rtl_model done; 0.776 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.023 seconds; current allocated memory: 1.994 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_359 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_359 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_359 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_359 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_359 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_359_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_359 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_359_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_359 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_359.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_359 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_359.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_359 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_359 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_359 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_360 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_360.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_360' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_360'.
Command       create_rtl_model done; 0.79 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.044 seconds; current allocated memory: 1.996 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_360 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_360 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_360 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_360 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_360 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_360_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_360 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_360_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_360 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_360.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_360 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_360.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_360 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_360 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_360 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_361 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_361.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_361' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_361'.
Command       create_rtl_model done; 0.796 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 1.999 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_361 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_361 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_361 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_361 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_361 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_361_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_361 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_361_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_361 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_361.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_361 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_361.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_361 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_361 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_361 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_362 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_362.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_362' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_362'.
Command       create_rtl_model done; 0.809 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.001 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_362 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_362 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_362 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_362 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_362 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_362_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_362 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_362_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_362 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_362.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_362 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_362.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_362 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_362 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_362 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_363 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_363.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_363' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_363'.
Command       create_rtl_model done; 0.786 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.038 seconds; current allocated memory: 2.006 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_363 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_363 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_363 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_363 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_363 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_363_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_363 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_363_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_363 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_363.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_363 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_363.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_363 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_363 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_363 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_364 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_364.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_364' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_364'.
Command       create_rtl_model done; 0.784 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 2.007 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_364 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_364 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_364 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_364 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_364 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_364_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_364 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_364_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_364 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_364.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_364 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_364.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_364 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_364 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_364 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_365 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_365.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_365' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_365'.
Command       create_rtl_model done; 0.812 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.057 seconds; current allocated memory: 2.009 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_365 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_365 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_365 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_365 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_365 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_365_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_365 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_365_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_365 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_365.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_365 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_365.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_365 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_365 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_365 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_366 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_366.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_366' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_366'.
Command       create_rtl_model done; 0.794 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.05 seconds; current allocated memory: 2.013 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_366 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_366 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_366 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_366 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_366 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_366_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_366 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_366_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_366 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_366.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_366 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_366.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_366 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_366 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_366 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_367 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_367.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_367' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_367'.
Command       create_rtl_model done; 0.778 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 2.017 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_367 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_367 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_367 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_367 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_367 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_367_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_367 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_367_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_367 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_367.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_367 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_367.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_367 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_367 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_367 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_368 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_368.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_368' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_368'.
Command       create_rtl_model done; 1.134 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.382 seconds; current allocated memory: 2.018 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_368 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_368 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_368 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_368 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_368 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_368_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_368 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_368_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_368 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_368.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_368 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_368.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_368 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_368 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_368 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_369 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_369.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_369' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_369'.
Command       create_rtl_model done; 0.821 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.078 seconds; current allocated memory: 2.022 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_369 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_369 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_369 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_369 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_369 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_369_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_369 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_369_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_369 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_369.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_369 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_369.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_369 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_369 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_369 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_370 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_370.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_370' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_370'.
Command       create_rtl_model done; 0.845 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 2.023 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_370 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_370 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_370 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_370 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_370 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_370_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_370 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_370_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_370 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_370.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_370 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_370.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_370 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_370 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_370 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_371 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_371.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_371' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_371'.
Command       create_rtl_model done; 0.842 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.026 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_371 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_371 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_371 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_371 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_371 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_371_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_371 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_371_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_371 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_371.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_371 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_371.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_371 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_371 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_371 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_372 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_372.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_372' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_372'.
Command       create_rtl_model done; 0.807 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 2.031 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_372 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_372 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_372 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_372 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_372 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_372_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_372 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_372_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_372 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_372.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_372 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_372.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_372 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_372 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_372 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_373 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_373.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_373' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_373'.
Command       create_rtl_model done; 0.798 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.059 seconds; current allocated memory: 2.031 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_373 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_373 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_373 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_373 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_373 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_373_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_373 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_373_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_373 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_373.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_373 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_373.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_373 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_373 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_373 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_374 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_374.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_374' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_374'.
Command       create_rtl_model done; 0.803 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.193 seconds; current allocated memory: 2.035 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_374 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_374 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_374 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_374 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_374 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_374_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_374 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_374_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_374 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_374.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_374 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_374.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_374 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_374 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_374 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_375 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_375.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_375' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_375'.
Command       create_rtl_model done; 0.96 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.215 seconds; current allocated memory: 2.037 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_375 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_375 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_375 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_375 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_375 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_375_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_375 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_375_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_375 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_375.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_375 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_375.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_375 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_375 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_375 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_376 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_376.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_376' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_376'.
Command       create_rtl_model done; 0.812 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 2.040 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_376 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_376 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_376 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_376 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_376 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_376_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_376 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_376_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_376 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_376.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_376 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_376.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_376 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_376 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_376 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_377 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_377.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_377' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_377'.
Command       create_rtl_model done; 0.85 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 2.042 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_377 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_377 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_377 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_377 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_377 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_377_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_377 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_377_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_377 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_377.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_377 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_377.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_377 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_377 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_377 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_378 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_378.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_378' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_378'.
Command       create_rtl_model done; 0.841 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.046 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_378 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_378 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_378 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_378 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_378 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_378_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_378 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_378_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_378 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_378.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_378 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_378.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_378 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_378 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_378 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_379 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_379.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_379' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_379'.
Command       create_rtl_model done; 0.848 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 2.049 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_379 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_379 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_379 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_379 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_379 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_379_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_379 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_379_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_379 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_379.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_379 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_379.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_379 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_379 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_379 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_380 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_380.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_380' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_380'.
Command       create_rtl_model done; 0.829 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 2.051 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_380 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_380 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_380 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_380 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_380 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_380_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_380 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_380_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_380 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_380.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_380 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_380.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_380 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_380 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_380 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_381 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_381.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_381' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_381'.
Command       create_rtl_model done; 0.827 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 2.054 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_381 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_381 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_381 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_381 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_381 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_381_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_381 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_381_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_381 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_381.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_381 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_381.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_381 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_381 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_381 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_382 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_382.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_382' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_382'.
Command       create_rtl_model done; 0.837 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 2.056 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_382 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_382 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_382 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_382 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_382 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_382_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_382 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_382_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_382 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_382.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_382 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_382.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_382 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_382 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_382 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_383 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_383.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_383' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_383'.
Command       create_rtl_model done; 0.847 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 2.059 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_383 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_383 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_383 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_383 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_383 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_383_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_383 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_383_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_383 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_383.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_383 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_383.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_383 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_383 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_383 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_384 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_384.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_384' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_384'.
Command       create_rtl_model done; 0.873 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.136 seconds; current allocated memory: 2.062 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_384 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_384 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_384 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_384 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_384 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_384_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_384 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_384_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_384 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_384.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_384 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_384.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_384 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_384 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_384 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_385 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_385.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_385' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_385'.
Command       create_rtl_model done; 0.831 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.091 seconds; current allocated memory: 2.065 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_385 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_385 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_385 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_385 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_385 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_385_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_385 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_385_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_385 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_385.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_385 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_385.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_385 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_385 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_385 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_386 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_386.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_386' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_386'.
Command       create_rtl_model done; 0.878 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.199 seconds; current allocated memory: 2.068 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_386 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_386 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_386 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_386 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_386 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_386_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_386 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_386_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_386 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_386.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_386 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_386.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_386 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_386 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_386 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_387 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_387.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_387' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_387'.
Command       create_rtl_model done; 0.861 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.070 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_387 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_387 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_387 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_387 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_387 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_387_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_387 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_387_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_387 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_387.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_387 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_387.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_387 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_387 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_387 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_388 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_388.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_388' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_388'.
Command       create_rtl_model done; 0.853 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.073 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_388 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_388 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_388 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_388 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_388 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_388_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_388 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_388_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_388 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_388.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_388 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_388.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_388 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_388 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_388 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_389 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_389.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_389' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_389'.
Command       create_rtl_model done; 0.86 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.126 seconds; current allocated memory: 2.076 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_389 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_389 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_389 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_389 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_389 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_389_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_389 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_389_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_389 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_389.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_389 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_389.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_389 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_389 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_389 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_390 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_390.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_390' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_390'.
Command       create_rtl_model done; 0.881 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.143 seconds; current allocated memory: 2.080 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_390 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_390 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_390 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_390 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_390 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_390_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_390 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_390_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_390 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_390.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_390 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_390.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_390 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_390 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_390 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_391 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_391.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_391' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_391'.
Command       create_rtl_model done; 0.86 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.138 seconds; current allocated memory: 2.082 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_391 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_391 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_391 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_391 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_391 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_391_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_391 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_391_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_391 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_391.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_391 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_391.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_391 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_391 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_391 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_392 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_392.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_392' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_392'.
Command       create_rtl_model done; 1.038 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 2.085 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_392 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_392 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_392 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_392 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_392 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_392_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_392 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_392_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_392 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_392.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_392 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_392.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_392 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_392 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_392 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_393 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_393.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_393' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_393'.
Command       create_rtl_model done; 0.872 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.134 seconds; current allocated memory: 2.088 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_393 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_393 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_393 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_393 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_393 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_393_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_393 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_393_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_393 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_393.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_393 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_393.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_393 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_393 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_393 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_394 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_394.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_394' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_394'.
Command       create_rtl_model done; 0.918 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.188 seconds; current allocated memory: 2.090 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_394 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_394 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_394 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_394 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_394 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_394_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_394 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_394_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_394 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_394.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_394 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_394.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_394 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_394 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_394 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_395 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_395.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_395' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_395'.
Command       create_rtl_model done; 0.908 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.178 seconds; current allocated memory: 2.093 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_395 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_395 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_395 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_395 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_395 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_395_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_395 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_395_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_395 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_395.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_395 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_395.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_395 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_395 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_395 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_396 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_396.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_396' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_396'.
Command       create_rtl_model done; 0.942 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.224 seconds; current allocated memory: 2.097 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_396 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_396 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_396 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_396 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_396 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_396_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_396 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_396_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_396 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_396.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_396 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_396.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_396 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_396 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_396 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_397 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_397.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_397' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_397'.
Command       create_rtl_model done; 0.88 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.172 seconds; current allocated memory: 2.100 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_397 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_397 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_397 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_397 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_397 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_397_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_397 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_397_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_397 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_397.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_397 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_397.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_397 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_397 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_397 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_398 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_398.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_398' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_398'.
Command       create_rtl_model done; 0.882 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.185 seconds; current allocated memory: 2.103 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_398 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_398 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_398 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_398 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_398 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_398_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_398 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_398_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_398 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_398.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_398 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_398.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_398 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_398 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_398 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_31_399 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_399.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_399' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_399'.
Command       create_rtl_model done; 0.923 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.196 seconds; current allocated memory: 2.106 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_399 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_31_399 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_31_399 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_31_399 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_31_399 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_399_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_31_399 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_31_399_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_31_399 -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_399.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_399 -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_399.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_31_399 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_31_399 -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_399 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR -top_prefix  -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_32' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_33' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_34' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_35' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_36' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_37' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_38' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_39' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_40' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_41' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_42' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_43' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_44' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_45' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_46' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_47' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_48' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_49' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_50' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_51' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_52' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_53' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_54' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_55' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_56' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_57' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_58' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_59' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_60' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_61' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_62' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_63' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_64' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_65' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_66' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_67' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_68' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_69' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_70' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_71' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_72' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_73' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_74' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_75' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_76' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_77' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_78' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_79' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_80' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_81' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_82' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_83' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_84' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_85' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_86' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_87' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_88' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_89' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_90' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_91' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_92' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_93' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_94' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_95' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_96' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_97' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_98' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_99' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/sigma_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/rho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/T' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SABR' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'S_0', 'S_1', 'S_2', 'S_3', 'S_4', 'S_5', 'S_6', 'S_7', 'S_8', 'S_9', 'S_10', 'S_11', 'S_12', 'S_13', 'S_14', 'S_15', 'S_16', 'S_17', 'S_18', 'S_19', 'S_20', 'S_21', 'S_22', 'S_23', 'S_24', 'S_25', 'S_26', 'S_27', 'S_28', 'S_29', 'S_30', 'S_31', 'S_32', 'S_33', 'S_34', 'S_35', 'S_36', 'S_37', 'S_38', 'S_39', 'S_40', 'S_41', 'S_42', 'S_43', 'S_44', 'S_45', 'S_46', 'S_47', 'S_48', 'S_49', 'S_50', 'S_51', 'S_52', 'S_53', 'S_54', 'S_55', 'S_56', 'S_57', 'S_58', 'S_59', 'S_60', 'S_61', 'S_62', 'S_63', 'S_64', 'S_65', 'S_66', 'S_67', 'S_68', 'S_69', 'S_70', 'S_71', 'S_72', 'S_73', 'S_74', 'S_75', 'S_76', 'S_77', 'S_78', 'S_79', 'S_80', 'S_81', 'S_82', 'S_83', 'S_84', 'S_85', 'S_86', 'S_87', 'S_88', 'S_89', 'S_90', 'S_91', 'S_92', 'S_93', 'S_94', 'S_95', 'S_96', 'S_97', 'S_98', 'S_99', 'V_0', 'V_1', 'V_2', 'V_3', 'V_4', 'V_5', 'V_6', 'V_7', 'V_8', 'V_9', 'V_10', 'V_11', 'V_12', 'V_13', 'V_14', 'V_15', 'V_16', 'V_17', 'V_18', 'V_19', 'V_20', 'V_21', 'V_22', 'V_23', 'V_24', 'V_25', 'V_26', 'V_27', 'V_28', 'V_29', 'V_30', 'V_31', 'V_32', 'V_33', 'V_34', 'V_35', 'V_36', 'V_37', 'V_38', 'V_39', 'V_40', 'V_41', 'V_42', 'V_43', 'V_44', 'V_45', 'V_46', 'V_47', 'V_48', 'V_49', 'V_50', 'V_51', 'V_52', 'V_53', 'V_54', 'V_55', 'V_56', 'V_57', 'V_58', 'V_59', 'V_60', 'V_61', 'V_62', 'V_63', 'V_64', 'V_65', 'V_66', 'V_67', 'V_68', 'V_69', 'V_70', 'V_71', 'V_72', 'V_73', 'V_74', 'V_75', 'V_76', 'V_77', 'V_78', 'V_79', 'V_80', 'V_81', 'V_82', 'V_83', 'V_84', 'V_85', 'V_86', 'V_87', 'V_88', 'V_89', 'V_90', 'V_91', 'V_92', 'V_93', 'V_94', 'V_95', 'V_96', 'V_97', 'V_98', 'V_99', 'S0', 'r', 'sigma_init', 'alpha', 'beta', 'rho', 'T', 'random_increments_0', 'random_increments_1', 'random_increments_2', 'random_increments_3', 'random_increments_4', 'random_increments_5', 'random_increments_6', 'random_increments_7', 'random_increments_8', 'random_increments_9', 'random_increments_10', 'random_increments_11', 'random_increments_12', 'random_increments_13', 'random_increments_14', 'random_increments_15', 'random_increments_16', 'random_increments_17', 'random_increments_18', 'random_increments_19', 'random_increments_20', 'random_increments_21', 'random_increments_22', 'random_increments_23', 'random_increments_24', 'random_increments_25', 'random_increments_26', 'random_increments_27', 'random_increments_28', 'random_increments_29', 'random_increments_30', 'random_increments_31', 'random_increments_32', 'random_increments_33', 'random_increments_34', 'random_increments_35', 'random_increments_36', 'random_increments_37', 'random_increments_38', 'random_increments_39', 'random_increments_40', 'random_increments_41', 'random_increments_42', 'random_increments_43', 'random_increments_44', 'random_increments_45', 'random_increments_46', 'random_increments_47', 'random_increments_48', 'random_increments_49', 'random_increments_50', 'random_increments_51', 'random_increments_52', 'random_increments_53', 'random_increments_54', 'random_increments_55', 'random_increments_56', 'random_increments_57', 'random_increments_58', 'random_increments_59', 'random_increments_60', 'random_increments_61', 'random_increments_62', 'random_increments_63', 'random_increments_64', 'random_increments_65', 'random_increments_66', 'random_increments_67', 'random_increments_68', 'random_increments_69', 'random_increments_70', 'random_increments_71', 'random_increments_72', 'random_increments_73', 'random_increments_74', 'random_increments_75', 'random_increments_76', 'random_increments_77', 'random_increments_78', 'random_increments_79', 'random_increments_80', 'random_increments_81', 'random_increments_82', 'random_increments_83', 'random_increments_84', 'random_increments_85', 'random_increments_86', 'random_increments_87', 'random_increments_88', 'random_increments_89', 'random_increments_90', 'random_increments_91', 'random_increments_92', 'random_increments_93', 'random_increments_94', 'random_increments_95', 'random_increments_96', 'random_increments_97', 'random_increments_98', 'random_increments_99' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'SABR' is 18864 from HDL expression: ((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_21_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR'.
Command       create_rtl_model done; 23.83 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22 seconds. CPU system time: 1 seconds. Elapsed time: 24.102 seconds; current allocated memory: 2.198 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR -istop -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/vhdl/SABR 
Command       gen_rtl done; 0.547 sec.
Execute       gen_rtl SABR -istop -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/verilog/SABR 
Command       gen_rtl done; 0.436 sec.
Execute       syn_report -csynth -model SABR -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Command       syn_report done; 0.17 sec.
Execute       syn_report -rtlxml -model SABR -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/SABR_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Command       syn_report done; 0.138 sec.
Execute       syn_report -verbosereport -model SABR -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Command       syn_report done; 3.775 sec.
Execute       db_write -model SABR -f -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.adb 
Command       db_write done; 1.035 sec.
Execute       db_write -model SABR -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR -p C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR 
Command       gen_tb_info done; 0.182 sec.
Execute       export_constraint_db -f -tool general -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute       syn_report -designview -model SABR -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.design.xml 
Command       syn_report done; 0.531 sec.
Execute       syn_report -csynthDesign -model SABR -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth.rpt -MHOut C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -wcfg -model SABR -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model SABR -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.protoinst 
Execute       sc_get_clocks SABR 
Execute       sc_get_portdomain SABR 
INFO-FLOW: Model list for RTL component generation: pow_generic<double> SABR_Pipeline_VITIS_LOOP_31_3 SABR_Pipeline_VITIS_LOOP_31_31 SABR_Pipeline_VITIS_LOOP_31_32 SABR_Pipeline_VITIS_LOOP_31_33 SABR_Pipeline_VITIS_LOOP_31_34 SABR_Pipeline_VITIS_LOOP_31_35 SABR_Pipeline_VITIS_LOOP_31_36 SABR_Pipeline_VITIS_LOOP_31_37 SABR_Pipeline_VITIS_LOOP_31_38 SABR_Pipeline_VITIS_LOOP_31_39 SABR_Pipeline_VITIS_LOOP_31_310 SABR_Pipeline_VITIS_LOOP_31_311 SABR_Pipeline_VITIS_LOOP_31_312 SABR_Pipeline_VITIS_LOOP_31_313 SABR_Pipeline_VITIS_LOOP_31_314 SABR_Pipeline_VITIS_LOOP_31_315 SABR_Pipeline_VITIS_LOOP_31_316 SABR_Pipeline_VITIS_LOOP_31_317 SABR_Pipeline_VITIS_LOOP_31_318 SABR_Pipeline_VITIS_LOOP_31_319 SABR_Pipeline_VITIS_LOOP_31_320 SABR_Pipeline_VITIS_LOOP_31_321 SABR_Pipeline_VITIS_LOOP_31_322 SABR_Pipeline_VITIS_LOOP_31_323 SABR_Pipeline_VITIS_LOOP_31_324 SABR_Pipeline_VITIS_LOOP_31_325 SABR_Pipeline_VITIS_LOOP_31_326 SABR_Pipeline_VITIS_LOOP_31_327 SABR_Pipeline_VITIS_LOOP_31_328 SABR_Pipeline_VITIS_LOOP_31_329 SABR_Pipeline_VITIS_LOOP_31_330 SABR_Pipeline_VITIS_LOOP_31_331 SABR_Pipeline_VITIS_LOOP_31_332 SABR_Pipeline_VITIS_LOOP_31_333 SABR_Pipeline_VITIS_LOOP_31_334 SABR_Pipeline_VITIS_LOOP_31_335 SABR_Pipeline_VITIS_LOOP_31_336 SABR_Pipeline_VITIS_LOOP_31_337 SABR_Pipeline_VITIS_LOOP_31_338 SABR_Pipeline_VITIS_LOOP_31_339 SABR_Pipeline_VITIS_LOOP_31_340 SABR_Pipeline_VITIS_LOOP_31_341 SABR_Pipeline_VITIS_LOOP_31_342 SABR_Pipeline_VITIS_LOOP_31_343 SABR_Pipeline_VITIS_LOOP_31_344 SABR_Pipeline_VITIS_LOOP_31_345 SABR_Pipeline_VITIS_LOOP_31_346 SABR_Pipeline_VITIS_LOOP_31_347 SABR_Pipeline_VITIS_LOOP_31_348 SABR_Pipeline_VITIS_LOOP_31_349 SABR_Pipeline_VITIS_LOOP_31_350 SABR_Pipeline_VITIS_LOOP_31_351 SABR_Pipeline_VITIS_LOOP_31_352 SABR_Pipeline_VITIS_LOOP_31_353 SABR_Pipeline_VITIS_LOOP_31_354 SABR_Pipeline_VITIS_LOOP_31_355 SABR_Pipeline_VITIS_LOOP_31_356 SABR_Pipeline_VITIS_LOOP_31_357 SABR_Pipeline_VITIS_LOOP_31_358 SABR_Pipeline_VITIS_LOOP_31_359 SABR_Pipeline_VITIS_LOOP_31_360 SABR_Pipeline_VITIS_LOOP_31_361 SABR_Pipeline_VITIS_LOOP_31_362 SABR_Pipeline_VITIS_LOOP_31_363 SABR_Pipeline_VITIS_LOOP_31_364 SABR_Pipeline_VITIS_LOOP_31_365 SABR_Pipeline_VITIS_LOOP_31_366 SABR_Pipeline_VITIS_LOOP_31_367 SABR_Pipeline_VITIS_LOOP_31_368 SABR_Pipeline_VITIS_LOOP_31_369 SABR_Pipeline_VITIS_LOOP_31_370 SABR_Pipeline_VITIS_LOOP_31_371 SABR_Pipeline_VITIS_LOOP_31_372 SABR_Pipeline_VITIS_LOOP_31_373 SABR_Pipeline_VITIS_LOOP_31_374 SABR_Pipeline_VITIS_LOOP_31_375 SABR_Pipeline_VITIS_LOOP_31_376 SABR_Pipeline_VITIS_LOOP_31_377 SABR_Pipeline_VITIS_LOOP_31_378 SABR_Pipeline_VITIS_LOOP_31_379 SABR_Pipeline_VITIS_LOOP_31_380 SABR_Pipeline_VITIS_LOOP_31_381 SABR_Pipeline_VITIS_LOOP_31_382 SABR_Pipeline_VITIS_LOOP_31_383 SABR_Pipeline_VITIS_LOOP_31_384 SABR_Pipeline_VITIS_LOOP_31_385 SABR_Pipeline_VITIS_LOOP_31_386 SABR_Pipeline_VITIS_LOOP_31_387 SABR_Pipeline_VITIS_LOOP_31_388 SABR_Pipeline_VITIS_LOOP_31_389 SABR_Pipeline_VITIS_LOOP_31_390 SABR_Pipeline_VITIS_LOOP_31_391 SABR_Pipeline_VITIS_LOOP_31_392 SABR_Pipeline_VITIS_LOOP_31_393 SABR_Pipeline_VITIS_LOOP_31_394 SABR_Pipeline_VITIS_LOOP_31_395 SABR_Pipeline_VITIS_LOOP_31_396 SABR_Pipeline_VITIS_LOOP_31_397 SABR_Pipeline_VITIS_LOOP_31_398 SABR_Pipeline_VITIS_LOOP_31_399 SABR
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component SABR_mul_12s_80ns_90_1_1.
INFO-FLOW: Append model SABR_mul_12s_80ns_90_1_1
INFO-FLOW: Found component SABR_mul_13s_71s_71_1_1.
INFO-FLOW: Append model SABR_mul_13s_71s_71_1_1
INFO-FLOW: Found component SABR_mul_40ns_40ns_79_1_1.
INFO-FLOW: Append model SABR_mul_40ns_40ns_79_1_1
INFO-FLOW: Found component SABR_mul_43ns_36ns_79_1_1.
INFO-FLOW: Append model SABR_mul_43ns_36ns_79_1_1
INFO-FLOW: Found component SABR_mul_49ns_44ns_93_1_1.
INFO-FLOW: Append model SABR_mul_49ns_44ns_93_1_1
INFO-FLOW: Found component SABR_mul_50ns_50ns_99_1_1.
INFO-FLOW: Append model SABR_mul_50ns_50ns_99_1_1
INFO-FLOW: Found component SABR_mul_54s_6ns_54_1_1.
INFO-FLOW: Append model SABR_mul_54s_6ns_54_1_1
INFO-FLOW: Found component SABR_mul_73ns_6ns_79_1_1.
INFO-FLOW: Append model SABR_mul_73ns_6ns_79_1_1
INFO-FLOW: Found component SABR_mul_77ns_6ns_82_1_1.
INFO-FLOW: Append model SABR_mul_77ns_6ns_82_1_1
INFO-FLOW: Found component SABR_mul_78s_54s_131_1_1.
INFO-FLOW: Append model SABR_mul_78s_54s_131_1_1
INFO-FLOW: Found component SABR_mul_82ns_6ns_87_1_1.
INFO-FLOW: Append model SABR_mul_82ns_6ns_87_1_1
INFO-FLOW: Found component SABR_mul_83ns_6ns_89_1_1.
INFO-FLOW: Append model SABR_mul_83ns_6ns_89_1_1
INFO-FLOW: Found component SABR_mul_87ns_6ns_92_1_1.
INFO-FLOW: Append model SABR_mul_87ns_6ns_92_1_1
INFO-FLOW: Found component SABR_mul_92ns_6ns_97_1_1.
INFO-FLOW: Append model SABR_mul_92ns_6ns_97_1_1
INFO-FLOW: Found component SABR_mul_71ns_4ns_75_1_1.
INFO-FLOW: Append model SABR_mul_71ns_4ns_75_1_1
INFO-FLOW: Found component SABR_sparsemux_7_2_1_1_1.
INFO-FLOW: Append model SABR_sparsemux_7_2_1_1_1
INFO-FLOW: Found component SABR_bitselect_1ns_52ns_32s_1_1_1.
INFO-FLOW: Append model SABR_bitselect_1ns_52ns_32s_1_1_1
INFO-FLOW: Found component SABR_sparsemux_19_8_64_1_1.
INFO-FLOW: Append model SABR_sparsemux_19_8_64_1_1
INFO-FLOW: Found component SABR_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model SABR_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_3] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_3.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_31] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_31.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_32] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_32.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_33] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_33.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_34] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_34.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_35] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_35.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_36] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_36.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_37] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_37.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_38] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_38.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_39] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_39.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_310] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_310.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_311] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_311.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_312] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_312.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_313] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_313.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_314] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_314.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_315] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_315.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_316] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_316.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_317] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_317.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_318] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_318.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_319] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_319.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_320] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_320.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_321] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_321.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_322] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_322.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_323] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_323.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_324] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_324.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_325] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_325.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_326] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_326.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_327] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_327.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_328] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_328.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_329] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_329.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_330] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_330.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_331] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_331.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_332] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_332.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_333] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_333.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_334] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_334.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_335] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_335.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_336] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_336.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_337] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_337.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_338] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_338.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_339] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_339.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_340] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_340.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_341] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_341.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_342] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_342.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_343] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_343.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_344] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_344.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_345] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_345.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_346] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_346.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_347] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_347.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_348] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_348.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_349] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_349.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_350] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_350.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_351] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_351.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_352] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_352.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_353] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_353.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_354] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_354.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_355] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_355.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_356] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_356.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_357] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_357.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_358] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_358.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_359] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_359.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_360] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_360.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_361] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_361.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_362] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_362.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_363] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_363.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_364] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_364.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_365] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_365.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_366] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_366.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_367] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_367.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_368] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_368.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_369] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_369.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_370] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_370.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_371] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_371.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_372] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_372.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_373] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_373.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_374] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_374.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_375] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_375.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_376] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_376.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_377] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_377.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_378] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_378.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_379] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_379.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_380] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_380.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_381] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_381.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_382] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_382.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_383] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_383.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_384] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_384.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_385] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_385.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_386] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_386.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_387] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_387.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_388] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_388.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_389] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_389.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_390] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_390.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_391] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_391.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_392] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_392.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_393] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_393.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_394] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_394.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_395] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_395.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_396] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_396.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_397] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_397.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_398] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_398.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_31_399] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_399.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SABR] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.compgen.tcl 
INFO-FLOW: Found component SABR_dadddsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model SABR_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component SABR_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model SABR_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component SABR_ddiv_64ns_64ns_64_22_no_dsp_1.
INFO-FLOW: Append model SABR_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: Found component SABR_dsqrt_64ns_64ns_64_21_no_dsp_1.
INFO-FLOW: Append model SABR_dsqrt_64ns_64ns_64_21_no_dsp_1
INFO-FLOW: Found component SABR_dexp_64ns_64ns_64_12_full_dsp_1.
INFO-FLOW: Append model SABR_dexp_64ns_64ns_64_12_full_dsp_1
INFO-FLOW: Found component SABR_gmem_0_m_axi.
INFO-FLOW: Append model SABR_gmem_0_m_axi
INFO-FLOW: Found component SABR_gmem_1_m_axi.
INFO-FLOW: Append model SABR_gmem_1_m_axi
INFO-FLOW: Found component SABR_gmem_2_m_axi.
INFO-FLOW: Append model SABR_gmem_2_m_axi
INFO-FLOW: Found component SABR_gmem_3_m_axi.
INFO-FLOW: Append model SABR_gmem_3_m_axi
INFO-FLOW: Found component SABR_gmem_4_m_axi.
INFO-FLOW: Append model SABR_gmem_4_m_axi
INFO-FLOW: Found component SABR_gmem_5_m_axi.
INFO-FLOW: Append model SABR_gmem_5_m_axi
INFO-FLOW: Found component SABR_gmem_6_m_axi.
INFO-FLOW: Append model SABR_gmem_6_m_axi
INFO-FLOW: Found component SABR_gmem_7_m_axi.
INFO-FLOW: Append model SABR_gmem_7_m_axi
INFO-FLOW: Found component SABR_gmem_8_m_axi.
INFO-FLOW: Append model SABR_gmem_8_m_axi
INFO-FLOW: Found component SABR_gmem_9_m_axi.
INFO-FLOW: Append model SABR_gmem_9_m_axi
INFO-FLOW: Found component SABR_gmem_10_m_axi.
INFO-FLOW: Append model SABR_gmem_10_m_axi
INFO-FLOW: Found component SABR_gmem_11_m_axi.
INFO-FLOW: Append model SABR_gmem_11_m_axi
INFO-FLOW: Found component SABR_gmem_12_m_axi.
INFO-FLOW: Append model SABR_gmem_12_m_axi
INFO-FLOW: Found component SABR_gmem_13_m_axi.
INFO-FLOW: Append model SABR_gmem_13_m_axi
INFO-FLOW: Found component SABR_gmem_14_m_axi.
INFO-FLOW: Append model SABR_gmem_14_m_axi
INFO-FLOW: Found component SABR_gmem_15_m_axi.
INFO-FLOW: Append model SABR_gmem_15_m_axi
INFO-FLOW: Found component SABR_gmem_16_m_axi.
INFO-FLOW: Append model SABR_gmem_16_m_axi
INFO-FLOW: Found component SABR_gmem_17_m_axi.
INFO-FLOW: Append model SABR_gmem_17_m_axi
INFO-FLOW: Found component SABR_gmem_18_m_axi.
INFO-FLOW: Append model SABR_gmem_18_m_axi
INFO-FLOW: Found component SABR_gmem_19_m_axi.
INFO-FLOW: Append model SABR_gmem_19_m_axi
INFO-FLOW: Found component SABR_gmem_20_m_axi.
INFO-FLOW: Append model SABR_gmem_20_m_axi
INFO-FLOW: Found component SABR_gmem_21_m_axi.
INFO-FLOW: Append model SABR_gmem_21_m_axi
INFO-FLOW: Found component SABR_gmem_22_m_axi.
INFO-FLOW: Append model SABR_gmem_22_m_axi
INFO-FLOW: Found component SABR_gmem_23_m_axi.
INFO-FLOW: Append model SABR_gmem_23_m_axi
INFO-FLOW: Found component SABR_gmem_24_m_axi.
INFO-FLOW: Append model SABR_gmem_24_m_axi
INFO-FLOW: Found component SABR_gmem_25_m_axi.
INFO-FLOW: Append model SABR_gmem_25_m_axi
INFO-FLOW: Found component SABR_gmem_26_m_axi.
INFO-FLOW: Append model SABR_gmem_26_m_axi
INFO-FLOW: Found component SABR_gmem_27_m_axi.
INFO-FLOW: Append model SABR_gmem_27_m_axi
INFO-FLOW: Found component SABR_gmem_28_m_axi.
INFO-FLOW: Append model SABR_gmem_28_m_axi
INFO-FLOW: Found component SABR_gmem_29_m_axi.
INFO-FLOW: Append model SABR_gmem_29_m_axi
INFO-FLOW: Found component SABR_gmem_30_m_axi.
INFO-FLOW: Append model SABR_gmem_30_m_axi
INFO-FLOW: Found component SABR_gmem_31_m_axi.
INFO-FLOW: Append model SABR_gmem_31_m_axi
INFO-FLOW: Found component SABR_gmem_32_m_axi.
INFO-FLOW: Append model SABR_gmem_32_m_axi
INFO-FLOW: Found component SABR_gmem_33_m_axi.
INFO-FLOW: Append model SABR_gmem_33_m_axi
INFO-FLOW: Found component SABR_gmem_34_m_axi.
INFO-FLOW: Append model SABR_gmem_34_m_axi
INFO-FLOW: Found component SABR_gmem_35_m_axi.
INFO-FLOW: Append model SABR_gmem_35_m_axi
INFO-FLOW: Found component SABR_gmem_36_m_axi.
INFO-FLOW: Append model SABR_gmem_36_m_axi
INFO-FLOW: Found component SABR_gmem_37_m_axi.
INFO-FLOW: Append model SABR_gmem_37_m_axi
INFO-FLOW: Found component SABR_gmem_38_m_axi.
INFO-FLOW: Append model SABR_gmem_38_m_axi
INFO-FLOW: Found component SABR_gmem_39_m_axi.
INFO-FLOW: Append model SABR_gmem_39_m_axi
INFO-FLOW: Found component SABR_gmem_40_m_axi.
INFO-FLOW: Append model SABR_gmem_40_m_axi
INFO-FLOW: Found component SABR_gmem_41_m_axi.
INFO-FLOW: Append model SABR_gmem_41_m_axi
INFO-FLOW: Found component SABR_gmem_42_m_axi.
INFO-FLOW: Append model SABR_gmem_42_m_axi
INFO-FLOW: Found component SABR_gmem_43_m_axi.
INFO-FLOW: Append model SABR_gmem_43_m_axi
INFO-FLOW: Found component SABR_gmem_44_m_axi.
INFO-FLOW: Append model SABR_gmem_44_m_axi
INFO-FLOW: Found component SABR_gmem_45_m_axi.
INFO-FLOW: Append model SABR_gmem_45_m_axi
INFO-FLOW: Found component SABR_gmem_46_m_axi.
INFO-FLOW: Append model SABR_gmem_46_m_axi
INFO-FLOW: Found component SABR_gmem_47_m_axi.
INFO-FLOW: Append model SABR_gmem_47_m_axi
INFO-FLOW: Found component SABR_gmem_48_m_axi.
INFO-FLOW: Append model SABR_gmem_48_m_axi
INFO-FLOW: Found component SABR_gmem_49_m_axi.
INFO-FLOW: Append model SABR_gmem_49_m_axi
INFO-FLOW: Found component SABR_gmem_50_m_axi.
INFO-FLOW: Append model SABR_gmem_50_m_axi
INFO-FLOW: Found component SABR_gmem_51_m_axi.
INFO-FLOW: Append model SABR_gmem_51_m_axi
INFO-FLOW: Found component SABR_gmem_52_m_axi.
INFO-FLOW: Append model SABR_gmem_52_m_axi
INFO-FLOW: Found component SABR_gmem_53_m_axi.
INFO-FLOW: Append model SABR_gmem_53_m_axi
INFO-FLOW: Found component SABR_gmem_54_m_axi.
INFO-FLOW: Append model SABR_gmem_54_m_axi
INFO-FLOW: Found component SABR_gmem_55_m_axi.
INFO-FLOW: Append model SABR_gmem_55_m_axi
INFO-FLOW: Found component SABR_gmem_56_m_axi.
INFO-FLOW: Append model SABR_gmem_56_m_axi
INFO-FLOW: Found component SABR_gmem_57_m_axi.
INFO-FLOW: Append model SABR_gmem_57_m_axi
INFO-FLOW: Found component SABR_gmem_58_m_axi.
INFO-FLOW: Append model SABR_gmem_58_m_axi
INFO-FLOW: Found component SABR_gmem_59_m_axi.
INFO-FLOW: Append model SABR_gmem_59_m_axi
INFO-FLOW: Found component SABR_gmem_60_m_axi.
INFO-FLOW: Append model SABR_gmem_60_m_axi
INFO-FLOW: Found component SABR_gmem_61_m_axi.
INFO-FLOW: Append model SABR_gmem_61_m_axi
INFO-FLOW: Found component SABR_gmem_62_m_axi.
INFO-FLOW: Append model SABR_gmem_62_m_axi
INFO-FLOW: Found component SABR_gmem_63_m_axi.
INFO-FLOW: Append model SABR_gmem_63_m_axi
INFO-FLOW: Found component SABR_gmem_64_m_axi.
INFO-FLOW: Append model SABR_gmem_64_m_axi
INFO-FLOW: Found component SABR_gmem_65_m_axi.
INFO-FLOW: Append model SABR_gmem_65_m_axi
INFO-FLOW: Found component SABR_gmem_66_m_axi.
INFO-FLOW: Append model SABR_gmem_66_m_axi
INFO-FLOW: Found component SABR_gmem_67_m_axi.
INFO-FLOW: Append model SABR_gmem_67_m_axi
INFO-FLOW: Found component SABR_gmem_68_m_axi.
INFO-FLOW: Append model SABR_gmem_68_m_axi
INFO-FLOW: Found component SABR_gmem_69_m_axi.
INFO-FLOW: Append model SABR_gmem_69_m_axi
INFO-FLOW: Found component SABR_gmem_70_m_axi.
INFO-FLOW: Append model SABR_gmem_70_m_axi
INFO-FLOW: Found component SABR_gmem_71_m_axi.
INFO-FLOW: Append model SABR_gmem_71_m_axi
INFO-FLOW: Found component SABR_gmem_72_m_axi.
INFO-FLOW: Append model SABR_gmem_72_m_axi
INFO-FLOW: Found component SABR_gmem_73_m_axi.
INFO-FLOW: Append model SABR_gmem_73_m_axi
INFO-FLOW: Found component SABR_gmem_74_m_axi.
INFO-FLOW: Append model SABR_gmem_74_m_axi
INFO-FLOW: Found component SABR_gmem_75_m_axi.
INFO-FLOW: Append model SABR_gmem_75_m_axi
INFO-FLOW: Found component SABR_gmem_76_m_axi.
INFO-FLOW: Append model SABR_gmem_76_m_axi
INFO-FLOW: Found component SABR_gmem_77_m_axi.
INFO-FLOW: Append model SABR_gmem_77_m_axi
INFO-FLOW: Found component SABR_gmem_78_m_axi.
INFO-FLOW: Append model SABR_gmem_78_m_axi
INFO-FLOW: Found component SABR_gmem_79_m_axi.
INFO-FLOW: Append model SABR_gmem_79_m_axi
INFO-FLOW: Found component SABR_gmem_80_m_axi.
INFO-FLOW: Append model SABR_gmem_80_m_axi
INFO-FLOW: Found component SABR_gmem_81_m_axi.
INFO-FLOW: Append model SABR_gmem_81_m_axi
INFO-FLOW: Found component SABR_gmem_82_m_axi.
INFO-FLOW: Append model SABR_gmem_82_m_axi
INFO-FLOW: Found component SABR_gmem_83_m_axi.
INFO-FLOW: Append model SABR_gmem_83_m_axi
INFO-FLOW: Found component SABR_gmem_84_m_axi.
INFO-FLOW: Append model SABR_gmem_84_m_axi
INFO-FLOW: Found component SABR_gmem_85_m_axi.
INFO-FLOW: Append model SABR_gmem_85_m_axi
INFO-FLOW: Found component SABR_gmem_86_m_axi.
INFO-FLOW: Append model SABR_gmem_86_m_axi
INFO-FLOW: Found component SABR_gmem_87_m_axi.
INFO-FLOW: Append model SABR_gmem_87_m_axi
INFO-FLOW: Found component SABR_gmem_88_m_axi.
INFO-FLOW: Append model SABR_gmem_88_m_axi
INFO-FLOW: Found component SABR_gmem_89_m_axi.
INFO-FLOW: Append model SABR_gmem_89_m_axi
INFO-FLOW: Found component SABR_gmem_90_m_axi.
INFO-FLOW: Append model SABR_gmem_90_m_axi
INFO-FLOW: Found component SABR_gmem_91_m_axi.
INFO-FLOW: Append model SABR_gmem_91_m_axi
INFO-FLOW: Found component SABR_gmem_92_m_axi.
INFO-FLOW: Append model SABR_gmem_92_m_axi
INFO-FLOW: Found component SABR_gmem_93_m_axi.
INFO-FLOW: Append model SABR_gmem_93_m_axi
INFO-FLOW: Found component SABR_gmem_94_m_axi.
INFO-FLOW: Append model SABR_gmem_94_m_axi
INFO-FLOW: Found component SABR_gmem_95_m_axi.
INFO-FLOW: Append model SABR_gmem_95_m_axi
INFO-FLOW: Found component SABR_gmem_96_m_axi.
INFO-FLOW: Append model SABR_gmem_96_m_axi
INFO-FLOW: Found component SABR_gmem_97_m_axi.
INFO-FLOW: Append model SABR_gmem_97_m_axi
INFO-FLOW: Found component SABR_gmem_98_m_axi.
INFO-FLOW: Append model SABR_gmem_98_m_axi
INFO-FLOW: Found component SABR_gmem_99_m_axi.
INFO-FLOW: Append model SABR_gmem_99_m_axi
INFO-FLOW: Found component SABR_control_s_axi.
INFO-FLOW: Append model SABR_control_s_axi
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_3
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_31
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_32
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_33
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_34
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_35
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_36
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_37
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_38
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_39
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_310
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_311
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_312
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_313
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_314
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_315
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_316
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_317
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_318
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_319
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_320
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_321
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_322
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_323
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_324
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_325
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_326
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_327
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_328
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_329
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_330
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_331
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_332
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_333
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_334
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_335
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_336
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_337
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_338
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_339
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_340
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_341
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_342
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_343
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_344
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_345
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_346
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_347
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_348
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_349
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_350
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_351
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_352
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_353
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_354
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_355
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_356
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_357
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_358
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_359
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_360
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_361
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_362
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_363
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_364
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_365
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_366
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_367
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_368
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_369
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_370
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_371
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_372
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_373
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_374
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_375
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_376
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_377
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_378
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_379
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_380
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_381
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_382
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_383
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_384
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_385
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_386
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_387
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_388
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_389
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_390
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_391
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_392
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_393
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_394
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_395
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_396
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_397
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_398
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_31_399
INFO-FLOW: Append model SABR
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: SABR_mul_12s_80ns_90_1_1 SABR_mul_13s_71s_71_1_1 SABR_mul_40ns_40ns_79_1_1 SABR_mul_43ns_36ns_79_1_1 SABR_mul_49ns_44ns_93_1_1 SABR_mul_50ns_50ns_99_1_1 SABR_mul_54s_6ns_54_1_1 SABR_mul_73ns_6ns_79_1_1 SABR_mul_77ns_6ns_82_1_1 SABR_mul_78s_54s_131_1_1 SABR_mul_82ns_6ns_87_1_1 SABR_mul_83ns_6ns_89_1_1 SABR_mul_87ns_6ns_92_1_1 SABR_mul_92ns_6ns_97_1_1 SABR_mul_71ns_4ns_75_1_1 SABR_sparsemux_7_2_1_1_1 SABR_bitselect_1ns_52ns_32s_1_1_1 SABR_sparsemux_19_8_64_1_1 SABR_mac_muladd_16s_15ns_19s_31_4_1 SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_flow_control_loop_pipe_sequential_init SABR_dadddsub_64ns_64ns_64_5_full_dsp_1 SABR_dmul_64ns_64ns_64_5_max_dsp_1 SABR_ddiv_64ns_64ns_64_22_no_dsp_1 SABR_dsqrt_64ns_64ns_64_21_no_dsp_1 SABR_dexp_64ns_64ns_64_12_full_dsp_1 SABR_gmem_0_m_axi SABR_gmem_1_m_axi SABR_gmem_2_m_axi SABR_gmem_3_m_axi SABR_gmem_4_m_axi SABR_gmem_5_m_axi SABR_gmem_6_m_axi SABR_gmem_7_m_axi SABR_gmem_8_m_axi SABR_gmem_9_m_axi SABR_gmem_10_m_axi SABR_gmem_11_m_axi SABR_gmem_12_m_axi SABR_gmem_13_m_axi SABR_gmem_14_m_axi SABR_gmem_15_m_axi SABR_gmem_16_m_axi SABR_gmem_17_m_axi SABR_gmem_18_m_axi SABR_gmem_19_m_axi SABR_gmem_20_m_axi SABR_gmem_21_m_axi SABR_gmem_22_m_axi SABR_gmem_23_m_axi SABR_gmem_24_m_axi SABR_gmem_25_m_axi SABR_gmem_26_m_axi SABR_gmem_27_m_axi SABR_gmem_28_m_axi SABR_gmem_29_m_axi SABR_gmem_30_m_axi SABR_gmem_31_m_axi SABR_gmem_32_m_axi SABR_gmem_33_m_axi SABR_gmem_34_m_axi SABR_gmem_35_m_axi SABR_gmem_36_m_axi SABR_gmem_37_m_axi SABR_gmem_38_m_axi SABR_gmem_39_m_axi SABR_gmem_40_m_axi SABR_gmem_41_m_axi SABR_gmem_42_m_axi SABR_gmem_43_m_axi SABR_gmem_44_m_axi SABR_gmem_45_m_axi SABR_gmem_46_m_axi SABR_gmem_47_m_axi SABR_gmem_48_m_axi SABR_gmem_49_m_axi SABR_gmem_50_m_axi SABR_gmem_51_m_axi SABR_gmem_52_m_axi SABR_gmem_53_m_axi SABR_gmem_54_m_axi SABR_gmem_55_m_axi SABR_gmem_56_m_axi SABR_gmem_57_m_axi SABR_gmem_58_m_axi SABR_gmem_59_m_axi SABR_gmem_60_m_axi SABR_gmem_61_m_axi SABR_gmem_62_m_axi SABR_gmem_63_m_axi SABR_gmem_64_m_axi SABR_gmem_65_m_axi SABR_gmem_66_m_axi SABR_gmem_67_m_axi SABR_gmem_68_m_axi SABR_gmem_69_m_axi SABR_gmem_70_m_axi SABR_gmem_71_m_axi SABR_gmem_72_m_axi SABR_gmem_73_m_axi SABR_gmem_74_m_axi SABR_gmem_75_m_axi SABR_gmem_76_m_axi SABR_gmem_77_m_axi SABR_gmem_78_m_axi SABR_gmem_79_m_axi SABR_gmem_80_m_axi SABR_gmem_81_m_axi SABR_gmem_82_m_axi SABR_gmem_83_m_axi SABR_gmem_84_m_axi SABR_gmem_85_m_axi SABR_gmem_86_m_axi SABR_gmem_87_m_axi SABR_gmem_88_m_axi SABR_gmem_89_m_axi SABR_gmem_90_m_axi SABR_gmem_91_m_axi SABR_gmem_92_m_axi SABR_gmem_93_m_axi SABR_gmem_94_m_axi SABR_gmem_95_m_axi SABR_gmem_96_m_axi SABR_gmem_97_m_axi SABR_gmem_98_m_axi SABR_gmem_99_m_axi SABR_control_s_axi pow_generic_double_s SABR_Pipeline_VITIS_LOOP_31_3 SABR_Pipeline_VITIS_LOOP_31_31 SABR_Pipeline_VITIS_LOOP_31_32 SABR_Pipeline_VITIS_LOOP_31_33 SABR_Pipeline_VITIS_LOOP_31_34 SABR_Pipeline_VITIS_LOOP_31_35 SABR_Pipeline_VITIS_LOOP_31_36 SABR_Pipeline_VITIS_LOOP_31_37 SABR_Pipeline_VITIS_LOOP_31_38 SABR_Pipeline_VITIS_LOOP_31_39 SABR_Pipeline_VITIS_LOOP_31_310 SABR_Pipeline_VITIS_LOOP_31_311 SABR_Pipeline_VITIS_LOOP_31_312 SABR_Pipeline_VITIS_LOOP_31_313 SABR_Pipeline_VITIS_LOOP_31_314 SABR_Pipeline_VITIS_LOOP_31_315 SABR_Pipeline_VITIS_LOOP_31_316 SABR_Pipeline_VITIS_LOOP_31_317 SABR_Pipeline_VITIS_LOOP_31_318 SABR_Pipeline_VITIS_LOOP_31_319 SABR_Pipeline_VITIS_LOOP_31_320 SABR_Pipeline_VITIS_LOOP_31_321 SABR_Pipeline_VITIS_LOOP_31_322 SABR_Pipeline_VITIS_LOOP_31_323 SABR_Pipeline_VITIS_LOOP_31_324 SABR_Pipeline_VITIS_LOOP_31_325 SABR_Pipeline_VITIS_LOOP_31_326 SABR_Pipeline_VITIS_LOOP_31_327 SABR_Pipeline_VITIS_LOOP_31_328 SABR_Pipeline_VITIS_LOOP_31_329 SABR_Pipeline_VITIS_LOOP_31_330 SABR_Pipeline_VITIS_LOOP_31_331 SABR_Pipeline_VITIS_LOOP_31_332 SABR_Pipeline_VITIS_LOOP_31_333 SABR_Pipeline_VITIS_LOOP_31_334 SABR_Pipeline_VITIS_LOOP_31_335 SABR_Pipeline_VITIS_LOOP_31_336 SABR_Pipeline_VITIS_LOOP_31_337 SABR_Pipeline_VITIS_LOOP_31_338 SABR_Pipeline_VITIS_LOOP_31_339 SABR_Pipeline_VITIS_LOOP_31_340 SABR_Pipeline_VITIS_LOOP_31_341 SABR_Pipeline_VITIS_LOOP_31_342 SABR_Pipeline_VITIS_LOOP_31_343 SABR_Pipeline_VITIS_LOOP_31_344 SABR_Pipeline_VITIS_LOOP_31_345 SABR_Pipeline_VITIS_LOOP_31_346 SABR_Pipeline_VITIS_LOOP_31_347 SABR_Pipeline_VITIS_LOOP_31_348 SABR_Pipeline_VITIS_LOOP_31_349 SABR_Pipeline_VITIS_LOOP_31_350 SABR_Pipeline_VITIS_LOOP_31_351 SABR_Pipeline_VITIS_LOOP_31_352 SABR_Pipeline_VITIS_LOOP_31_353 SABR_Pipeline_VITIS_LOOP_31_354 SABR_Pipeline_VITIS_LOOP_31_355 SABR_Pipeline_VITIS_LOOP_31_356 SABR_Pipeline_VITIS_LOOP_31_357 SABR_Pipeline_VITIS_LOOP_31_358 SABR_Pipeline_VITIS_LOOP_31_359 SABR_Pipeline_VITIS_LOOP_31_360 SABR_Pipeline_VITIS_LOOP_31_361 SABR_Pipeline_VITIS_LOOP_31_362 SABR_Pipeline_VITIS_LOOP_31_363 SABR_Pipeline_VITIS_LOOP_31_364 SABR_Pipeline_VITIS_LOOP_31_365 SABR_Pipeline_VITIS_LOOP_31_366 SABR_Pipeline_VITIS_LOOP_31_367 SABR_Pipeline_VITIS_LOOP_31_368 SABR_Pipeline_VITIS_LOOP_31_369 SABR_Pipeline_VITIS_LOOP_31_370 SABR_Pipeline_VITIS_LOOP_31_371 SABR_Pipeline_VITIS_LOOP_31_372 SABR_Pipeline_VITIS_LOOP_31_373 SABR_Pipeline_VITIS_LOOP_31_374 SABR_Pipeline_VITIS_LOOP_31_375 SABR_Pipeline_VITIS_LOOP_31_376 SABR_Pipeline_VITIS_LOOP_31_377 SABR_Pipeline_VITIS_LOOP_31_378 SABR_Pipeline_VITIS_LOOP_31_379 SABR_Pipeline_VITIS_LOOP_31_380 SABR_Pipeline_VITIS_LOOP_31_381 SABR_Pipeline_VITIS_LOOP_31_382 SABR_Pipeline_VITIS_LOOP_31_383 SABR_Pipeline_VITIS_LOOP_31_384 SABR_Pipeline_VITIS_LOOP_31_385 SABR_Pipeline_VITIS_LOOP_31_386 SABR_Pipeline_VITIS_LOOP_31_387 SABR_Pipeline_VITIS_LOOP_31_388 SABR_Pipeline_VITIS_LOOP_31_389 SABR_Pipeline_VITIS_LOOP_31_390 SABR_Pipeline_VITIS_LOOP_31_391 SABR_Pipeline_VITIS_LOOP_31_392 SABR_Pipeline_VITIS_LOOP_31_393 SABR_Pipeline_VITIS_LOOP_31_394 SABR_Pipeline_VITIS_LOOP_31_395 SABR_Pipeline_VITIS_LOOP_31_396 SABR_Pipeline_VITIS_LOOP_31_397 SABR_Pipeline_VITIS_LOOP_31_398 SABR_Pipeline_VITIS_LOOP_31_399 SABR
INFO-FLOW: Generating C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model SABR_mul_12s_80ns_90_1_1
INFO-FLOW: To file: write model SABR_mul_13s_71s_71_1_1
INFO-FLOW: To file: write model SABR_mul_40ns_40ns_79_1_1
INFO-FLOW: To file: write model SABR_mul_43ns_36ns_79_1_1
INFO-FLOW: To file: write model SABR_mul_49ns_44ns_93_1_1
INFO-FLOW: To file: write model SABR_mul_50ns_50ns_99_1_1
INFO-FLOW: To file: write model SABR_mul_54s_6ns_54_1_1
INFO-FLOW: To file: write model SABR_mul_73ns_6ns_79_1_1
INFO-FLOW: To file: write model SABR_mul_77ns_6ns_82_1_1
INFO-FLOW: To file: write model SABR_mul_78s_54s_131_1_1
INFO-FLOW: To file: write model SABR_mul_82ns_6ns_87_1_1
INFO-FLOW: To file: write model SABR_mul_83ns_6ns_89_1_1
INFO-FLOW: To file: write model SABR_mul_87ns_6ns_92_1_1
INFO-FLOW: To file: write model SABR_mul_92ns_6ns_97_1_1
INFO-FLOW: To file: write model SABR_mul_71ns_4ns_75_1_1
INFO-FLOW: To file: write model SABR_sparsemux_7_2_1_1_1
INFO-FLOW: To file: write model SABR_bitselect_1ns_52ns_32s_1_1_1
INFO-FLOW: To file: write model SABR_sparsemux_19_8_64_1_1
INFO-FLOW: To file: write model SABR_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model SABR_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model SABR_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: To file: write model SABR_dsqrt_64ns_64ns_64_21_no_dsp_1
INFO-FLOW: To file: write model SABR_dexp_64ns_64ns_64_12_full_dsp_1
INFO-FLOW: To file: write model SABR_gmem_0_m_axi
INFO-FLOW: To file: write model SABR_gmem_1_m_axi
INFO-FLOW: To file: write model SABR_gmem_2_m_axi
INFO-FLOW: To file: write model SABR_gmem_3_m_axi
INFO-FLOW: To file: write model SABR_gmem_4_m_axi
INFO-FLOW: To file: write model SABR_gmem_5_m_axi
INFO-FLOW: To file: write model SABR_gmem_6_m_axi
INFO-FLOW: To file: write model SABR_gmem_7_m_axi
INFO-FLOW: To file: write model SABR_gmem_8_m_axi
INFO-FLOW: To file: write model SABR_gmem_9_m_axi
INFO-FLOW: To file: write model SABR_gmem_10_m_axi
INFO-FLOW: To file: write model SABR_gmem_11_m_axi
INFO-FLOW: To file: write model SABR_gmem_12_m_axi
INFO-FLOW: To file: write model SABR_gmem_13_m_axi
INFO-FLOW: To file: write model SABR_gmem_14_m_axi
INFO-FLOW: To file: write model SABR_gmem_15_m_axi
INFO-FLOW: To file: write model SABR_gmem_16_m_axi
INFO-FLOW: To file: write model SABR_gmem_17_m_axi
INFO-FLOW: To file: write model SABR_gmem_18_m_axi
INFO-FLOW: To file: write model SABR_gmem_19_m_axi
INFO-FLOW: To file: write model SABR_gmem_20_m_axi
INFO-FLOW: To file: write model SABR_gmem_21_m_axi
INFO-FLOW: To file: write model SABR_gmem_22_m_axi
INFO-FLOW: To file: write model SABR_gmem_23_m_axi
INFO-FLOW: To file: write model SABR_gmem_24_m_axi
INFO-FLOW: To file: write model SABR_gmem_25_m_axi
INFO-FLOW: To file: write model SABR_gmem_26_m_axi
INFO-FLOW: To file: write model SABR_gmem_27_m_axi
INFO-FLOW: To file: write model SABR_gmem_28_m_axi
INFO-FLOW: To file: write model SABR_gmem_29_m_axi
INFO-FLOW: To file: write model SABR_gmem_30_m_axi
INFO-FLOW: To file: write model SABR_gmem_31_m_axi
INFO-FLOW: To file: write model SABR_gmem_32_m_axi
INFO-FLOW: To file: write model SABR_gmem_33_m_axi
INFO-FLOW: To file: write model SABR_gmem_34_m_axi
INFO-FLOW: To file: write model SABR_gmem_35_m_axi
INFO-FLOW: To file: write model SABR_gmem_36_m_axi
INFO-FLOW: To file: write model SABR_gmem_37_m_axi
INFO-FLOW: To file: write model SABR_gmem_38_m_axi
INFO-FLOW: To file: write model SABR_gmem_39_m_axi
INFO-FLOW: To file: write model SABR_gmem_40_m_axi
INFO-FLOW: To file: write model SABR_gmem_41_m_axi
INFO-FLOW: To file: write model SABR_gmem_42_m_axi
INFO-FLOW: To file: write model SABR_gmem_43_m_axi
INFO-FLOW: To file: write model SABR_gmem_44_m_axi
INFO-FLOW: To file: write model SABR_gmem_45_m_axi
INFO-FLOW: To file: write model SABR_gmem_46_m_axi
INFO-FLOW: To file: write model SABR_gmem_47_m_axi
INFO-FLOW: To file: write model SABR_gmem_48_m_axi
INFO-FLOW: To file: write model SABR_gmem_49_m_axi
INFO-FLOW: To file: write model SABR_gmem_50_m_axi
INFO-FLOW: To file: write model SABR_gmem_51_m_axi
INFO-FLOW: To file: write model SABR_gmem_52_m_axi
INFO-FLOW: To file: write model SABR_gmem_53_m_axi
INFO-FLOW: To file: write model SABR_gmem_54_m_axi
INFO-FLOW: To file: write model SABR_gmem_55_m_axi
INFO-FLOW: To file: write model SABR_gmem_56_m_axi
INFO-FLOW: To file: write model SABR_gmem_57_m_axi
INFO-FLOW: To file: write model SABR_gmem_58_m_axi
INFO-FLOW: To file: write model SABR_gmem_59_m_axi
INFO-FLOW: To file: write model SABR_gmem_60_m_axi
INFO-FLOW: To file: write model SABR_gmem_61_m_axi
INFO-FLOW: To file: write model SABR_gmem_62_m_axi
INFO-FLOW: To file: write model SABR_gmem_63_m_axi
INFO-FLOW: To file: write model SABR_gmem_64_m_axi
INFO-FLOW: To file: write model SABR_gmem_65_m_axi
INFO-FLOW: To file: write model SABR_gmem_66_m_axi
INFO-FLOW: To file: write model SABR_gmem_67_m_axi
INFO-FLOW: To file: write model SABR_gmem_68_m_axi
INFO-FLOW: To file: write model SABR_gmem_69_m_axi
INFO-FLOW: To file: write model SABR_gmem_70_m_axi
INFO-FLOW: To file: write model SABR_gmem_71_m_axi
INFO-FLOW: To file: write model SABR_gmem_72_m_axi
INFO-FLOW: To file: write model SABR_gmem_73_m_axi
INFO-FLOW: To file: write model SABR_gmem_74_m_axi
INFO-FLOW: To file: write model SABR_gmem_75_m_axi
INFO-FLOW: To file: write model SABR_gmem_76_m_axi
INFO-FLOW: To file: write model SABR_gmem_77_m_axi
INFO-FLOW: To file: write model SABR_gmem_78_m_axi
INFO-FLOW: To file: write model SABR_gmem_79_m_axi
INFO-FLOW: To file: write model SABR_gmem_80_m_axi
INFO-FLOW: To file: write model SABR_gmem_81_m_axi
INFO-FLOW: To file: write model SABR_gmem_82_m_axi
INFO-FLOW: To file: write model SABR_gmem_83_m_axi
INFO-FLOW: To file: write model SABR_gmem_84_m_axi
INFO-FLOW: To file: write model SABR_gmem_85_m_axi
INFO-FLOW: To file: write model SABR_gmem_86_m_axi
INFO-FLOW: To file: write model SABR_gmem_87_m_axi
INFO-FLOW: To file: write model SABR_gmem_88_m_axi
INFO-FLOW: To file: write model SABR_gmem_89_m_axi
INFO-FLOW: To file: write model SABR_gmem_90_m_axi
INFO-FLOW: To file: write model SABR_gmem_91_m_axi
INFO-FLOW: To file: write model SABR_gmem_92_m_axi
INFO-FLOW: To file: write model SABR_gmem_93_m_axi
INFO-FLOW: To file: write model SABR_gmem_94_m_axi
INFO-FLOW: To file: write model SABR_gmem_95_m_axi
INFO-FLOW: To file: write model SABR_gmem_96_m_axi
INFO-FLOW: To file: write model SABR_gmem_97_m_axi
INFO-FLOW: To file: write model SABR_gmem_98_m_axi
INFO-FLOW: To file: write model SABR_gmem_99_m_axi
INFO-FLOW: To file: write model SABR_control_s_axi
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_3
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_31
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_32
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_33
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_34
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_35
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_36
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_37
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_38
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_39
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_310
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_311
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_312
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_313
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_314
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_315
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_316
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_317
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_318
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_319
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_320
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_321
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_322
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_323
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_324
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_325
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_326
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_327
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_328
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_329
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_330
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_331
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_332
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_333
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_334
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_335
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_336
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_337
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_338
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_339
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_340
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_341
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_342
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_343
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_344
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_345
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_346
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_347
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_348
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_349
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_350
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_351
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_352
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_353
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_354
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_355
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_356
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_357
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_358
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_359
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_360
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_361
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_362
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_363
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_364
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_365
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_366
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_367
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_368
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_369
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_370
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_371
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_372
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_373
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_374
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_375
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_376
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_377
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_378
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_379
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_380
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_381
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_382
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_383
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_384
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_385
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_386
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_387
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_388
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_389
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_390
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_391
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_392
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_393
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_394
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_395
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_396
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_397
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_398
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_31_399
INFO-FLOW: To file: write model SABR
INFO-FLOW: Generating C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/vlog' tclDir='C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db' modelList='SABR_mul_12s_80ns_90_1_1
SABR_mul_13s_71s_71_1_1
SABR_mul_40ns_40ns_79_1_1
SABR_mul_43ns_36ns_79_1_1
SABR_mul_49ns_44ns_93_1_1
SABR_mul_50ns_50ns_99_1_1
SABR_mul_54s_6ns_54_1_1
SABR_mul_73ns_6ns_79_1_1
SABR_mul_77ns_6ns_82_1_1
SABR_mul_78s_54s_131_1_1
SABR_mul_82ns_6ns_87_1_1
SABR_mul_83ns_6ns_89_1_1
SABR_mul_87ns_6ns_92_1_1
SABR_mul_92ns_6ns_97_1_1
SABR_mul_71ns_4ns_75_1_1
SABR_sparsemux_7_2_1_1_1
SABR_bitselect_1ns_52ns_32s_1_1_1
SABR_sparsemux_19_8_64_1_1
SABR_mac_muladd_16s_15ns_19s_31_4_1
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_dadddsub_64ns_64ns_64_5_full_dsp_1
SABR_dmul_64ns_64ns_64_5_max_dsp_1
SABR_ddiv_64ns_64ns_64_22_no_dsp_1
SABR_dsqrt_64ns_64ns_64_21_no_dsp_1
SABR_dexp_64ns_64ns_64_12_full_dsp_1
SABR_gmem_0_m_axi
SABR_gmem_1_m_axi
SABR_gmem_2_m_axi
SABR_gmem_3_m_axi
SABR_gmem_4_m_axi
SABR_gmem_5_m_axi
SABR_gmem_6_m_axi
SABR_gmem_7_m_axi
SABR_gmem_8_m_axi
SABR_gmem_9_m_axi
SABR_gmem_10_m_axi
SABR_gmem_11_m_axi
SABR_gmem_12_m_axi
SABR_gmem_13_m_axi
SABR_gmem_14_m_axi
SABR_gmem_15_m_axi
SABR_gmem_16_m_axi
SABR_gmem_17_m_axi
SABR_gmem_18_m_axi
SABR_gmem_19_m_axi
SABR_gmem_20_m_axi
SABR_gmem_21_m_axi
SABR_gmem_22_m_axi
SABR_gmem_23_m_axi
SABR_gmem_24_m_axi
SABR_gmem_25_m_axi
SABR_gmem_26_m_axi
SABR_gmem_27_m_axi
SABR_gmem_28_m_axi
SABR_gmem_29_m_axi
SABR_gmem_30_m_axi
SABR_gmem_31_m_axi
SABR_gmem_32_m_axi
SABR_gmem_33_m_axi
SABR_gmem_34_m_axi
SABR_gmem_35_m_axi
SABR_gmem_36_m_axi
SABR_gmem_37_m_axi
SABR_gmem_38_m_axi
SABR_gmem_39_m_axi
SABR_gmem_40_m_axi
SABR_gmem_41_m_axi
SABR_gmem_42_m_axi
SABR_gmem_43_m_axi
SABR_gmem_44_m_axi
SABR_gmem_45_m_axi
SABR_gmem_46_m_axi
SABR_gmem_47_m_axi
SABR_gmem_48_m_axi
SABR_gmem_49_m_axi
SABR_gmem_50_m_axi
SABR_gmem_51_m_axi
SABR_gmem_52_m_axi
SABR_gmem_53_m_axi
SABR_gmem_54_m_axi
SABR_gmem_55_m_axi
SABR_gmem_56_m_axi
SABR_gmem_57_m_axi
SABR_gmem_58_m_axi
SABR_gmem_59_m_axi
SABR_gmem_60_m_axi
SABR_gmem_61_m_axi
SABR_gmem_62_m_axi
SABR_gmem_63_m_axi
SABR_gmem_64_m_axi
SABR_gmem_65_m_axi
SABR_gmem_66_m_axi
SABR_gmem_67_m_axi
SABR_gmem_68_m_axi
SABR_gmem_69_m_axi
SABR_gmem_70_m_axi
SABR_gmem_71_m_axi
SABR_gmem_72_m_axi
SABR_gmem_73_m_axi
SABR_gmem_74_m_axi
SABR_gmem_75_m_axi
SABR_gmem_76_m_axi
SABR_gmem_77_m_axi
SABR_gmem_78_m_axi
SABR_gmem_79_m_axi
SABR_gmem_80_m_axi
SABR_gmem_81_m_axi
SABR_gmem_82_m_axi
SABR_gmem_83_m_axi
SABR_gmem_84_m_axi
SABR_gmem_85_m_axi
SABR_gmem_86_m_axi
SABR_gmem_87_m_axi
SABR_gmem_88_m_axi
SABR_gmem_89_m_axi
SABR_gmem_90_m_axi
SABR_gmem_91_m_axi
SABR_gmem_92_m_axi
SABR_gmem_93_m_axi
SABR_gmem_94_m_axi
SABR_gmem_95_m_axi
SABR_gmem_96_m_axi
SABR_gmem_97_m_axi
SABR_gmem_98_m_axi
SABR_gmem_99_m_axi
SABR_control_s_axi
pow_generic_double_s
SABR_Pipeline_VITIS_LOOP_31_3
SABR_Pipeline_VITIS_LOOP_31_31
SABR_Pipeline_VITIS_LOOP_31_32
SABR_Pipeline_VITIS_LOOP_31_33
SABR_Pipeline_VITIS_LOOP_31_34
SABR_Pipeline_VITIS_LOOP_31_35
SABR_Pipeline_VITIS_LOOP_31_36
SABR_Pipeline_VITIS_LOOP_31_37
SABR_Pipeline_VITIS_LOOP_31_38
SABR_Pipeline_VITIS_LOOP_31_39
SABR_Pipeline_VITIS_LOOP_31_310
SABR_Pipeline_VITIS_LOOP_31_311
SABR_Pipeline_VITIS_LOOP_31_312
SABR_Pipeline_VITIS_LOOP_31_313
SABR_Pipeline_VITIS_LOOP_31_314
SABR_Pipeline_VITIS_LOOP_31_315
SABR_Pipeline_VITIS_LOOP_31_316
SABR_Pipeline_VITIS_LOOP_31_317
SABR_Pipeline_VITIS_LOOP_31_318
SABR_Pipeline_VITIS_LOOP_31_319
SABR_Pipeline_VITIS_LOOP_31_320
SABR_Pipeline_VITIS_LOOP_31_321
SABR_Pipeline_VITIS_LOOP_31_322
SABR_Pipeline_VITIS_LOOP_31_323
SABR_Pipeline_VITIS_LOOP_31_324
SABR_Pipeline_VITIS_LOOP_31_325
SABR_Pipeline_VITIS_LOOP_31_326
SABR_Pipeline_VITIS_LOOP_31_327
SABR_Pipeline_VITIS_LOOP_31_328
SABR_Pipeline_VITIS_LOOP_31_329
SABR_Pipeline_VITIS_LOOP_31_330
SABR_Pipeline_VITIS_LOOP_31_331
SABR_Pipeline_VITIS_LOOP_31_332
SABR_Pipeline_VITIS_LOOP_31_333
SABR_Pipeline_VITIS_LOOP_31_334
SABR_Pipeline_VITIS_LOOP_31_335
SABR_Pipeline_VITIS_LOOP_31_336
SABR_Pipeline_VITIS_LOOP_31_337
SABR_Pipeline_VITIS_LOOP_31_338
SABR_Pipeline_VITIS_LOOP_31_339
SABR_Pipeline_VITIS_LOOP_31_340
SABR_Pipeline_VITIS_LOOP_31_341
SABR_Pipeline_VITIS_LOOP_31_342
SABR_Pipeline_VITIS_LOOP_31_343
SABR_Pipeline_VITIS_LOOP_31_344
SABR_Pipeline_VITIS_LOOP_31_345
SABR_Pipeline_VITIS_LOOP_31_346
SABR_Pipeline_VITIS_LOOP_31_347
SABR_Pipeline_VITIS_LOOP_31_348
SABR_Pipeline_VITIS_LOOP_31_349
SABR_Pipeline_VITIS_LOOP_31_350
SABR_Pipeline_VITIS_LOOP_31_351
SABR_Pipeline_VITIS_LOOP_31_352
SABR_Pipeline_VITIS_LOOP_31_353
SABR_Pipeline_VITIS_LOOP_31_354
SABR_Pipeline_VITIS_LOOP_31_355
SABR_Pipeline_VITIS_LOOP_31_356
SABR_Pipeline_VITIS_LOOP_31_357
SABR_Pipeline_VITIS_LOOP_31_358
SABR_Pipeline_VITIS_LOOP_31_359
SABR_Pipeline_VITIS_LOOP_31_360
SABR_Pipeline_VITIS_LOOP_31_361
SABR_Pipeline_VITIS_LOOP_31_362
SABR_Pipeline_VITIS_LOOP_31_363
SABR_Pipeline_VITIS_LOOP_31_364
SABR_Pipeline_VITIS_LOOP_31_365
SABR_Pipeline_VITIS_LOOP_31_366
SABR_Pipeline_VITIS_LOOP_31_367
SABR_Pipeline_VITIS_LOOP_31_368
SABR_Pipeline_VITIS_LOOP_31_369
SABR_Pipeline_VITIS_LOOP_31_370
SABR_Pipeline_VITIS_LOOP_31_371
SABR_Pipeline_VITIS_LOOP_31_372
SABR_Pipeline_VITIS_LOOP_31_373
SABR_Pipeline_VITIS_LOOP_31_374
SABR_Pipeline_VITIS_LOOP_31_375
SABR_Pipeline_VITIS_LOOP_31_376
SABR_Pipeline_VITIS_LOOP_31_377
SABR_Pipeline_VITIS_LOOP_31_378
SABR_Pipeline_VITIS_LOOP_31_379
SABR_Pipeline_VITIS_LOOP_31_380
SABR_Pipeline_VITIS_LOOP_31_381
SABR_Pipeline_VITIS_LOOP_31_382
SABR_Pipeline_VITIS_LOOP_31_383
SABR_Pipeline_VITIS_LOOP_31_384
SABR_Pipeline_VITIS_LOOP_31_385
SABR_Pipeline_VITIS_LOOP_31_386
SABR_Pipeline_VITIS_LOOP_31_387
SABR_Pipeline_VITIS_LOOP_31_388
SABR_Pipeline_VITIS_LOOP_31_389
SABR_Pipeline_VITIS_LOOP_31_390
SABR_Pipeline_VITIS_LOOP_31_391
SABR_Pipeline_VITIS_LOOP_31_392
SABR_Pipeline_VITIS_LOOP_31_393
SABR_Pipeline_VITIS_LOOP_31_394
SABR_Pipeline_VITIS_LOOP_31_395
SABR_Pipeline_VITIS_LOOP_31_396
SABR_Pipeline_VITIS_LOOP_31_397
SABR_Pipeline_VITIS_LOOP_31_398
SABR_Pipeline_VITIS_LOOP_31_399
SABR
' expOnly='0'
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_3.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_31.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_32.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_33.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_34.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_35.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_36.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_37.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_38.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_39.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_310.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_311.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_312.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_313.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_314.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_315.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_316.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_317.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_318.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_319.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_320.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_321.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_322.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_323.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_324.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_325.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_326.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_327.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_328.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_329.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_330.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_331.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_332.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_333.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_334.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_335.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_336.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_337.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_338.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_339.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_340.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_341.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_342.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_343.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_344.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_345.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_346.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_347.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_348.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_349.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_350.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_351.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_352.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_353.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_354.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_355.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_356.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_357.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_358.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_359.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_360.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_361.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_362.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_363.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_364.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_365.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_366.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_367.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_368.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_369.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_370.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_371.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_372.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_373.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_374.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_375.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_376.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_377.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_378.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_379.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_380.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_381.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_382.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_383.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_384.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_385.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_386.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_387.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_388.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_389.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_390.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_391.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_392.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_393.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_394.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_395.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_396.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_397.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_398.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_399.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.compgen.tcl 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.141 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 4 seconds. Elapsed time: 11.769 seconds; current allocated memory: 2.306 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='SABR_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='SABR_mul_12s_80ns_90_1_1
SABR_mul_13s_71s_71_1_1
SABR_mul_40ns_40ns_79_1_1
SABR_mul_43ns_36ns_79_1_1
SABR_mul_49ns_44ns_93_1_1
SABR_mul_50ns_50ns_99_1_1
SABR_mul_54s_6ns_54_1_1
SABR_mul_73ns_6ns_79_1_1
SABR_mul_77ns_6ns_82_1_1
SABR_mul_78s_54s_131_1_1
SABR_mul_82ns_6ns_87_1_1
SABR_mul_83ns_6ns_89_1_1
SABR_mul_87ns_6ns_92_1_1
SABR_mul_92ns_6ns_97_1_1
SABR_mul_71ns_4ns_75_1_1
SABR_sparsemux_7_2_1_1_1
SABR_bitselect_1ns_52ns_32s_1_1_1
SABR_sparsemux_19_8_64_1_1
SABR_mac_muladd_16s_15ns_19s_31_4_1
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_dadddsub_64ns_64ns_64_5_full_dsp_1
SABR_dmul_64ns_64ns_64_5_max_dsp_1
SABR_ddiv_64ns_64ns_64_22_no_dsp_1
SABR_dsqrt_64ns_64ns_64_21_no_dsp_1
SABR_dexp_64ns_64ns_64_12_full_dsp_1
SABR_gmem_0_m_axi
SABR_gmem_1_m_axi
SABR_gmem_2_m_axi
SABR_gmem_3_m_axi
SABR_gmem_4_m_axi
SABR_gmem_5_m_axi
SABR_gmem_6_m_axi
SABR_gmem_7_m_axi
SABR_gmem_8_m_axi
SABR_gmem_9_m_axi
SABR_gmem_10_m_axi
SABR_gmem_11_m_axi
SABR_gmem_12_m_axi
SABR_gmem_13_m_axi
SABR_gmem_14_m_axi
SABR_gmem_15_m_axi
SABR_gmem_16_m_axi
SABR_gmem_17_m_axi
SABR_gmem_18_m_axi
SABR_gmem_19_m_axi
SABR_gmem_20_m_axi
SABR_gmem_21_m_axi
SABR_gmem_22_m_axi
SABR_gmem_23_m_axi
SABR_gmem_24_m_axi
SABR_gmem_25_m_axi
SABR_gmem_26_m_axi
SABR_gmem_27_m_axi
SABR_gmem_28_m_axi
SABR_gmem_29_m_axi
SABR_gmem_30_m_axi
SABR_gmem_31_m_axi
SABR_gmem_32_m_axi
SABR_gmem_33_m_axi
SABR_gmem_34_m_axi
SABR_gmem_35_m_axi
SABR_gmem_36_m_axi
SABR_gmem_37_m_axi
SABR_gmem_38_m_axi
SABR_gmem_39_m_axi
SABR_gmem_40_m_axi
SABR_gmem_41_m_axi
SABR_gmem_42_m_axi
SABR_gmem_43_m_axi
SABR_gmem_44_m_axi
SABR_gmem_45_m_axi
SABR_gmem_46_m_axi
SABR_gmem_47_m_axi
SABR_gmem_48_m_axi
SABR_gmem_49_m_axi
SABR_gmem_50_m_axi
SABR_gmem_51_m_axi
SABR_gmem_52_m_axi
SABR_gmem_53_m_axi
SABR_gmem_54_m_axi
SABR_gmem_55_m_axi
SABR_gmem_56_m_axi
SABR_gmem_57_m_axi
SABR_gmem_58_m_axi
SABR_gmem_59_m_axi
SABR_gmem_60_m_axi
SABR_gmem_61_m_axi
SABR_gmem_62_m_axi
SABR_gmem_63_m_axi
SABR_gmem_64_m_axi
SABR_gmem_65_m_axi
SABR_gmem_66_m_axi
SABR_gmem_67_m_axi
SABR_gmem_68_m_axi
SABR_gmem_69_m_axi
SABR_gmem_70_m_axi
SABR_gmem_71_m_axi
SABR_gmem_72_m_axi
SABR_gmem_73_m_axi
SABR_gmem_74_m_axi
SABR_gmem_75_m_axi
SABR_gmem_76_m_axi
SABR_gmem_77_m_axi
SABR_gmem_78_m_axi
SABR_gmem_79_m_axi
SABR_gmem_80_m_axi
SABR_gmem_81_m_axi
SABR_gmem_82_m_axi
SABR_gmem_83_m_axi
SABR_gmem_84_m_axi
SABR_gmem_85_m_axi
SABR_gmem_86_m_axi
SABR_gmem_87_m_axi
SABR_gmem_88_m_axi
SABR_gmem_89_m_axi
SABR_gmem_90_m_axi
SABR_gmem_91_m_axi
SABR_gmem_92_m_axi
SABR_gmem_93_m_axi
SABR_gmem_94_m_axi
SABR_gmem_95_m_axi
SABR_gmem_96_m_axi
SABR_gmem_97_m_axi
SABR_gmem_98_m_axi
SABR_gmem_99_m_axi
SABR_control_s_axi
pow_generic_double_s
SABR_Pipeline_VITIS_LOOP_31_3
SABR_Pipeline_VITIS_LOOP_31_31
SABR_Pipeline_VITIS_LOOP_31_32
SABR_Pipeline_VITIS_LOOP_31_33
SABR_Pipeline_VITIS_LOOP_31_34
SABR_Pipeline_VITIS_LOOP_31_35
SABR_Pipeline_VITIS_LOOP_31_36
SABR_Pipeline_VITIS_LOOP_31_37
SABR_Pipeline_VITIS_LOOP_31_38
SABR_Pipeline_VITIS_LOOP_31_39
SABR_Pipeline_VITIS_LOOP_31_310
SABR_Pipeline_VITIS_LOOP_31_311
SABR_Pipeline_VITIS_LOOP_31_312
SABR_Pipeline_VITIS_LOOP_31_313
SABR_Pipeline_VITIS_LOOP_31_314
SABR_Pipeline_VITIS_LOOP_31_315
SABR_Pipeline_VITIS_LOOP_31_316
SABR_Pipeline_VITIS_LOOP_31_317
SABR_Pipeline_VITIS_LOOP_31_318
SABR_Pipeline_VITIS_LOOP_31_319
SABR_Pipeline_VITIS_LOOP_31_320
SABR_Pipeline_VITIS_LOOP_31_321
SABR_Pipeline_VITIS_LOOP_31_322
SABR_Pipeline_VITIS_LOOP_31_323
SABR_Pipeline_VITIS_LOOP_31_324
SABR_Pipeline_VITIS_LOOP_31_325
SABR_Pipeline_VITIS_LOOP_31_326
SABR_Pipeline_VITIS_LOOP_31_327
SABR_Pipeline_VITIS_LOOP_31_328
SABR_Pipeline_VITIS_LOOP_31_329
SABR_Pipeline_VITIS_LOOP_31_330
SABR_Pipeline_VITIS_LOOP_31_331
SABR_Pipeline_VITIS_LOOP_31_332
SABR_Pipeline_VITIS_LOOP_31_333
SABR_Pipeline_VITIS_LOOP_31_334
SABR_Pipeline_VITIS_LOOP_31_335
SABR_Pipeline_VITIS_LOOP_31_336
SABR_Pipeline_VITIS_LOOP_31_337
SABR_Pipeline_VITIS_LOOP_31_338
SABR_Pipeline_VITIS_LOOP_31_339
SABR_Pipeline_VITIS_LOOP_31_340
SABR_Pipeline_VITIS_LOOP_31_341
SABR_Pipeline_VITIS_LOOP_31_342
SABR_Pipeline_VITIS_LOOP_31_343
SABR_Pipeline_VITIS_LOOP_31_344
SABR_Pipeline_VITIS_LOOP_31_345
SABR_Pipeline_VITIS_LOOP_31_346
SABR_Pipeline_VITIS_LOOP_31_347
SABR_Pipeline_VITIS_LOOP_31_348
SABR_Pipeline_VITIS_LOOP_31_349
SABR_Pipeline_VITIS_LOOP_31_350
SABR_Pipeline_VITIS_LOOP_31_351
SABR_Pipeline_VITIS_LOOP_31_352
SABR_Pipeline_VITIS_LOOP_31_353
SABR_Pipeline_VITIS_LOOP_31_354
SABR_Pipeline_VITIS_LOOP_31_355
SABR_Pipeline_VITIS_LOOP_31_356
SABR_Pipeline_VITIS_LOOP_31_357
SABR_Pipeline_VITIS_LOOP_31_358
SABR_Pipeline_VITIS_LOOP_31_359
SABR_Pipeline_VITIS_LOOP_31_360
SABR_Pipeline_VITIS_LOOP_31_361
SABR_Pipeline_VITIS_LOOP_31_362
SABR_Pipeline_VITIS_LOOP_31_363
SABR_Pipeline_VITIS_LOOP_31_364
SABR_Pipeline_VITIS_LOOP_31_365
SABR_Pipeline_VITIS_LOOP_31_366
SABR_Pipeline_VITIS_LOOP_31_367
SABR_Pipeline_VITIS_LOOP_31_368
SABR_Pipeline_VITIS_LOOP_31_369
SABR_Pipeline_VITIS_LOOP_31_370
SABR_Pipeline_VITIS_LOOP_31_371
SABR_Pipeline_VITIS_LOOP_31_372
SABR_Pipeline_VITIS_LOOP_31_373
SABR_Pipeline_VITIS_LOOP_31_374
SABR_Pipeline_VITIS_LOOP_31_375
SABR_Pipeline_VITIS_LOOP_31_376
SABR_Pipeline_VITIS_LOOP_31_377
SABR_Pipeline_VITIS_LOOP_31_378
SABR_Pipeline_VITIS_LOOP_31_379
SABR_Pipeline_VITIS_LOOP_31_380
SABR_Pipeline_VITIS_LOOP_31_381
SABR_Pipeline_VITIS_LOOP_31_382
SABR_Pipeline_VITIS_LOOP_31_383
SABR_Pipeline_VITIS_LOOP_31_384
SABR_Pipeline_VITIS_LOOP_31_385
SABR_Pipeline_VITIS_LOOP_31_386
SABR_Pipeline_VITIS_LOOP_31_387
SABR_Pipeline_VITIS_LOOP_31_388
SABR_Pipeline_VITIS_LOOP_31_389
SABR_Pipeline_VITIS_LOOP_31_390
SABR_Pipeline_VITIS_LOOP_31_391
SABR_Pipeline_VITIS_LOOP_31_392
SABR_Pipeline_VITIS_LOOP_31_393
SABR_Pipeline_VITIS_LOOP_31_394
SABR_Pipeline_VITIS_LOOP_31_395
SABR_Pipeline_VITIS_LOOP_31_396
SABR_Pipeline_VITIS_LOOP_31_397
SABR_Pipeline_VITIS_LOOP_31_398
SABR_Pipeline_VITIS_LOOP_31_399
SABR
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_3.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_31.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_32.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_33.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_34.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_35.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_36.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_37.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_38.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_39.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_310.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_311.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_312.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_313.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_314.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_315.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_316.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_317.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_318.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_319.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_320.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_321.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_322.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_323.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_324.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_325.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_326.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_327.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_328.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_329.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_330.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_331.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_332.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_333.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_334.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_335.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_336.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_337.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_338.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_339.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_340.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_341.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_342.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_343.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_344.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_345.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_346.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_347.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_348.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_349.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_350.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_351.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_352.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_353.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_354.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_355.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_356.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_357.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_358.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_359.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_360.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_361.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_362.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_363.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_364.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_365.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_366.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_367.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_368.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_369.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_370.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_371.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_372.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_373.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_374.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_375.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_376.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_377.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_378.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_379.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_380.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_381.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_382.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_383.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_384.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_385.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_386.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_387.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_388.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_389.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_390.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_391.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_392.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_393.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_394.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_395.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_396.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_397.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_398.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_399.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute       sc_get_clocks SABR 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_0 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_1 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_10_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_10 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_11_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_11 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_12_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_12 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_13_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_13 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_14_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_14 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_15_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_15 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_16_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_16 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_17_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_17 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_18_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_18 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_19_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_19 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_2 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_20_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_20 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_21_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_21 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_22_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_22 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_23_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_23 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_24_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_24 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_25_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_25 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_26_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_26 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_27_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_27 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_28_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_28 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_29_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_29 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_3 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_30_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_30 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_31_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_31 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_32_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_32 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_33_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_33 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_34_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_34 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_35_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_35 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_36_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_36 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_37_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_37 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_38_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_38 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_39_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_39 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_4_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_4 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_40_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_40 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_41_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_41 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_42_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_42 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_43_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_43 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_44_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_44 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_45_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_45 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_46_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_46 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_47_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_47 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_48_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_48 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_49_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_49 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_5_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_5 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_50_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_50 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_51_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_51 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_52_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_52 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_53_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_53 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_54_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_54 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_55_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_55 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_56_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_56 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_57_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_57 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_58_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_58 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_59_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_59 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_6_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_6 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_60_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_60 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_61_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_61 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_62_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_62 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_63_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_63 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_64_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_64 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_65_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_65 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_66_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_66 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_67_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_67 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_68_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_68 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_69_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_69 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_7_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_7 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_70_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_70 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_71_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_71 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_72_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_72 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_73_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_73 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_74_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_74 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_75_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_75 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_76_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_76 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_77_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_77 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_78_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_78 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_79_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_79 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_8_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_8 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_80_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_80 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_81_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_81 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_82_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_82 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_83_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_83 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_84_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_84 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_85_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_85 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_86_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_86 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_87_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_87 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_88_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_88 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_89_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_89 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_9_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_9 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_90_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_90 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_91_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_91 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_92_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_92 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_93_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_93 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_94_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_94 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_95_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_95 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_96_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_96 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_97_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_97 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_98_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_98 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_99_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_99 DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST SABR MODULE2INSTS {SABR SABR SABR_Pipeline_VITIS_LOOP_31_3 grp_SABR_Pipeline_VITIS_LOOP_31_3_fu_10070 pow_generic_double_s {grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195 grp_pow_generic_double_s_fu_195} SABR_Pipeline_VITIS_LOOP_31_31 grp_SABR_Pipeline_VITIS_LOOP_31_31_fu_10113 SABR_Pipeline_VITIS_LOOP_31_32 grp_SABR_Pipeline_VITIS_LOOP_31_32_fu_10155 SABR_Pipeline_VITIS_LOOP_31_33 grp_SABR_Pipeline_VITIS_LOOP_31_33_fu_10197 SABR_Pipeline_VITIS_LOOP_31_34 grp_SABR_Pipeline_VITIS_LOOP_31_34_fu_10239 SABR_Pipeline_VITIS_LOOP_31_35 grp_SABR_Pipeline_VITIS_LOOP_31_35_fu_10281 SABR_Pipeline_VITIS_LOOP_31_36 grp_SABR_Pipeline_VITIS_LOOP_31_36_fu_10323 SABR_Pipeline_VITIS_LOOP_31_37 grp_SABR_Pipeline_VITIS_LOOP_31_37_fu_10365 SABR_Pipeline_VITIS_LOOP_31_38 grp_SABR_Pipeline_VITIS_LOOP_31_38_fu_10407 SABR_Pipeline_VITIS_LOOP_31_39 grp_SABR_Pipeline_VITIS_LOOP_31_39_fu_10449 SABR_Pipeline_VITIS_LOOP_31_310 grp_SABR_Pipeline_VITIS_LOOP_31_310_fu_10491 SABR_Pipeline_VITIS_LOOP_31_311 grp_SABR_Pipeline_VITIS_LOOP_31_311_fu_10533 SABR_Pipeline_VITIS_LOOP_31_312 grp_SABR_Pipeline_VITIS_LOOP_31_312_fu_10575 SABR_Pipeline_VITIS_LOOP_31_313 grp_SABR_Pipeline_VITIS_LOOP_31_313_fu_10617 SABR_Pipeline_VITIS_LOOP_31_314 grp_SABR_Pipeline_VITIS_LOOP_31_314_fu_10659 SABR_Pipeline_VITIS_LOOP_31_315 grp_SABR_Pipeline_VITIS_LOOP_31_315_fu_10701 SABR_Pipeline_VITIS_LOOP_31_316 grp_SABR_Pipeline_VITIS_LOOP_31_316_fu_10743 SABR_Pipeline_VITIS_LOOP_31_317 grp_SABR_Pipeline_VITIS_LOOP_31_317_fu_10785 SABR_Pipeline_VITIS_LOOP_31_318 grp_SABR_Pipeline_VITIS_LOOP_31_318_fu_10827 SABR_Pipeline_VITIS_LOOP_31_319 grp_SABR_Pipeline_VITIS_LOOP_31_319_fu_10869 SABR_Pipeline_VITIS_LOOP_31_320 grp_SABR_Pipeline_VITIS_LOOP_31_320_fu_10911 SABR_Pipeline_VITIS_LOOP_31_321 grp_SABR_Pipeline_VITIS_LOOP_31_321_fu_10953 SABR_Pipeline_VITIS_LOOP_31_322 grp_SABR_Pipeline_VITIS_LOOP_31_322_fu_10995 SABR_Pipeline_VITIS_LOOP_31_323 grp_SABR_Pipeline_VITIS_LOOP_31_323_fu_11037 SABR_Pipeline_VITIS_LOOP_31_324 grp_SABR_Pipeline_VITIS_LOOP_31_324_fu_11079 SABR_Pipeline_VITIS_LOOP_31_325 grp_SABR_Pipeline_VITIS_LOOP_31_325_fu_11121 SABR_Pipeline_VITIS_LOOP_31_326 grp_SABR_Pipeline_VITIS_LOOP_31_326_fu_11163 SABR_Pipeline_VITIS_LOOP_31_327 grp_SABR_Pipeline_VITIS_LOOP_31_327_fu_11205 SABR_Pipeline_VITIS_LOOP_31_328 grp_SABR_Pipeline_VITIS_LOOP_31_328_fu_11247 SABR_Pipeline_VITIS_LOOP_31_329 grp_SABR_Pipeline_VITIS_LOOP_31_329_fu_11289 SABR_Pipeline_VITIS_LOOP_31_330 grp_SABR_Pipeline_VITIS_LOOP_31_330_fu_11331 SABR_Pipeline_VITIS_LOOP_31_331 grp_SABR_Pipeline_VITIS_LOOP_31_331_fu_11373 SABR_Pipeline_VITIS_LOOP_31_332 grp_SABR_Pipeline_VITIS_LOOP_31_332_fu_11415 SABR_Pipeline_VITIS_LOOP_31_333 grp_SABR_Pipeline_VITIS_LOOP_31_333_fu_11457 SABR_Pipeline_VITIS_LOOP_31_334 grp_SABR_Pipeline_VITIS_LOOP_31_334_fu_11499 SABR_Pipeline_VITIS_LOOP_31_335 grp_SABR_Pipeline_VITIS_LOOP_31_335_fu_11541 SABR_Pipeline_VITIS_LOOP_31_336 grp_SABR_Pipeline_VITIS_LOOP_31_336_fu_11583 SABR_Pipeline_VITIS_LOOP_31_337 grp_SABR_Pipeline_VITIS_LOOP_31_337_fu_11625 SABR_Pipeline_VITIS_LOOP_31_338 grp_SABR_Pipeline_VITIS_LOOP_31_338_fu_11667 SABR_Pipeline_VITIS_LOOP_31_339 grp_SABR_Pipeline_VITIS_LOOP_31_339_fu_11709 SABR_Pipeline_VITIS_LOOP_31_340 grp_SABR_Pipeline_VITIS_LOOP_31_340_fu_11751 SABR_Pipeline_VITIS_LOOP_31_341 grp_SABR_Pipeline_VITIS_LOOP_31_341_fu_11793 SABR_Pipeline_VITIS_LOOP_31_342 grp_SABR_Pipeline_VITIS_LOOP_31_342_fu_11835 SABR_Pipeline_VITIS_LOOP_31_343 grp_SABR_Pipeline_VITIS_LOOP_31_343_fu_11877 SABR_Pipeline_VITIS_LOOP_31_344 grp_SABR_Pipeline_VITIS_LOOP_31_344_fu_11919 SABR_Pipeline_VITIS_LOOP_31_345 grp_SABR_Pipeline_VITIS_LOOP_31_345_fu_11961 SABR_Pipeline_VITIS_LOOP_31_346 grp_SABR_Pipeline_VITIS_LOOP_31_346_fu_12003 SABR_Pipeline_VITIS_LOOP_31_347 grp_SABR_Pipeline_VITIS_LOOP_31_347_fu_12045 SABR_Pipeline_VITIS_LOOP_31_348 grp_SABR_Pipeline_VITIS_LOOP_31_348_fu_12087 SABR_Pipeline_VITIS_LOOP_31_349 grp_SABR_Pipeline_VITIS_LOOP_31_349_fu_12129 SABR_Pipeline_VITIS_LOOP_31_350 grp_SABR_Pipeline_VITIS_LOOP_31_350_fu_12171 SABR_Pipeline_VITIS_LOOP_31_351 grp_SABR_Pipeline_VITIS_LOOP_31_351_fu_12213 SABR_Pipeline_VITIS_LOOP_31_352 grp_SABR_Pipeline_VITIS_LOOP_31_352_fu_12255 SABR_Pipeline_VITIS_LOOP_31_353 grp_SABR_Pipeline_VITIS_LOOP_31_353_fu_12297 SABR_Pipeline_VITIS_LOOP_31_354 grp_SABR_Pipeline_VITIS_LOOP_31_354_fu_12339 SABR_Pipeline_VITIS_LOOP_31_355 grp_SABR_Pipeline_VITIS_LOOP_31_355_fu_12381 SABR_Pipeline_VITIS_LOOP_31_356 grp_SABR_Pipeline_VITIS_LOOP_31_356_fu_12423 SABR_Pipeline_VITIS_LOOP_31_357 grp_SABR_Pipeline_VITIS_LOOP_31_357_fu_12465 SABR_Pipeline_VITIS_LOOP_31_358 grp_SABR_Pipeline_VITIS_LOOP_31_358_fu_12507 SABR_Pipeline_VITIS_LOOP_31_359 grp_SABR_Pipeline_VITIS_LOOP_31_359_fu_12549 SABR_Pipeline_VITIS_LOOP_31_360 grp_SABR_Pipeline_VITIS_LOOP_31_360_fu_12591 SABR_Pipeline_VITIS_LOOP_31_361 grp_SABR_Pipeline_VITIS_LOOP_31_361_fu_12633 SABR_Pipeline_VITIS_LOOP_31_362 grp_SABR_Pipeline_VITIS_LOOP_31_362_fu_12675 SABR_Pipeline_VITIS_LOOP_31_363 grp_SABR_Pipeline_VITIS_LOOP_31_363_fu_12717 SABR_Pipeline_VITIS_LOOP_31_364 grp_SABR_Pipeline_VITIS_LOOP_31_364_fu_12759 SABR_Pipeline_VITIS_LOOP_31_365 grp_SABR_Pipeline_VITIS_LOOP_31_365_fu_12801 SABR_Pipeline_VITIS_LOOP_31_366 grp_SABR_Pipeline_VITIS_LOOP_31_366_fu_12843 SABR_Pipeline_VITIS_LOOP_31_367 grp_SABR_Pipeline_VITIS_LOOP_31_367_fu_12885 SABR_Pipeline_VITIS_LOOP_31_368 grp_SABR_Pipeline_VITIS_LOOP_31_368_fu_12927 SABR_Pipeline_VITIS_LOOP_31_369 grp_SABR_Pipeline_VITIS_LOOP_31_369_fu_12969 SABR_Pipeline_VITIS_LOOP_31_370 grp_SABR_Pipeline_VITIS_LOOP_31_370_fu_13011 SABR_Pipeline_VITIS_LOOP_31_371 grp_SABR_Pipeline_VITIS_LOOP_31_371_fu_13053 SABR_Pipeline_VITIS_LOOP_31_372 grp_SABR_Pipeline_VITIS_LOOP_31_372_fu_13095 SABR_Pipeline_VITIS_LOOP_31_373 grp_SABR_Pipeline_VITIS_LOOP_31_373_fu_13137 SABR_Pipeline_VITIS_LOOP_31_374 grp_SABR_Pipeline_VITIS_LOOP_31_374_fu_13179 SABR_Pipeline_VITIS_LOOP_31_375 grp_SABR_Pipeline_VITIS_LOOP_31_375_fu_13221 SABR_Pipeline_VITIS_LOOP_31_376 grp_SABR_Pipeline_VITIS_LOOP_31_376_fu_13263 SABR_Pipeline_VITIS_LOOP_31_377 grp_SABR_Pipeline_VITIS_LOOP_31_377_fu_13305 SABR_Pipeline_VITIS_LOOP_31_378 grp_SABR_Pipeline_VITIS_LOOP_31_378_fu_13347 SABR_Pipeline_VITIS_LOOP_31_379 grp_SABR_Pipeline_VITIS_LOOP_31_379_fu_13389 SABR_Pipeline_VITIS_LOOP_31_380 grp_SABR_Pipeline_VITIS_LOOP_31_380_fu_13431 SABR_Pipeline_VITIS_LOOP_31_381 grp_SABR_Pipeline_VITIS_LOOP_31_381_fu_13473 SABR_Pipeline_VITIS_LOOP_31_382 grp_SABR_Pipeline_VITIS_LOOP_31_382_fu_13515 SABR_Pipeline_VITIS_LOOP_31_383 grp_SABR_Pipeline_VITIS_LOOP_31_383_fu_13557 SABR_Pipeline_VITIS_LOOP_31_384 grp_SABR_Pipeline_VITIS_LOOP_31_384_fu_13599 SABR_Pipeline_VITIS_LOOP_31_385 grp_SABR_Pipeline_VITIS_LOOP_31_385_fu_13641 SABR_Pipeline_VITIS_LOOP_31_386 grp_SABR_Pipeline_VITIS_LOOP_31_386_fu_13683 SABR_Pipeline_VITIS_LOOP_31_387 grp_SABR_Pipeline_VITIS_LOOP_31_387_fu_13725 SABR_Pipeline_VITIS_LOOP_31_388 grp_SABR_Pipeline_VITIS_LOOP_31_388_fu_13767 SABR_Pipeline_VITIS_LOOP_31_389 grp_SABR_Pipeline_VITIS_LOOP_31_389_fu_13809 SABR_Pipeline_VITIS_LOOP_31_390 grp_SABR_Pipeline_VITIS_LOOP_31_390_fu_13851 SABR_Pipeline_VITIS_LOOP_31_391 grp_SABR_Pipeline_VITIS_LOOP_31_391_fu_13893 SABR_Pipeline_VITIS_LOOP_31_392 grp_SABR_Pipeline_VITIS_LOOP_31_392_fu_13935 SABR_Pipeline_VITIS_LOOP_31_393 grp_SABR_Pipeline_VITIS_LOOP_31_393_fu_13977 SABR_Pipeline_VITIS_LOOP_31_394 grp_SABR_Pipeline_VITIS_LOOP_31_394_fu_14019 SABR_Pipeline_VITIS_LOOP_31_395 grp_SABR_Pipeline_VITIS_LOOP_31_395_fu_14061 SABR_Pipeline_VITIS_LOOP_31_396 grp_SABR_Pipeline_VITIS_LOOP_31_396_fu_14103 SABR_Pipeline_VITIS_LOOP_31_397 grp_SABR_Pipeline_VITIS_LOOP_31_397_fu_14145 SABR_Pipeline_VITIS_LOOP_31_398 grp_SABR_Pipeline_VITIS_LOOP_31_398_fu_14187 SABR_Pipeline_VITIS_LOOP_31_399 grp_SABR_Pipeline_VITIS_LOOP_31_399_fu_14229} INST2MODULE {SABR SABR grp_SABR_Pipeline_VITIS_LOOP_31_3_fu_10070 SABR_Pipeline_VITIS_LOOP_31_3 grp_pow_generic_double_s_fu_195 pow_generic_double_s grp_SABR_Pipeline_VITIS_LOOP_31_31_fu_10113 SABR_Pipeline_VITIS_LOOP_31_31 grp_SABR_Pipeline_VITIS_LOOP_31_32_fu_10155 SABR_Pipeline_VITIS_LOOP_31_32 grp_SABR_Pipeline_VITIS_LOOP_31_33_fu_10197 SABR_Pipeline_VITIS_LOOP_31_33 grp_SABR_Pipeline_VITIS_LOOP_31_34_fu_10239 SABR_Pipeline_VITIS_LOOP_31_34 grp_SABR_Pipeline_VITIS_LOOP_31_35_fu_10281 SABR_Pipeline_VITIS_LOOP_31_35 grp_SABR_Pipeline_VITIS_LOOP_31_36_fu_10323 SABR_Pipeline_VITIS_LOOP_31_36 grp_SABR_Pipeline_VITIS_LOOP_31_37_fu_10365 SABR_Pipeline_VITIS_LOOP_31_37 grp_SABR_Pipeline_VITIS_LOOP_31_38_fu_10407 SABR_Pipeline_VITIS_LOOP_31_38 grp_SABR_Pipeline_VITIS_LOOP_31_39_fu_10449 SABR_Pipeline_VITIS_LOOP_31_39 grp_SABR_Pipeline_VITIS_LOOP_31_310_fu_10491 SABR_Pipeline_VITIS_LOOP_31_310 grp_SABR_Pipeline_VITIS_LOOP_31_311_fu_10533 SABR_Pipeline_VITIS_LOOP_31_311 grp_SABR_Pipeline_VITIS_LOOP_31_312_fu_10575 SABR_Pipeline_VITIS_LOOP_31_312 grp_SABR_Pipeline_VITIS_LOOP_31_313_fu_10617 SABR_Pipeline_VITIS_LOOP_31_313 grp_SABR_Pipeline_VITIS_LOOP_31_314_fu_10659 SABR_Pipeline_VITIS_LOOP_31_314 grp_SABR_Pipeline_VITIS_LOOP_31_315_fu_10701 SABR_Pipeline_VITIS_LOOP_31_315 grp_SABR_Pipeline_VITIS_LOOP_31_316_fu_10743 SABR_Pipeline_VITIS_LOOP_31_316 grp_SABR_Pipeline_VITIS_LOOP_31_317_fu_10785 SABR_Pipeline_VITIS_LOOP_31_317 grp_SABR_Pipeline_VITIS_LOOP_31_318_fu_10827 SABR_Pipeline_VITIS_LOOP_31_318 grp_SABR_Pipeline_VITIS_LOOP_31_319_fu_10869 SABR_Pipeline_VITIS_LOOP_31_319 grp_SABR_Pipeline_VITIS_LOOP_31_320_fu_10911 SABR_Pipeline_VITIS_LOOP_31_320 grp_SABR_Pipeline_VITIS_LOOP_31_321_fu_10953 SABR_Pipeline_VITIS_LOOP_31_321 grp_SABR_Pipeline_VITIS_LOOP_31_322_fu_10995 SABR_Pipeline_VITIS_LOOP_31_322 grp_SABR_Pipeline_VITIS_LOOP_31_323_fu_11037 SABR_Pipeline_VITIS_LOOP_31_323 grp_SABR_Pipeline_VITIS_LOOP_31_324_fu_11079 SABR_Pipeline_VITIS_LOOP_31_324 grp_SABR_Pipeline_VITIS_LOOP_31_325_fu_11121 SABR_Pipeline_VITIS_LOOP_31_325 grp_SABR_Pipeline_VITIS_LOOP_31_326_fu_11163 SABR_Pipeline_VITIS_LOOP_31_326 grp_SABR_Pipeline_VITIS_LOOP_31_327_fu_11205 SABR_Pipeline_VITIS_LOOP_31_327 grp_SABR_Pipeline_VITIS_LOOP_31_328_fu_11247 SABR_Pipeline_VITIS_LOOP_31_328 grp_SABR_Pipeline_VITIS_LOOP_31_329_fu_11289 SABR_Pipeline_VITIS_LOOP_31_329 grp_SABR_Pipeline_VITIS_LOOP_31_330_fu_11331 SABR_Pipeline_VITIS_LOOP_31_330 grp_SABR_Pipeline_VITIS_LOOP_31_331_fu_11373 SABR_Pipeline_VITIS_LOOP_31_331 grp_SABR_Pipeline_VITIS_LOOP_31_332_fu_11415 SABR_Pipeline_VITIS_LOOP_31_332 grp_SABR_Pipeline_VITIS_LOOP_31_333_fu_11457 SABR_Pipeline_VITIS_LOOP_31_333 grp_SABR_Pipeline_VITIS_LOOP_31_334_fu_11499 SABR_Pipeline_VITIS_LOOP_31_334 grp_SABR_Pipeline_VITIS_LOOP_31_335_fu_11541 SABR_Pipeline_VITIS_LOOP_31_335 grp_SABR_Pipeline_VITIS_LOOP_31_336_fu_11583 SABR_Pipeline_VITIS_LOOP_31_336 grp_SABR_Pipeline_VITIS_LOOP_31_337_fu_11625 SABR_Pipeline_VITIS_LOOP_31_337 grp_SABR_Pipeline_VITIS_LOOP_31_338_fu_11667 SABR_Pipeline_VITIS_LOOP_31_338 grp_SABR_Pipeline_VITIS_LOOP_31_339_fu_11709 SABR_Pipeline_VITIS_LOOP_31_339 grp_SABR_Pipeline_VITIS_LOOP_31_340_fu_11751 SABR_Pipeline_VITIS_LOOP_31_340 grp_SABR_Pipeline_VITIS_LOOP_31_341_fu_11793 SABR_Pipeline_VITIS_LOOP_31_341 grp_SABR_Pipeline_VITIS_LOOP_31_342_fu_11835 SABR_Pipeline_VITIS_LOOP_31_342 grp_SABR_Pipeline_VITIS_LOOP_31_343_fu_11877 SABR_Pipeline_VITIS_LOOP_31_343 grp_SABR_Pipeline_VITIS_LOOP_31_344_fu_11919 SABR_Pipeline_VITIS_LOOP_31_344 grp_SABR_Pipeline_VITIS_LOOP_31_345_fu_11961 SABR_Pipeline_VITIS_LOOP_31_345 grp_SABR_Pipeline_VITIS_LOOP_31_346_fu_12003 SABR_Pipeline_VITIS_LOOP_31_346 grp_SABR_Pipeline_VITIS_LOOP_31_347_fu_12045 SABR_Pipeline_VITIS_LOOP_31_347 grp_SABR_Pipeline_VITIS_LOOP_31_348_fu_12087 SABR_Pipeline_VITIS_LOOP_31_348 grp_SABR_Pipeline_VITIS_LOOP_31_349_fu_12129 SABR_Pipeline_VITIS_LOOP_31_349 grp_SABR_Pipeline_VITIS_LOOP_31_350_fu_12171 SABR_Pipeline_VITIS_LOOP_31_350 grp_SABR_Pipeline_VITIS_LOOP_31_351_fu_12213 SABR_Pipeline_VITIS_LOOP_31_351 grp_SABR_Pipeline_VITIS_LOOP_31_352_fu_12255 SABR_Pipeline_VITIS_LOOP_31_352 grp_SABR_Pipeline_VITIS_LOOP_31_353_fu_12297 SABR_Pipeline_VITIS_LOOP_31_353 grp_SABR_Pipeline_VITIS_LOOP_31_354_fu_12339 SABR_Pipeline_VITIS_LOOP_31_354 grp_SABR_Pipeline_VITIS_LOOP_31_355_fu_12381 SABR_Pipeline_VITIS_LOOP_31_355 grp_SABR_Pipeline_VITIS_LOOP_31_356_fu_12423 SABR_Pipeline_VITIS_LOOP_31_356 grp_SABR_Pipeline_VITIS_LOOP_31_357_fu_12465 SABR_Pipeline_VITIS_LOOP_31_357 grp_SABR_Pipeline_VITIS_LOOP_31_358_fu_12507 SABR_Pipeline_VITIS_LOOP_31_358 grp_SABR_Pipeline_VITIS_LOOP_31_359_fu_12549 SABR_Pipeline_VITIS_LOOP_31_359 grp_SABR_Pipeline_VITIS_LOOP_31_360_fu_12591 SABR_Pipeline_VITIS_LOOP_31_360 grp_SABR_Pipeline_VITIS_LOOP_31_361_fu_12633 SABR_Pipeline_VITIS_LOOP_31_361 grp_SABR_Pipeline_VITIS_LOOP_31_362_fu_12675 SABR_Pipeline_VITIS_LOOP_31_362 grp_SABR_Pipeline_VITIS_LOOP_31_363_fu_12717 SABR_Pipeline_VITIS_LOOP_31_363 grp_SABR_Pipeline_VITIS_LOOP_31_364_fu_12759 SABR_Pipeline_VITIS_LOOP_31_364 grp_SABR_Pipeline_VITIS_LOOP_31_365_fu_12801 SABR_Pipeline_VITIS_LOOP_31_365 grp_SABR_Pipeline_VITIS_LOOP_31_366_fu_12843 SABR_Pipeline_VITIS_LOOP_31_366 grp_SABR_Pipeline_VITIS_LOOP_31_367_fu_12885 SABR_Pipeline_VITIS_LOOP_31_367 grp_SABR_Pipeline_VITIS_LOOP_31_368_fu_12927 SABR_Pipeline_VITIS_LOOP_31_368 grp_SABR_Pipeline_VITIS_LOOP_31_369_fu_12969 SABR_Pipeline_VITIS_LOOP_31_369 grp_SABR_Pipeline_VITIS_LOOP_31_370_fu_13011 SABR_Pipeline_VITIS_LOOP_31_370 grp_SABR_Pipeline_VITIS_LOOP_31_371_fu_13053 SABR_Pipeline_VITIS_LOOP_31_371 grp_SABR_Pipeline_VITIS_LOOP_31_372_fu_13095 SABR_Pipeline_VITIS_LOOP_31_372 grp_SABR_Pipeline_VITIS_LOOP_31_373_fu_13137 SABR_Pipeline_VITIS_LOOP_31_373 grp_SABR_Pipeline_VITIS_LOOP_31_374_fu_13179 SABR_Pipeline_VITIS_LOOP_31_374 grp_SABR_Pipeline_VITIS_LOOP_31_375_fu_13221 SABR_Pipeline_VITIS_LOOP_31_375 grp_SABR_Pipeline_VITIS_LOOP_31_376_fu_13263 SABR_Pipeline_VITIS_LOOP_31_376 grp_SABR_Pipeline_VITIS_LOOP_31_377_fu_13305 SABR_Pipeline_VITIS_LOOP_31_377 grp_SABR_Pipeline_VITIS_LOOP_31_378_fu_13347 SABR_Pipeline_VITIS_LOOP_31_378 grp_SABR_Pipeline_VITIS_LOOP_31_379_fu_13389 SABR_Pipeline_VITIS_LOOP_31_379 grp_SABR_Pipeline_VITIS_LOOP_31_380_fu_13431 SABR_Pipeline_VITIS_LOOP_31_380 grp_SABR_Pipeline_VITIS_LOOP_31_381_fu_13473 SABR_Pipeline_VITIS_LOOP_31_381 grp_SABR_Pipeline_VITIS_LOOP_31_382_fu_13515 SABR_Pipeline_VITIS_LOOP_31_382 grp_SABR_Pipeline_VITIS_LOOP_31_383_fu_13557 SABR_Pipeline_VITIS_LOOP_31_383 grp_SABR_Pipeline_VITIS_LOOP_31_384_fu_13599 SABR_Pipeline_VITIS_LOOP_31_384 grp_SABR_Pipeline_VITIS_LOOP_31_385_fu_13641 SABR_Pipeline_VITIS_LOOP_31_385 grp_SABR_Pipeline_VITIS_LOOP_31_386_fu_13683 SABR_Pipeline_VITIS_LOOP_31_386 grp_SABR_Pipeline_VITIS_LOOP_31_387_fu_13725 SABR_Pipeline_VITIS_LOOP_31_387 grp_SABR_Pipeline_VITIS_LOOP_31_388_fu_13767 SABR_Pipeline_VITIS_LOOP_31_388 grp_SABR_Pipeline_VITIS_LOOP_31_389_fu_13809 SABR_Pipeline_VITIS_LOOP_31_389 grp_SABR_Pipeline_VITIS_LOOP_31_390_fu_13851 SABR_Pipeline_VITIS_LOOP_31_390 grp_SABR_Pipeline_VITIS_LOOP_31_391_fu_13893 SABR_Pipeline_VITIS_LOOP_31_391 grp_SABR_Pipeline_VITIS_LOOP_31_392_fu_13935 SABR_Pipeline_VITIS_LOOP_31_392 grp_SABR_Pipeline_VITIS_LOOP_31_393_fu_13977 SABR_Pipeline_VITIS_LOOP_31_393 grp_SABR_Pipeline_VITIS_LOOP_31_394_fu_14019 SABR_Pipeline_VITIS_LOOP_31_394 grp_SABR_Pipeline_VITIS_LOOP_31_395_fu_14061 SABR_Pipeline_VITIS_LOOP_31_395 grp_SABR_Pipeline_VITIS_LOOP_31_396_fu_14103 SABR_Pipeline_VITIS_LOOP_31_396 grp_SABR_Pipeline_VITIS_LOOP_31_397_fu_14145 SABR_Pipeline_VITIS_LOOP_31_397 grp_SABR_Pipeline_VITIS_LOOP_31_398_fu_14187 SABR_Pipeline_VITIS_LOOP_31_398 grp_SABR_Pipeline_VITIS_LOOP_31_399_fu_14229 SABR_Pipeline_VITIS_LOOP_31_399} INSTDATA {SABR {DEPTH 1 CHILDREN {grp_SABR_Pipeline_VITIS_LOOP_31_3_fu_10070 grp_SABR_Pipeline_VITIS_LOOP_31_31_fu_10113 grp_SABR_Pipeline_VITIS_LOOP_31_32_fu_10155 grp_SABR_Pipeline_VITIS_LOOP_31_33_fu_10197 grp_SABR_Pipeline_VITIS_LOOP_31_34_fu_10239 grp_SABR_Pipeline_VITIS_LOOP_31_35_fu_10281 grp_SABR_Pipeline_VITIS_LOOP_31_36_fu_10323 grp_SABR_Pipeline_VITIS_LOOP_31_37_fu_10365 grp_SABR_Pipeline_VITIS_LOOP_31_38_fu_10407 grp_SABR_Pipeline_VITIS_LOOP_31_39_fu_10449 grp_SABR_Pipeline_VITIS_LOOP_31_310_fu_10491 grp_SABR_Pipeline_VITIS_LOOP_31_311_fu_10533 grp_SABR_Pipeline_VITIS_LOOP_31_312_fu_10575 grp_SABR_Pipeline_VITIS_LOOP_31_313_fu_10617 grp_SABR_Pipeline_VITIS_LOOP_31_314_fu_10659 grp_SABR_Pipeline_VITIS_LOOP_31_315_fu_10701 grp_SABR_Pipeline_VITIS_LOOP_31_316_fu_10743 grp_SABR_Pipeline_VITIS_LOOP_31_317_fu_10785 grp_SABR_Pipeline_VITIS_LOOP_31_318_fu_10827 grp_SABR_Pipeline_VITIS_LOOP_31_319_fu_10869 grp_SABR_Pipeline_VITIS_LOOP_31_320_fu_10911 grp_SABR_Pipeline_VITIS_LOOP_31_321_fu_10953 grp_SABR_Pipeline_VITIS_LOOP_31_322_fu_10995 grp_SABR_Pipeline_VITIS_LOOP_31_323_fu_11037 grp_SABR_Pipeline_VITIS_LOOP_31_324_fu_11079 grp_SABR_Pipeline_VITIS_LOOP_31_325_fu_11121 grp_SABR_Pipeline_VITIS_LOOP_31_326_fu_11163 grp_SABR_Pipeline_VITIS_LOOP_31_327_fu_11205 grp_SABR_Pipeline_VITIS_LOOP_31_328_fu_11247 grp_SABR_Pipeline_VITIS_LOOP_31_329_fu_11289 grp_SABR_Pipeline_VITIS_LOOP_31_330_fu_11331 grp_SABR_Pipeline_VITIS_LOOP_31_331_fu_11373 grp_SABR_Pipeline_VITIS_LOOP_31_332_fu_11415 grp_SABR_Pipeline_VITIS_LOOP_31_333_fu_11457 grp_SABR_Pipeline_VITIS_LOOP_31_334_fu_11499 grp_SABR_Pipeline_VITIS_LOOP_31_335_fu_11541 grp_SABR_Pipeline_VITIS_LOOP_31_336_fu_11583 grp_SABR_Pipeline_VITIS_LOOP_31_337_fu_11625 grp_SABR_Pipeline_VITIS_LOOP_31_338_fu_11667 grp_SABR_Pipeline_VITIS_LOOP_31_339_fu_11709 grp_SABR_Pipeline_VITIS_LOOP_31_340_fu_11751 grp_SABR_Pipeline_VITIS_LOOP_31_341_fu_11793 grp_SABR_Pipeline_VITIS_LOOP_31_342_fu_11835 grp_SABR_Pipeline_VITIS_LOOP_31_343_fu_11877 grp_SABR_Pipeline_VITIS_LOOP_31_344_fu_11919 grp_SABR_Pipeline_VITIS_LOOP_31_345_fu_11961 grp_SABR_Pipeline_VITIS_LOOP_31_346_fu_12003 grp_SABR_Pipeline_VITIS_LOOP_31_347_fu_12045 grp_SABR_Pipeline_VITIS_LOOP_31_348_fu_12087 grp_SABR_Pipeline_VITIS_LOOP_31_349_fu_12129 grp_SABR_Pipeline_VITIS_LOOP_31_350_fu_12171 grp_SABR_Pipeline_VITIS_LOOP_31_351_fu_12213 grp_SABR_Pipeline_VITIS_LOOP_31_352_fu_12255 grp_SABR_Pipeline_VITIS_LOOP_31_353_fu_12297 grp_SABR_Pipeline_VITIS_LOOP_31_354_fu_12339 grp_SABR_Pipeline_VITIS_LOOP_31_355_fu_12381 grp_SABR_Pipeline_VITIS_LOOP_31_356_fu_12423 grp_SABR_Pipeline_VITIS_LOOP_31_357_fu_12465 grp_SABR_Pipeline_VITIS_LOOP_31_358_fu_12507 grp_SABR_Pipeline_VITIS_LOOP_31_359_fu_12549 grp_SABR_Pipeline_VITIS_LOOP_31_360_fu_12591 grp_SABR_Pipeline_VITIS_LOOP_31_361_fu_12633 grp_SABR_Pipeline_VITIS_LOOP_31_362_fu_12675 grp_SABR_Pipeline_VITIS_LOOP_31_363_fu_12717 grp_SABR_Pipeline_VITIS_LOOP_31_364_fu_12759 grp_SABR_Pipeline_VITIS_LOOP_31_365_fu_12801 grp_SABR_Pipeline_VITIS_LOOP_31_366_fu_12843 grp_SABR_Pipeline_VITIS_LOOP_31_367_fu_12885 grp_SABR_Pipeline_VITIS_LOOP_31_368_fu_12927 grp_SABR_Pipeline_VITIS_LOOP_31_369_fu_12969 grp_SABR_Pipeline_VITIS_LOOP_31_370_fu_13011 grp_SABR_Pipeline_VITIS_LOOP_31_371_fu_13053 grp_SABR_Pipeline_VITIS_LOOP_31_372_fu_13095 grp_SABR_Pipeline_VITIS_LOOP_31_373_fu_13137 grp_SABR_Pipeline_VITIS_LOOP_31_374_fu_13179 grp_SABR_Pipeline_VITIS_LOOP_31_375_fu_13221 grp_SABR_Pipeline_VITIS_LOOP_31_376_fu_13263 grp_SABR_Pipeline_VITIS_LOOP_31_377_fu_13305 grp_SABR_Pipeline_VITIS_LOOP_31_378_fu_13347 grp_SABR_Pipeline_VITIS_LOOP_31_379_fu_13389 grp_SABR_Pipeline_VITIS_LOOP_31_380_fu_13431 grp_SABR_Pipeline_VITIS_LOOP_31_381_fu_13473 grp_SABR_Pipeline_VITIS_LOOP_31_382_fu_13515 grp_SABR_Pipeline_VITIS_LOOP_31_383_fu_13557 grp_SABR_Pipeline_VITIS_LOOP_31_384_fu_13599 grp_SABR_Pipeline_VITIS_LOOP_31_385_fu_13641 grp_SABR_Pipeline_VITIS_LOOP_31_386_fu_13683 grp_SABR_Pipeline_VITIS_LOOP_31_387_fu_13725 grp_SABR_Pipeline_VITIS_LOOP_31_388_fu_13767 grp_SABR_Pipeline_VITIS_LOOP_31_389_fu_13809 grp_SABR_Pipeline_VITIS_LOOP_31_390_fu_13851 grp_SABR_Pipeline_VITIS_LOOP_31_391_fu_13893 grp_SABR_Pipeline_VITIS_LOOP_31_392_fu_13935 grp_SABR_Pipeline_VITIS_LOOP_31_393_fu_13977 grp_SABR_Pipeline_VITIS_LOOP_31_394_fu_14019 grp_SABR_Pipeline_VITIS_LOOP_31_395_fu_14061 grp_SABR_Pipeline_VITIS_LOOP_31_396_fu_14103 grp_SABR_Pipeline_VITIS_LOOP_31_397_fu_14145 grp_SABR_Pipeline_VITIS_LOOP_31_398_fu_14187 grp_SABR_Pipeline_VITIS_LOOP_31_399_fu_14229}} grp_SABR_Pipeline_VITIS_LOOP_31_3_fu_10070 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_pow_generic_double_s_fu_195 {DEPTH 3 CHILDREN {}} grp_SABR_Pipeline_VITIS_LOOP_31_31_fu_10113 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_32_fu_10155 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_33_fu_10197 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_34_fu_10239 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_35_fu_10281 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_36_fu_10323 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_37_fu_10365 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_38_fu_10407 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_39_fu_10449 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_310_fu_10491 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_311_fu_10533 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_312_fu_10575 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_313_fu_10617 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_314_fu_10659 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_315_fu_10701 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_316_fu_10743 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_317_fu_10785 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_318_fu_10827 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_319_fu_10869 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_320_fu_10911 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_321_fu_10953 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_322_fu_10995 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_323_fu_11037 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_324_fu_11079 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_325_fu_11121 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_326_fu_11163 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_327_fu_11205 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_328_fu_11247 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_329_fu_11289 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_330_fu_11331 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_331_fu_11373 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_332_fu_11415 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_333_fu_11457 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_334_fu_11499 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_335_fu_11541 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_336_fu_11583 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_337_fu_11625 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_338_fu_11667 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_339_fu_11709 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_340_fu_11751 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_341_fu_11793 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_342_fu_11835 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_343_fu_11877 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_344_fu_11919 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_345_fu_11961 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_346_fu_12003 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_347_fu_12045 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_348_fu_12087 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_349_fu_12129 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_350_fu_12171 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_351_fu_12213 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_352_fu_12255 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_353_fu_12297 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_354_fu_12339 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_355_fu_12381 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_356_fu_12423 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_357_fu_12465 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_358_fu_12507 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_359_fu_12549 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_360_fu_12591 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_361_fu_12633 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_362_fu_12675 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_363_fu_12717 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_364_fu_12759 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_365_fu_12801 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_366_fu_12843 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_367_fu_12885 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_368_fu_12927 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_369_fu_12969 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_370_fu_13011 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_371_fu_13053 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_372_fu_13095 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_373_fu_13137 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_374_fu_13179 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_375_fu_13221 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_376_fu_13263 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_377_fu_13305 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_378_fu_13347 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_379_fu_13389 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_380_fu_13431 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_381_fu_13473 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_382_fu_13515 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_383_fu_13557 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_384_fu_13599 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_385_fu_13641 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_386_fu_13683 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_387_fu_13725 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_388_fu_13767 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_389_fu_13809 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_390_fu_13851 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_391_fu_13893 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_392_fu_13935 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_393_fu_13977 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_394_fu_14019 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_395_fu_14061 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_396_fu_14103 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_397_fu_14145 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_398_fu_14187 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195} grp_SABR_Pipeline_VITIS_LOOP_31_399_fu_14229 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_195}} MODULEDATA {pow_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_fu_1431_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486} VARIABLE b_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_1677_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486} VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME y_is_0_fu_1683_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334} VARIABLE y_is_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln340_fu_1437_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340} VARIABLE icmp_ln340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln340_1_fu_709_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340} VARIABLE icmp_ln340_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_1_fu_1443_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340} VARIABLE x_is_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln341_fu_1689_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341} VARIABLE xor_ln341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_p1_fu_1694_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341} VARIABLE x_is_p1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_n1_fu_1699_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342} VARIABLE x_is_n1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_1703_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18} VARIABLE icmp_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_1_fu_1709_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18} VARIABLE icmp_ln18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_inf_fu_1715_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18} VARIABLE y_is_inf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln18_2_fu_1721_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE icmp_ln18_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_NaN_fu_1727_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE y_is_NaN LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_3_fu_1448_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE icmp_ln18_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln18_4_fu_714_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE icmp_ln18_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_NaN_fu_1733_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE x_is_NaN LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME x_is_0_fu_1453_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:350} VARIABLE x_is_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_inf_fu_1737_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18} VARIABLE x_is_inf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln357_fu_1741_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357} VARIABLE or_ln357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln357_fu_1746_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357} VARIABLE xor_ln357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_neg_fu_1752_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357} VARIABLE x_is_neg LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln372_fu_1757_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:372} VARIABLE icmp_ln372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln373_fu_1781_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE add_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln373_fu_1791_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE lshr_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln373_1_fu_1797_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE and_ln373_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME y_is_int_fu_1829_p4 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE icmp_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln373_fu_1809_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE or_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln373_fu_1815_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE xor_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U16 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE y_is_int LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln378_fu_1849_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE and_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln378_fu_1855_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE or_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln378_1_fu_1861_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE or_ln378_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln386_fu_1867_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE or_ln386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln386_fu_1873_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE xor_ln386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln386_fu_1879_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE and_ln386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln386_1_fu_1885_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE or_ln386_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln386_2_fu_1891_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE or_ln386_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME y_is_pos_fu_1897_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413} VARIABLE y_is_pos LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_pinf_fu_1903_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413} VARIABLE y_is_pinf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_ninf_fu_1909_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:414} VARIABLE y_is_ninf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME x_abs_greater_1_fu_1915_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416} VARIABLE x_abs_greater_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln421_fu_2061_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421} VARIABLE icmp_ln421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln422_fu_2066_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE icmp_ln422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln422_1_fu_2071_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE icmp_ln422_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln422_fu_1920_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE sub_ln422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitselect PRAGMA {} RTLNAME bitselect_1ns_52ns_32s_1_1_1_U17 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE y_is_odd LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln421_fu_2076_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421} VARIABLE xor_ln421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln422_fu_2082_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE and_ln422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln422_1_fu_2088_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE and_ln422_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U18 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE y_is_odd_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME r_sign_fu_2121_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:424} VARIABLE r_sign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_fu_1938_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_1_fu_1944_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_2_fu_1949_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_3_fu_1955_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln431_fu_1960_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE or_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln431_1_fu_1966_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE or_ln431_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln431_2_fu_1972_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE or_ln431_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln431_fu_2731_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE xor_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_fu_1978_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_1_fu_1983_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_2_fu_1989_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_3_fu_1994_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln438_fu_2000_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE or_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln438_1_fu_2006_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE or_ln438_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln438_2_fu_2012_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE or_ln438_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln438_fu_2736_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE xor_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_1_fu_1466_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:486} VARIABLE b_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mul_ln516_fu_630_p0 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484} VARIABLE b_frac_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME b_exp_2_fu_1472_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484} VARIABLE b_exp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_80ns_90_1_1_U1 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494} VARIABLE Elog2 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_54s_6ns_54_1_1_U7 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516} VARIABLE mul_ln516 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln42_fu_816_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42} VARIABLE select_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_71ns_4ns_75_1_1_U15 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_73ns_6ns_79_1_1_U8 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_83ns_6ns_89_1_1_U12 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_2 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_92ns_6ns_97_1_1_U14 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_3 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_87ns_6ns_92_1_1_U13 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_4 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_82ns_6ns_87_1_1_U11 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_5 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_77ns_6ns_82_1_1_U9 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_1512_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209} VARIABLE add_ln209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_1_fu_1518_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209} VARIABLE add_ln209_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_4_fu_1540_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209} VARIABLE add_ln209_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_40ns_40ns_79_1_1_U3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522} VARIABLE mul_ln522 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln522_fu_1592_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522} VARIABLE sub_ln522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_1_fu_2030_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537} VARIABLE e_frac_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_frac_2_fu_2036_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537} VARIABLE e_frac_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_78s_54s_131_1_1_U10 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539} VARIABLE m_frac_l LOOP {} BUNDLEDNAME {} DSP 13 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln545_fu_2126_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE sub_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln545_fu_2135_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE select_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln545_fu_2149_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE ashr_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln545_fu_2154_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE shl_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_l_fu_2167_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE m_fix_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln546_fu_2178_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE shl_ln546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln546_fu_2184_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE ashr_ln546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_back_fu_2190_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE m_fix_back LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln552_fu_2204_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552} VARIABLE shl_ln552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_fu_2217_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln553_fu_2232_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE shl_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln553_fu_2237_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE ashr_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_1_fu_2242_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_0_in_in_v_v_fu_2250_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE m_fix_0_in_in_v_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U20 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE mul_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U20 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE add_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln563_fu_2336_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE icmp_ln563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln563_1_fu_2342_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE add_ln563_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln563_fu_2348_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE select_ln563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_fu_2356_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE r_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_1_1_U2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568} VARIABLE mul_ln568 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln574_fu_2378_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574} VARIABLE sub_ln574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z4_m_1_fu_2454_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250} VARIABLE exp_Z4_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_1_1_U4 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258} VARIABLE mul_ln258 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln261_fu_2493_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261} VARIABLE add_ln261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_fu_2513_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261} VARIABLE exp_Z2P_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_1_1_U5 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277} VARIABLE mul_ln277 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_fu_2577_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280} VARIABLE add_ln280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_fu_2587_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280} VARIABLE exp_Z1P_m_1_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_2613_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_99_1_1_U6 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE mul_ln616 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_1_fu_2640_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE add_ln616_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_1_fu_2654_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624} VARIABLE r_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_2_fu_2659_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622} VARIABLE r_exp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln628_fu_2301_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln628_fu_2763_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE and_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln628_1_fu_2676_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln628_fu_2767_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE or_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln645_fu_2682_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE icmp_ln645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_sig_fu_2708_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622} VARIABLE out_sig LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_fu_2772_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657} VARIABLE out_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln386_3_fu_2789_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE or_ln386_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln386_1_fu_2793_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE xor_ln386_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln342_fu_2799_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342} VARIABLE and_ln342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln386_2_fu_2804_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE xor_ln386_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln386_1_fu_2809_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE and_ln386_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln342_fu_2814_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342} VARIABLE xor_ln342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln342_1_fu_2819_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342} VARIABLE and_ln342_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_4_fu_2825_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_5_fu_2830_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_4_fu_2836_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_5_fu_2841_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln628_1_fu_2847_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE and_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln629_fu_2853_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629} VARIABLE and_ln629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln629_fu_2858_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629} VARIABLE xor_ln629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln629_1_fu_2863_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629} VARIABLE and_ln629_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln628_fu_2869_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE xor_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln645_fu_2875_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE and_ln645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln645_1_fu_2880_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE and_ln645_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_19_8_64_1_1_U19 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497} VARIABLE retval_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log0_lut_table_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log0_lut_table_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {109 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {105 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {102 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {97 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {92 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {87 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {82 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {77 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {58 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {26 256 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {42 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 78 BRAM 30 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_31 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_32 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_33 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_34 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_35 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_36 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_37 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_38 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_39 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_310 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_311 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_312 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_313 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_314 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_315 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_316 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_317 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_318 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_319 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_320 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_321 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_322 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_323 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_324 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_325 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_326 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_327 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_328 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_329 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_330 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_331 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_332 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_333 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_334 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_335 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_336 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_337 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_338 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_339 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_340 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_341 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_342 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_343 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_344 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_345 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_346 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_347 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_348 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_349 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_350 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_351 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_352 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_353 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_354 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_355 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_356 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_357 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_358 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_359 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_360 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_361 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_362 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_363 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_364 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_365 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_366 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_367 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_368 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_369 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_370 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_371 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_372 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_373 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_374 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_375 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_376 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_377 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_378 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_379 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_380 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_381 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_382 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_383 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_384 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_385 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_386 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_387 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_388 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_389 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_390 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_391 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_392 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_393 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_394 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_395 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_396 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_397 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_398 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR_Pipeline_VITIS_LOOP_31_399 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_291_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} SABR {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U1657 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:11 VARIABLE deltat LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 20 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_21_no_dsp_1_U1658 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:12 VARIABLE sqrt_deltat LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U1655 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:13 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U1655 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:13 VARIABLE half_alpha_sq LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln14_fu_20636_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:14 VARIABLE xor_ln14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U1655 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:14 VARIABLE neg_half_alpha_sq_dt LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U1655 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:15 VARIABLE mul3 LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U1654 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:15 VARIABLE one_minus_rho_sq LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 20 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_21_no_dsp_1_U1659 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:16 VARIABLE sqrt_one_minus_rho_sq LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U1656 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:17 VARIABLE r_deltat LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U1654 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:18 VARIABLE one_plus_r_deltat LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub} VISIBLE true}} AREA {DSP 129 BRAM 1630 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 339 seconds. CPU system time: 14 seconds. Elapsed time: 359.143 seconds; current allocated memory: 2.423 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for SABR.
INFO: [VLOG 209-307] Generating Verilog RTL for SABR.
Execute       syn_report -model SABR -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
Command     autosyn done; 897.213 sec.
Command   csynth_design done; 950.354 sec.
Execute   export_design -flow none -format xo 
Execute     config_export -flow=none -format=xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=SABR xml_exists=0
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to SABR
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/kernel.internal.xml top=SABR
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name SABR vlnv xilinx.com:hls:SABR:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=407
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=339 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='SABR_mul_12s_80ns_90_1_1
SABR_mul_13s_71s_71_1_1
SABR_mul_40ns_40ns_79_1_1
SABR_mul_43ns_36ns_79_1_1
SABR_mul_49ns_44ns_93_1_1
SABR_mul_50ns_50ns_99_1_1
SABR_mul_54s_6ns_54_1_1
SABR_mul_73ns_6ns_79_1_1
SABR_mul_77ns_6ns_82_1_1
SABR_mul_78s_54s_131_1_1
SABR_mul_82ns_6ns_87_1_1
SABR_mul_83ns_6ns_89_1_1
SABR_mul_87ns_6ns_92_1_1
SABR_mul_92ns_6ns_97_1_1
SABR_mul_71ns_4ns_75_1_1
SABR_sparsemux_7_2_1_1_1
SABR_bitselect_1ns_52ns_32s_1_1_1
SABR_sparsemux_19_8_64_1_1
SABR_mac_muladd_16s_15ns_19s_31_4_1
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_dadddsub_64ns_64ns_64_5_full_dsp_1
SABR_dmul_64ns_64ns_64_5_max_dsp_1
SABR_ddiv_64ns_64ns_64_22_no_dsp_1
SABR_dsqrt_64ns_64ns_64_21_no_dsp_1
SABR_dexp_64ns_64ns_64_12_full_dsp_1
SABR_gmem_0_m_axi
SABR_gmem_1_m_axi
SABR_gmem_2_m_axi
SABR_gmem_3_m_axi
SABR_gmem_4_m_axi
SABR_gmem_5_m_axi
SABR_gmem_6_m_axi
SABR_gmem_7_m_axi
SABR_gmem_8_m_axi
SABR_gmem_9_m_axi
SABR_gmem_10_m_axi
SABR_gmem_11_m_axi
SABR_gmem_12_m_axi
SABR_gmem_13_m_axi
SABR_gmem_14_m_axi
SABR_gmem_15_m_axi
SABR_gmem_16_m_axi
SABR_gmem_17_m_axi
SABR_gmem_18_m_axi
SABR_gmem_19_m_axi
SABR_gmem_20_m_axi
SABR_gmem_21_m_axi
SABR_gmem_22_m_axi
SABR_gmem_23_m_axi
SABR_gmem_24_m_axi
SABR_gmem_25_m_axi
SABR_gmem_26_m_axi
SABR_gmem_27_m_axi
SABR_gmem_28_m_axi
SABR_gmem_29_m_axi
SABR_gmem_30_m_axi
SABR_gmem_31_m_axi
SABR_gmem_32_m_axi
SABR_gmem_33_m_axi
SABR_gmem_34_m_axi
SABR_gmem_35_m_axi
SABR_gmem_36_m_axi
SABR_gmem_37_m_axi
SABR_gmem_38_m_axi
SABR_gmem_39_m_axi
SABR_gmem_40_m_axi
SABR_gmem_41_m_axi
SABR_gmem_42_m_axi
SABR_gmem_43_m_axi
SABR_gmem_44_m_axi
SABR_gmem_45_m_axi
SABR_gmem_46_m_axi
SABR_gmem_47_m_axi
SABR_gmem_48_m_axi
SABR_gmem_49_m_axi
SABR_gmem_50_m_axi
SABR_gmem_51_m_axi
SABR_gmem_52_m_axi
SABR_gmem_53_m_axi
SABR_gmem_54_m_axi
SABR_gmem_55_m_axi
SABR_gmem_56_m_axi
SABR_gmem_57_m_axi
SABR_gmem_58_m_axi
SABR_gmem_59_m_axi
SABR_gmem_60_m_axi
SABR_gmem_61_m_axi
SABR_gmem_62_m_axi
SABR_gmem_63_m_axi
SABR_gmem_64_m_axi
SABR_gmem_65_m_axi
SABR_gmem_66_m_axi
SABR_gmem_67_m_axi
SABR_gmem_68_m_axi
SABR_gmem_69_m_axi
SABR_gmem_70_m_axi
SABR_gmem_71_m_axi
SABR_gmem_72_m_axi
SABR_gmem_73_m_axi
SABR_gmem_74_m_axi
SABR_gmem_75_m_axi
SABR_gmem_76_m_axi
SABR_gmem_77_m_axi
SABR_gmem_78_m_axi
SABR_gmem_79_m_axi
SABR_gmem_80_m_axi
SABR_gmem_81_m_axi
SABR_gmem_82_m_axi
SABR_gmem_83_m_axi
SABR_gmem_84_m_axi
SABR_gmem_85_m_axi
SABR_gmem_86_m_axi
SABR_gmem_87_m_axi
SABR_gmem_88_m_axi
SABR_gmem_89_m_axi
SABR_gmem_90_m_axi
SABR_gmem_91_m_axi
SABR_gmem_92_m_axi
SABR_gmem_93_m_axi
SABR_gmem_94_m_axi
SABR_gmem_95_m_axi
SABR_gmem_96_m_axi
SABR_gmem_97_m_axi
SABR_gmem_98_m_axi
SABR_gmem_99_m_axi
SABR_control_s_axi
pow_generic_double_s
SABR_Pipeline_VITIS_LOOP_31_3
SABR_Pipeline_VITIS_LOOP_31_31
SABR_Pipeline_VITIS_LOOP_31_32
SABR_Pipeline_VITIS_LOOP_31_33
SABR_Pipeline_VITIS_LOOP_31_34
SABR_Pipeline_VITIS_LOOP_31_35
SABR_Pipeline_VITIS_LOOP_31_36
SABR_Pipeline_VITIS_LOOP_31_37
SABR_Pipeline_VITIS_LOOP_31_38
SABR_Pipeline_VITIS_LOOP_31_39
SABR_Pipeline_VITIS_LOOP_31_310
SABR_Pipeline_VITIS_LOOP_31_311
SABR_Pipeline_VITIS_LOOP_31_312
SABR_Pipeline_VITIS_LOOP_31_313
SABR_Pipeline_VITIS_LOOP_31_314
SABR_Pipeline_VITIS_LOOP_31_315
SABR_Pipeline_VITIS_LOOP_31_316
SABR_Pipeline_VITIS_LOOP_31_317
SABR_Pipeline_VITIS_LOOP_31_318
SABR_Pipeline_VITIS_LOOP_31_319
SABR_Pipeline_VITIS_LOOP_31_320
SABR_Pipeline_VITIS_LOOP_31_321
SABR_Pipeline_VITIS_LOOP_31_322
SABR_Pipeline_VITIS_LOOP_31_323
SABR_Pipeline_VITIS_LOOP_31_324
SABR_Pipeline_VITIS_LOOP_31_325
SABR_Pipeline_VITIS_LOOP_31_326
SABR_Pipeline_VITIS_LOOP_31_327
SABR_Pipeline_VITIS_LOOP_31_328
SABR_Pipeline_VITIS_LOOP_31_329
SABR_Pipeline_VITIS_LOOP_31_330
SABR_Pipeline_VITIS_LOOP_31_331
SABR_Pipeline_VITIS_LOOP_31_332
SABR_Pipeline_VITIS_LOOP_31_333
SABR_Pipeline_VITIS_LOOP_31_334
SABR_Pipeline_VITIS_LOOP_31_335
SABR_Pipeline_VITIS_LOOP_31_336
SABR_Pipeline_VITIS_LOOP_31_337
SABR_Pipeline_VITIS_LOOP_31_338
SABR_Pipeline_VITIS_LOOP_31_339
SABR_Pipeline_VITIS_LOOP_31_340
SABR_Pipeline_VITIS_LOOP_31_341
SABR_Pipeline_VITIS_LOOP_31_342
SABR_Pipeline_VITIS_LOOP_31_343
SABR_Pipeline_VITIS_LOOP_31_344
SABR_Pipeline_VITIS_LOOP_31_345
SABR_Pipeline_VITIS_LOOP_31_346
SABR_Pipeline_VITIS_LOOP_31_347
SABR_Pipeline_VITIS_LOOP_31_348
SABR_Pipeline_VITIS_LOOP_31_349
SABR_Pipeline_VITIS_LOOP_31_350
SABR_Pipeline_VITIS_LOOP_31_351
SABR_Pipeline_VITIS_LOOP_31_352
SABR_Pipeline_VITIS_LOOP_31_353
SABR_Pipeline_VITIS_LOOP_31_354
SABR_Pipeline_VITIS_LOOP_31_355
SABR_Pipeline_VITIS_LOOP_31_356
SABR_Pipeline_VITIS_LOOP_31_357
SABR_Pipeline_VITIS_LOOP_31_358
SABR_Pipeline_VITIS_LOOP_31_359
SABR_Pipeline_VITIS_LOOP_31_360
SABR_Pipeline_VITIS_LOOP_31_361
SABR_Pipeline_VITIS_LOOP_31_362
SABR_Pipeline_VITIS_LOOP_31_363
SABR_Pipeline_VITIS_LOOP_31_364
SABR_Pipeline_VITIS_LOOP_31_365
SABR_Pipeline_VITIS_LOOP_31_366
SABR_Pipeline_VITIS_LOOP_31_367
SABR_Pipeline_VITIS_LOOP_31_368
SABR_Pipeline_VITIS_LOOP_31_369
SABR_Pipeline_VITIS_LOOP_31_370
SABR_Pipeline_VITIS_LOOP_31_371
SABR_Pipeline_VITIS_LOOP_31_372
SABR_Pipeline_VITIS_LOOP_31_373
SABR_Pipeline_VITIS_LOOP_31_374
SABR_Pipeline_VITIS_LOOP_31_375
SABR_Pipeline_VITIS_LOOP_31_376
SABR_Pipeline_VITIS_LOOP_31_377
SABR_Pipeline_VITIS_LOOP_31_378
SABR_Pipeline_VITIS_LOOP_31_379
SABR_Pipeline_VITIS_LOOP_31_380
SABR_Pipeline_VITIS_LOOP_31_381
SABR_Pipeline_VITIS_LOOP_31_382
SABR_Pipeline_VITIS_LOOP_31_383
SABR_Pipeline_VITIS_LOOP_31_384
SABR_Pipeline_VITIS_LOOP_31_385
SABR_Pipeline_VITIS_LOOP_31_386
SABR_Pipeline_VITIS_LOOP_31_387
SABR_Pipeline_VITIS_LOOP_31_388
SABR_Pipeline_VITIS_LOOP_31_389
SABR_Pipeline_VITIS_LOOP_31_390
SABR_Pipeline_VITIS_LOOP_31_391
SABR_Pipeline_VITIS_LOOP_31_392
SABR_Pipeline_VITIS_LOOP_31_393
SABR_Pipeline_VITIS_LOOP_31_394
SABR_Pipeline_VITIS_LOOP_31_395
SABR_Pipeline_VITIS_LOOP_31_396
SABR_Pipeline_VITIS_LOOP_31_397
SABR_Pipeline_VITIS_LOOP_31_398
SABR_Pipeline_VITIS_LOOP_31_399
SABR
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_3.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_31.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_32.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_33.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_34.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_35.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_36.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_37.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_38.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_39.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_310.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_311.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_312.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_313.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_314.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_315.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_316.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_317.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_318.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_319.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_320.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_321.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_322.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_323.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_324.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_325.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_326.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_327.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_328.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_329.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_330.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_331.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_332.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_333.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_334.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_335.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_336.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_337.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_338.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_339.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_340.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_341.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_342.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_343.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_344.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_345.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_346.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_347.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_348.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_349.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_350.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_351.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_352.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_353.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_354.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_355.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_356.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_357.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_358.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_359.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_360.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_361.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_362.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_363.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_364.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_365.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_366.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_367.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_368.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_369.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_370.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_371.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_372.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_373.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_374.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_375.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_376.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_377.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_378.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_379.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_380.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_381.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_382.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_383.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_384.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_385.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_386.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_387.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_388.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_389.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_390.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_391.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_392.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_393.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_394.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_395.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_396.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_397.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_398.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_399.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute     sc_get_clocks SABR 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s C:/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo 
INFO: [HLS 200-802] Generated output file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo
Command   export_design done; 1669.2 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.402 sec.
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls opened at Mon Jan 13 03:17:33 -0500 2025
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xcku5p-ffva676-3-e 
Execute       create_platform xcku5p-ffva676-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffva676-3-e'
Command       create_platform done; 2.74 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.849 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.959 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(7)
Execute     set_top SABR 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(1)
Execute     set_part xcku5p-ffva676-3-e 
Execute       create_platform xcku5p-ffva676-3-e -board  
Command       create_platform done; 0.144 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.25 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(15)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(14)
Execute     config_export -output=/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 0.286 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/config.cmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis/2024.2/include -I include C:/Users/steve/thesis-monte-carlo/SABR/test_func.c -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/./sim/autowrap/testbench/test_func.c_pre.c -std=gnu99 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_func.c.clang.autosim-tb.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_func.c.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/steve/thesis-monte-carlo/SABR/test_func.c C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/./sim/autowrap/testbench/test_func.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/./sim/autowrap/testbench/test_func.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/./sim/autowrap/testbench/test_func.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis/2024.2/include -I include C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c -o C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/./sim/autowrap/testbench/test_optimized.c_pre.c -std=gnu99 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.c.clang.autosim-tb.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/test_optimized.c.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/./sim/autowrap/testbench/test_optimized.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/./sim/autowrap/testbench/test_optimized.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/./sim/autowrap/testbench/test_optimized.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 4.337 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.DependenceCheck.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 984.846 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 1807.01 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.101 sec.
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls opened at Mon Jan 13 03:52:13 -0500 2025
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xcku5p-ffva676-3-e 
Execute       create_platform xcku5p-ffva676-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffva676-3-e'
Command       create_platform done; 2.678 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.798 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.921 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(7)
Execute     set_top SABR 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(1)
Execute     set_part xcku5p-ffva676-3-e 
Execute       create_platform xcku5p-ffva676-3-e -board  
Command       create_platform done; 0.145 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.25 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(15)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(14)
Execute     config_export -output=/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 0.292 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/config.cmdline 
Execute   ::AP::init_summary_file package-xo 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=SABR xml_exists=1
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to SABR
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/kernel.internal.xml top=SABR
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name SABR vlnv xilinx.com:hls:SABR:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=407
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=339 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='SABR_mul_12s_80ns_90_1_1
SABR_mul_13s_71s_71_1_1
SABR_mul_40ns_40ns_79_1_1
SABR_mul_43ns_36ns_79_1_1
SABR_mul_49ns_44ns_93_1_1
SABR_mul_50ns_50ns_99_1_1
SABR_mul_54s_6ns_54_1_1
SABR_mul_73ns_6ns_79_1_1
SABR_mul_77ns_6ns_82_1_1
SABR_mul_78s_54s_131_1_1
SABR_mul_82ns_6ns_87_1_1
SABR_mul_83ns_6ns_89_1_1
SABR_mul_87ns_6ns_92_1_1
SABR_mul_92ns_6ns_97_1_1
SABR_mul_71ns_4ns_75_1_1
SABR_sparsemux_7_2_1_1_1
SABR_bitselect_1ns_52ns_32s_1_1_1
SABR_sparsemux_19_8_64_1_1
SABR_mac_muladd_16s_15ns_19s_31_4_1
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_flow_control_loop_pipe_sequential_init
SABR_dadddsub_64ns_64ns_64_5_full_dsp_1
SABR_dmul_64ns_64ns_64_5_max_dsp_1
SABR_ddiv_64ns_64ns_64_22_no_dsp_1
SABR_dsqrt_64ns_64ns_64_21_no_dsp_1
SABR_dexp_64ns_64ns_64_12_full_dsp_1
SABR_gmem_0_m_axi
SABR_gmem_1_m_axi
SABR_gmem_2_m_axi
SABR_gmem_3_m_axi
SABR_gmem_4_m_axi
SABR_gmem_5_m_axi
SABR_gmem_6_m_axi
SABR_gmem_7_m_axi
SABR_gmem_8_m_axi
SABR_gmem_9_m_axi
SABR_gmem_10_m_axi
SABR_gmem_11_m_axi
SABR_gmem_12_m_axi
SABR_gmem_13_m_axi
SABR_gmem_14_m_axi
SABR_gmem_15_m_axi
SABR_gmem_16_m_axi
SABR_gmem_17_m_axi
SABR_gmem_18_m_axi
SABR_gmem_19_m_axi
SABR_gmem_20_m_axi
SABR_gmem_21_m_axi
SABR_gmem_22_m_axi
SABR_gmem_23_m_axi
SABR_gmem_24_m_axi
SABR_gmem_25_m_axi
SABR_gmem_26_m_axi
SABR_gmem_27_m_axi
SABR_gmem_28_m_axi
SABR_gmem_29_m_axi
SABR_gmem_30_m_axi
SABR_gmem_31_m_axi
SABR_gmem_32_m_axi
SABR_gmem_33_m_axi
SABR_gmem_34_m_axi
SABR_gmem_35_m_axi
SABR_gmem_36_m_axi
SABR_gmem_37_m_axi
SABR_gmem_38_m_axi
SABR_gmem_39_m_axi
SABR_gmem_40_m_axi
SABR_gmem_41_m_axi
SABR_gmem_42_m_axi
SABR_gmem_43_m_axi
SABR_gmem_44_m_axi
SABR_gmem_45_m_axi
SABR_gmem_46_m_axi
SABR_gmem_47_m_axi
SABR_gmem_48_m_axi
SABR_gmem_49_m_axi
SABR_gmem_50_m_axi
SABR_gmem_51_m_axi
SABR_gmem_52_m_axi
SABR_gmem_53_m_axi
SABR_gmem_54_m_axi
SABR_gmem_55_m_axi
SABR_gmem_56_m_axi
SABR_gmem_57_m_axi
SABR_gmem_58_m_axi
SABR_gmem_59_m_axi
SABR_gmem_60_m_axi
SABR_gmem_61_m_axi
SABR_gmem_62_m_axi
SABR_gmem_63_m_axi
SABR_gmem_64_m_axi
SABR_gmem_65_m_axi
SABR_gmem_66_m_axi
SABR_gmem_67_m_axi
SABR_gmem_68_m_axi
SABR_gmem_69_m_axi
SABR_gmem_70_m_axi
SABR_gmem_71_m_axi
SABR_gmem_72_m_axi
SABR_gmem_73_m_axi
SABR_gmem_74_m_axi
SABR_gmem_75_m_axi
SABR_gmem_76_m_axi
SABR_gmem_77_m_axi
SABR_gmem_78_m_axi
SABR_gmem_79_m_axi
SABR_gmem_80_m_axi
SABR_gmem_81_m_axi
SABR_gmem_82_m_axi
SABR_gmem_83_m_axi
SABR_gmem_84_m_axi
SABR_gmem_85_m_axi
SABR_gmem_86_m_axi
SABR_gmem_87_m_axi
SABR_gmem_88_m_axi
SABR_gmem_89_m_axi
SABR_gmem_90_m_axi
SABR_gmem_91_m_axi
SABR_gmem_92_m_axi
SABR_gmem_93_m_axi
SABR_gmem_94_m_axi
SABR_gmem_95_m_axi
SABR_gmem_96_m_axi
SABR_gmem_97_m_axi
SABR_gmem_98_m_axi
SABR_gmem_99_m_axi
SABR_control_s_axi
pow_generic_double_s
SABR_Pipeline_VITIS_LOOP_31_3
SABR_Pipeline_VITIS_LOOP_31_31
SABR_Pipeline_VITIS_LOOP_31_32
SABR_Pipeline_VITIS_LOOP_31_33
SABR_Pipeline_VITIS_LOOP_31_34
SABR_Pipeline_VITIS_LOOP_31_35
SABR_Pipeline_VITIS_LOOP_31_36
SABR_Pipeline_VITIS_LOOP_31_37
SABR_Pipeline_VITIS_LOOP_31_38
SABR_Pipeline_VITIS_LOOP_31_39
SABR_Pipeline_VITIS_LOOP_31_310
SABR_Pipeline_VITIS_LOOP_31_311
SABR_Pipeline_VITIS_LOOP_31_312
SABR_Pipeline_VITIS_LOOP_31_313
SABR_Pipeline_VITIS_LOOP_31_314
SABR_Pipeline_VITIS_LOOP_31_315
SABR_Pipeline_VITIS_LOOP_31_316
SABR_Pipeline_VITIS_LOOP_31_317
SABR_Pipeline_VITIS_LOOP_31_318
SABR_Pipeline_VITIS_LOOP_31_319
SABR_Pipeline_VITIS_LOOP_31_320
SABR_Pipeline_VITIS_LOOP_31_321
SABR_Pipeline_VITIS_LOOP_31_322
SABR_Pipeline_VITIS_LOOP_31_323
SABR_Pipeline_VITIS_LOOP_31_324
SABR_Pipeline_VITIS_LOOP_31_325
SABR_Pipeline_VITIS_LOOP_31_326
SABR_Pipeline_VITIS_LOOP_31_327
SABR_Pipeline_VITIS_LOOP_31_328
SABR_Pipeline_VITIS_LOOP_31_329
SABR_Pipeline_VITIS_LOOP_31_330
SABR_Pipeline_VITIS_LOOP_31_331
SABR_Pipeline_VITIS_LOOP_31_332
SABR_Pipeline_VITIS_LOOP_31_333
SABR_Pipeline_VITIS_LOOP_31_334
SABR_Pipeline_VITIS_LOOP_31_335
SABR_Pipeline_VITIS_LOOP_31_336
SABR_Pipeline_VITIS_LOOP_31_337
SABR_Pipeline_VITIS_LOOP_31_338
SABR_Pipeline_VITIS_LOOP_31_339
SABR_Pipeline_VITIS_LOOP_31_340
SABR_Pipeline_VITIS_LOOP_31_341
SABR_Pipeline_VITIS_LOOP_31_342
SABR_Pipeline_VITIS_LOOP_31_343
SABR_Pipeline_VITIS_LOOP_31_344
SABR_Pipeline_VITIS_LOOP_31_345
SABR_Pipeline_VITIS_LOOP_31_346
SABR_Pipeline_VITIS_LOOP_31_347
SABR_Pipeline_VITIS_LOOP_31_348
SABR_Pipeline_VITIS_LOOP_31_349
SABR_Pipeline_VITIS_LOOP_31_350
SABR_Pipeline_VITIS_LOOP_31_351
SABR_Pipeline_VITIS_LOOP_31_352
SABR_Pipeline_VITIS_LOOP_31_353
SABR_Pipeline_VITIS_LOOP_31_354
SABR_Pipeline_VITIS_LOOP_31_355
SABR_Pipeline_VITIS_LOOP_31_356
SABR_Pipeline_VITIS_LOOP_31_357
SABR_Pipeline_VITIS_LOOP_31_358
SABR_Pipeline_VITIS_LOOP_31_359
SABR_Pipeline_VITIS_LOOP_31_360
SABR_Pipeline_VITIS_LOOP_31_361
SABR_Pipeline_VITIS_LOOP_31_362
SABR_Pipeline_VITIS_LOOP_31_363
SABR_Pipeline_VITIS_LOOP_31_364
SABR_Pipeline_VITIS_LOOP_31_365
SABR_Pipeline_VITIS_LOOP_31_366
SABR_Pipeline_VITIS_LOOP_31_367
SABR_Pipeline_VITIS_LOOP_31_368
SABR_Pipeline_VITIS_LOOP_31_369
SABR_Pipeline_VITIS_LOOP_31_370
SABR_Pipeline_VITIS_LOOP_31_371
SABR_Pipeline_VITIS_LOOP_31_372
SABR_Pipeline_VITIS_LOOP_31_373
SABR_Pipeline_VITIS_LOOP_31_374
SABR_Pipeline_VITIS_LOOP_31_375
SABR_Pipeline_VITIS_LOOP_31_376
SABR_Pipeline_VITIS_LOOP_31_377
SABR_Pipeline_VITIS_LOOP_31_378
SABR_Pipeline_VITIS_LOOP_31_379
SABR_Pipeline_VITIS_LOOP_31_380
SABR_Pipeline_VITIS_LOOP_31_381
SABR_Pipeline_VITIS_LOOP_31_382
SABR_Pipeline_VITIS_LOOP_31_383
SABR_Pipeline_VITIS_LOOP_31_384
SABR_Pipeline_VITIS_LOOP_31_385
SABR_Pipeline_VITIS_LOOP_31_386
SABR_Pipeline_VITIS_LOOP_31_387
SABR_Pipeline_VITIS_LOOP_31_388
SABR_Pipeline_VITIS_LOOP_31_389
SABR_Pipeline_VITIS_LOOP_31_390
SABR_Pipeline_VITIS_LOOP_31_391
SABR_Pipeline_VITIS_LOOP_31_392
SABR_Pipeline_VITIS_LOOP_31_393
SABR_Pipeline_VITIS_LOOP_31_394
SABR_Pipeline_VITIS_LOOP_31_395
SABR_Pipeline_VITIS_LOOP_31_396
SABR_Pipeline_VITIS_LOOP_31_397
SABR_Pipeline_VITIS_LOOP_31_398
SABR_Pipeline_VITIS_LOOP_31_399
SABR
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_3.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_31.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_32.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_33.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_34.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_35.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_36.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_37.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_38.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_39.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_310.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_311.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_312.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_313.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_314.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_315.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_316.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_317.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_318.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_319.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_320.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_321.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_322.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_323.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_324.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_325.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_326.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_327.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_328.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_329.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_330.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_331.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_332.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_333.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_334.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_335.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_336.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_337.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_338.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_339.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_340.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_341.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_342.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_343.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_344.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_345.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_346.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_347.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_348.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_349.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_350.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_351.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_352.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_353.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_354.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_355.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_356.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_357.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_358.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_359.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_360.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_361.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_362.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_363.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_364.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_365.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_366.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_367.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_368.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_369.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_370.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_371.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_372.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_373.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_374.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_375.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_376.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_377.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_378.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_379.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_380.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_381.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_382.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_383.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_384.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_385.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_386.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_387.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_388.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_389.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_390.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_391.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_392.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_393.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_394.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_395.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_396.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_397.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_398.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_31_399.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute     sc_get_clocks SABR 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s C:/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo 
INFO: [HLS 200-802] Generated output file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo
Command   export_design done; 1630.55 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
