;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	JMN @112, #200
	SUB #12, @10
	ADD -1, <-20
	ADD -1, <-20
	SUB 0, @12
	MOV @121, 103
	SUB 0, @12
	DJN -11, @-20
	MOV <13, 0
	SUB 0, -3
	DJN -1, @-20
	JMN <141, 173
	CMP <13, 0
	SUB 3, @30
	MOV -1, <-20
	SUB @121, 103
	SPL 0, <922
	ADD 210, 30
	ADD @141, 173
	JMP 13
	JMP 13
	JMN 107, <100
	SUB #0, -92
	SPL <-127, 100
	SLT @141, 173
	MOV @121, 103
	SLT 100, -101
	ADD @-35, 9
	SUB <13, 0
	JMP 13
	JMN 107, <100
	JMN 107, <100
	SLT @141, 173
	SLT 100, -101
	SUB #270, <0
	ADD 271, 4
	ADD @-30, 9
	MOV -7, <-20
	SPL 0, <922
	CMP -207, <-126
	MOV <13, 0
	CMP -207, <-126
	SPL 0, <922
	MOV -7, <-20
	SPL 0, <922
	SUB #12, @10
	ADD #270, 0
	SUB @121, 103
	JMN <141, 173
	SUB @121, 103
	CMP @121, 103
	DJN -1, @-20
	SUB @121, 103
	SUB @127, 906
