`timescale 1ns / 1ps

module switch(
input clk,
input rst,
input [2:0]sw,
input [2:0] control_in,
output [2:0] o_sw
    );
endmodule
