# vsdRiscvSoc
<details>
  <summary><big><b>Click MeðŸ˜Š</b></big></summary>
  <p>Hiii! I'm Galvin Benson<br>Email ID: galvin.benson@gmail.com<br>GitHub Profile: https://github.com/galvin-benson<br>LinkedIn Profile: www.linkedin.com/in/galvin-benson
</p>
</details>

SoC Labs: End-to-End System-on-Chip Design and Verification with RISC-V and open-source EDA tools. Building a processor from scratch.<br>Check the folders for Phase and Week-wise Tasks.

<img width="686" alt="Screenshot 2025-06-01 at 11 09 31â€¯PM" src="https://github.com/user-attachments/assets/962be1d5-f35c-418c-86d5-de274dd52047" />

---
<details>
<summary>
<h4>

[PHASE-1:](https://github.com/galvin-benson/vsdRiscvSoc/tree/main/PHASE-1) Validate the existing RISC-V SoC design using Synopsys tools and SCL180 PDK.</h4></summary>
[WEEK-1:](https://github.com/galvin-benson/vsdRiscvSoc/blob/main/PHASE-1/WEEK-1.md) Focused on setting up a complete RISC-V development environment and understanding the foundational toolchain operations for RV32IMAC
</details>
