$date
	Thu Sep 20 23:55:30 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testDecoder $end
$var wire 1 ! out7 $end
$var wire 1 " out6 $end
$var wire 1 # out5 $end
$var wire 1 $ out4 $end
$var wire 1 % out3 $end
$var wire 1 & out2 $end
$var wire 1 ' out1 $end
$var wire 1 ( out0 $end
$var reg 1 ) addr0 $end
$var reg 1 * addr1 $end
$var reg 1 + enable $end
$scope module decoder $end
$var wire 1 ) address0 $end
$var wire 1 * address1 $end
$var wire 1 + enable $end
$var wire 1 % out3 $end
$var wire 1 & out2 $end
$var wire 1 ' out1 $end
$var wire 1 ( out0 $end
$upscope $end
$scope module my_decoder $end
$var wire 1 ) address0 $end
$var wire 1 * address1 $end
$var wire 1 , con_0 $end
$var wire 1 - con_1 $end
$var wire 1 . con_2 $end
$var wire 1 / con_3 $end
$var wire 1 + enable $end
$var wire 1 0 n0 $end
$var wire 1 1 n1 $end
$var wire 1 $ out0 $end
$var wire 1 # out1 $end
$var wire 1 " out2 $end
$var wire 1 ! out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x1
x0
x/
x.
x-
x,
0+
0*
0)
0(
0'
0&
0%
x$
x#
x"
x!
$end
#50000
11
10
0!
0"
0#
0$
0/
0.
0-
#100000
1,
#1000000
1)
#1050000
00
1-
#1100000
0,
#2000000
1*
0)
#2050000
01
10
0-
#2100000
1.
#3000000
1)
#3050000
00
1/
#3100000
0.
#4000000
1(
0*
0)
1+
#4050000
11
10
0/
1!
#4100000
1,
0!
#4150000
1$
#5000000
0(
1'
1)
#5050000
00
1-
#5100000
0,
1#
#5150000
0$
#6000000
1&
0'
1*
0)
#6050000
01
10
0-
#6100000
1.
0#
#6150000
1"
#7000000
0&
1%
1)
#7050000
00
1/
#7100000
0.
1!
#7150000
0"
#8000000
