<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>EE445M Real Time Operating Systems: inc/hw_ssi.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">EE445M Real Time Operating Systems
   
   </div>
   <div id="projectbrief">Taken at the University of Texas Spring 2015</div>
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('hw__ssi_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">inc/hw_ssi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__ssi_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">//*****************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment">//</span>
<a name="l00003"></a>00003 <span class="comment">// hw_ssi.h - Macros used when accessing the SSI hardware.</span>
<a name="l00004"></a>00004 <span class="comment">//</span>
<a name="l00005"></a>00005 <span class="comment">// Copyright (c) 2005-2014 Texas Instruments Incorporated.  All rights reserved.</span>
<a name="l00006"></a>00006 <span class="comment">// Software License Agreement</span>
<a name="l00007"></a>00007 <span class="comment">// </span>
<a name="l00008"></a>00008 <span class="comment">//   Redistribution and use in source and binary forms, with or without</span>
<a name="l00009"></a>00009 <span class="comment">//   modification, are permitted provided that the following conditions</span>
<a name="l00010"></a>00010 <span class="comment">//   are met:</span>
<a name="l00011"></a>00011 <span class="comment">// </span>
<a name="l00012"></a>00012 <span class="comment">//   Redistributions of source code must retain the above copyright</span>
<a name="l00013"></a>00013 <span class="comment">//   notice, this list of conditions and the following disclaimer.</span>
<a name="l00014"></a>00014 <span class="comment">// </span>
<a name="l00015"></a>00015 <span class="comment">//   Redistributions in binary form must reproduce the above copyright</span>
<a name="l00016"></a>00016 <span class="comment">//   notice, this list of conditions and the following disclaimer in the</span>
<a name="l00017"></a>00017 <span class="comment">//   documentation and/or other materials provided with the  </span>
<a name="l00018"></a>00018 <span class="comment">//   distribution.</span>
<a name="l00019"></a>00019 <span class="comment">// </span>
<a name="l00020"></a>00020 <span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span>
<a name="l00021"></a>00021 <span class="comment">//   its contributors may be used to endorse or promote products derived</span>
<a name="l00022"></a>00022 <span class="comment">//   from this software without specific prior written permission.</span>
<a name="l00023"></a>00023 <span class="comment">// </span>
<a name="l00024"></a>00024 <span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00025"></a>00025 <span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00026"></a>00026 <span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00027"></a>00027 <span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00028"></a>00028 <span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00029"></a>00029 <span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00031"></a>00031 <span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00032"></a>00032 <span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00033"></a>00033 <span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00034"></a>00034 <span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00035"></a>00035 <span class="comment">// </span>
<a name="l00036"></a>00036 <span class="comment">// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.</span>
<a name="l00037"></a>00037 <span class="comment">//</span>
<a name="l00038"></a>00038 <span class="comment">//*****************************************************************************</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#ifndef __HW_SSI_H__</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define __HW_SSI_H__</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span>
<a name="l00043"></a>00043 <span class="comment">//*****************************************************************************</span>
<a name="l00044"></a>00044 <span class="comment">//</span>
<a name="l00045"></a>00045 <span class="comment">// The following are defines for the SSI register offsets.</span>
<a name="l00046"></a>00046 <span class="comment">//</span>
<a name="l00047"></a>00047 <span class="comment">//*****************************************************************************</span>
<a name="l00048"></a><a class="code" href="hw__ssi_8h.html#af5caf77b05fba513a8efed0d5cb2ad86">00048</a> <span class="preprocessor">#define SSI_O_CR0               0x00000000  // SSI Control 0</span>
<a name="l00049"></a><a class="code" href="hw__ssi_8h.html#aec1fe28f5cd05494ac48c76861a6a455">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_CR1               0x00000004  // SSI Control 1</span>
<a name="l00050"></a><a class="code" href="hw__ssi_8h.html#aeee45da597a7055c2b8468367cd8e920">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_DR                0x00000008  // SSI Data</span>
<a name="l00051"></a><a class="code" href="hw__ssi_8h.html#a55f7cbb2343be8bcf82ec043a3df7ee6">00051</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_SR                0x0000000C  // SSI Status</span>
<a name="l00052"></a><a class="code" href="hw__ssi_8h.html#adb98ea55a965206ca63052dfaacdd5e8">00052</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_CPSR              0x00000010  // SSI Clock Prescale</span>
<a name="l00053"></a><a class="code" href="hw__ssi_8h.html#a0c839fa56316268d9d3c1a6338d5b9a8">00053</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_IM                0x00000014  // SSI Interrupt Mask</span>
<a name="l00054"></a><a class="code" href="hw__ssi_8h.html#ab5b9af4f6f0164617f176ab7a65f760c">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_RIS               0x00000018  // SSI Raw Interrupt Status</span>
<a name="l00055"></a><a class="code" href="hw__ssi_8h.html#adb7055b4042d647c5810778257911c2f">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_MIS               0x0000001C  // SSI Masked Interrupt Status</span>
<a name="l00056"></a><a class="code" href="hw__ssi_8h.html#aaf63879f2c29b6fd6d9903153dd4271a">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_ICR               0x00000020  // SSI Interrupt Clear</span>
<a name="l00057"></a><a class="code" href="hw__ssi_8h.html#af758d677fe6a37624e0f32c5e03c77f7">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_DMACTL            0x00000024  // SSI DMA Control</span>
<a name="l00058"></a><a class="code" href="hw__ssi_8h.html#a58524652df1e56803acabd17f126d205">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_PP                0x00000FC0  // SSI Peripheral Properties</span>
<a name="l00059"></a><a class="code" href="hw__ssi_8h.html#a6c4cc28e180a0023d1a6bf7bad1fcfec">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_O_CC                0x00000FC8  // SSI Clock Configuration</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a>00061 <span class="comment">//*****************************************************************************</span>
<a name="l00062"></a>00062 <span class="comment">//</span>
<a name="l00063"></a>00063 <span class="comment">// The following are defines for the bit fields in the SSI_O_CR0 register.</span>
<a name="l00064"></a>00064 <span class="comment">//</span>
<a name="l00065"></a>00065 <span class="comment">//*****************************************************************************</span>
<a name="l00066"></a><a class="code" href="hw__ssi_8h.html#afc33c4b7b043f13d035f7d3d89f9a13d">00066</a> <span class="preprocessor">#define SSI_CR0_SCR_M           0x0000FF00  // SSI Serial Clock Rate</span>
<a name="l00067"></a><a class="code" href="hw__ssi_8h.html#ad448b8bdd1611b78b945036b2c85c362">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_SPH             0x00000080  // SSI Serial Clock Phase</span>
<a name="l00068"></a><a class="code" href="hw__ssi_8h.html#af7cdb2c4a4068dd6fb50b6bae0aa2f6d">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_SPO             0x00000040  // SSI Serial Clock Polarity</span>
<a name="l00069"></a><a class="code" href="hw__ssi_8h.html#af6e4bbc661f3cc7a137f24d58a7cc5ca">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_FRF_M           0x00000030  // SSI Frame Format Select</span>
<a name="l00070"></a><a class="code" href="hw__ssi_8h.html#ad61aa990a415319ec805d9c4f9585c3a">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_FRF_MOTO        0x00000000  // Freescale SPI Frame Format</span>
<a name="l00071"></a><a class="code" href="hw__ssi_8h.html#a091d7d03efbe28af12064e586701a700">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_FRF_TI          0x00000010  // Synchronous Serial Frame Format</span>
<a name="l00072"></a><a class="code" href="hw__ssi_8h.html#a052be4efc05ce89a2c2837f50c3529f2">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_FRF_NMW         0x00000020  // MICROWIRE Frame Format</span>
<a name="l00073"></a><a class="code" href="hw__ssi_8h.html#ad68778d4ef8eef95119c7977a9fec1f6">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_M           0x0000000F  // SSI Data Size Select</span>
<a name="l00074"></a><a class="code" href="hw__ssi_8h.html#a5ce8e80906f1116426e8dedd13160c96">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_4           0x00000003  // 4-bit data</span>
<a name="l00075"></a><a class="code" href="hw__ssi_8h.html#a0769dbe842e03d4ec3adc326c8593d8b">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_5           0x00000004  // 5-bit data</span>
<a name="l00076"></a><a class="code" href="hw__ssi_8h.html#abe085d02bd760bfeec712d7cd1cc546e">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_6           0x00000005  // 6-bit data</span>
<a name="l00077"></a><a class="code" href="hw__ssi_8h.html#ae3de269898287c5d1e549857ac9f56d2">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_7           0x00000006  // 7-bit data</span>
<a name="l00078"></a><a class="code" href="hw__ssi_8h.html#aca6d8eec01dc35cfc20f89075b0de30b">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_8           0x00000007  // 8-bit data</span>
<a name="l00079"></a><a class="code" href="hw__ssi_8h.html#ab5ab3648a5a3fe3518cbae1a7e25d439">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_9           0x00000008  // 9-bit data</span>
<a name="l00080"></a><a class="code" href="hw__ssi_8h.html#a4dbebab23a0608236477c19d21af13db">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_10          0x00000009  // 10-bit data</span>
<a name="l00081"></a><a class="code" href="hw__ssi_8h.html#aa88bf75f82912b131722b5493ab74823">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_11          0x0000000A  // 11-bit data</span>
<a name="l00082"></a><a class="code" href="hw__ssi_8h.html#a79bdef755ffd7300a8f3b3c1954ba4ff">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_12          0x0000000B  // 12-bit data</span>
<a name="l00083"></a><a class="code" href="hw__ssi_8h.html#afe9499318c857d377b65c3e66d064995">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_13          0x0000000C  // 13-bit data</span>
<a name="l00084"></a><a class="code" href="hw__ssi_8h.html#a84d41dc0742f68ef9dc43da741a3f0d7">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_14          0x0000000D  // 14-bit data</span>
<a name="l00085"></a><a class="code" href="hw__ssi_8h.html#a4e74ff45bb07cfc16bb42d971e2c436a">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_15          0x0000000E  // 15-bit data</span>
<a name="l00086"></a><a class="code" href="hw__ssi_8h.html#a2d27eaaa5043e93158f8c9c9f86f13d0">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_16          0x0000000F  // 16-bit data</span>
<a name="l00087"></a><a class="code" href="hw__ssi_8h.html#abd0cd7047845f6a52ed9cb60b0796000">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_SCR_S           8</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="comment">//*****************************************************************************</span>
<a name="l00090"></a>00090 <span class="comment">//</span>
<a name="l00091"></a>00091 <span class="comment">// The following are defines for the bit fields in the SSI_O_CR1 register.</span>
<a name="l00092"></a>00092 <span class="comment">//</span>
<a name="l00093"></a>00093 <span class="comment">//*****************************************************************************</span>
<a name="l00094"></a><a class="code" href="hw__ssi_8h.html#a8bc5c89d0ffce4a1f920107518dbde9e">00094</a> <span class="preprocessor">#define SSI_CR1_EOM             0x00000800  // Stop Frame (End of Message)</span>
<a name="l00095"></a><a class="code" href="hw__ssi_8h.html#a15f8d9ab8f6ec8fb1acda4c35112cab7">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_FSSHLDFRM       0x00000400  // FSS Hold Frame</span>
<a name="l00096"></a><a class="code" href="hw__ssi_8h.html#aed0a9943918dc232cf639a7852b023a3">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_HSCLKEN         0x00000200  // High Speed Clock Enable</span>
<a name="l00097"></a><a class="code" href="hw__ssi_8h.html#add37edfea74173f8ed9d57c8e0a48891">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_DIR             0x00000100  // SSI Direction of Operation</span>
<a name="l00098"></a><a class="code" href="hw__ssi_8h.html#a93d7fd675ae168d89a08b9f13939bb50">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_MODE_M          0x000000C0  // SSI Mode</span>
<a name="l00099"></a><a class="code" href="hw__ssi_8h.html#ae6eeef0aed0c6940709af06021768663">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_MODE_LEGACY     0x00000000  // Legacy SSI mode</span>
<a name="l00100"></a><a class="code" href="hw__ssi_8h.html#afcdd30edfc9c3166822c679704eefd97">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_MODE_BI         0x00000040  // Bi-SSI mode</span>
<a name="l00101"></a><a class="code" href="hw__ssi_8h.html#af8c2d8ef3a9d3ebd8cf1672998bc9909">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_MODE_QUAD       0x00000080  // Quad-SSI Mode</span>
<a name="l00102"></a><a class="code" href="hw__ssi_8h.html#a2b0971ae57a1056aca40c23a83a431b3">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_MODE_ADVANCED   0x000000C0  // Advanced SSI Mode with 8-bit</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span>                                            <span class="comment">// packet size</span>
<a name="l00104"></a><a class="code" href="hw__ssi_8h.html#acb5e643b2ef5146c259fa512331bf88a">00104</a> <span class="preprocessor">#define SSI_CR1_EOT             0x00000010  // End of Transmission</span>
<a name="l00105"></a><a class="code" href="hw__ssi_8h.html#aaf7015c8244a4d18bf28dd1f6d7d1e71">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_SOD             0x00000008  // SSI Slave Mode Output Disable</span>
<a name="l00106"></a><a class="code" href="hw__ssi_8h.html#a736cd39b92a6cbdbefe5cba845f0a23c">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_MS              0x00000004  // SSI Master/Slave Select</span>
<a name="l00107"></a><a class="code" href="hw__ssi_8h.html#afbe2b458f072bd35828e4cb1b5c3ceb1">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_SSE             0x00000002  // SSI Synchronous Serial Port</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l00109"></a><a class="code" href="hw__ssi_8h.html#aa4f8c02fe160be0f57fe89043e75f441">00109</a> <span class="preprocessor">#define SSI_CR1_LBM             0x00000001  // SSI Loopback Mode</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a>00111 <span class="comment">//*****************************************************************************</span>
<a name="l00112"></a>00112 <span class="comment">//</span>
<a name="l00113"></a>00113 <span class="comment">// The following are defines for the bit fields in the SSI_O_DR register.</span>
<a name="l00114"></a>00114 <span class="comment">//</span>
<a name="l00115"></a>00115 <span class="comment">//*****************************************************************************</span>
<a name="l00116"></a><a class="code" href="hw__ssi_8h.html#a5ddafae7777be33d5eecb99da1b8a05a">00116</a> <span class="preprocessor">#define SSI_DR_DATA_M           0x0000FFFF  // SSI Receive/Transmit Data</span>
<a name="l00117"></a><a class="code" href="hw__ssi_8h.html#a9b1a44baadd6213589ee861721ac0a0c">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_DR_DATA_S           0</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>
<a name="l00119"></a>00119 <span class="comment">//*****************************************************************************</span>
<a name="l00120"></a>00120 <span class="comment">//</span>
<a name="l00121"></a>00121 <span class="comment">// The following are defines for the bit fields in the SSI_O_SR register.</span>
<a name="l00122"></a>00122 <span class="comment">//</span>
<a name="l00123"></a>00123 <span class="comment">//*****************************************************************************</span>
<a name="l00124"></a><a class="code" href="hw__ssi_8h.html#a2001ab9e16bea9e0368913d175166305">00124</a> <span class="preprocessor">#define SSI_SR_BSY              0x00000010  // SSI Busy Bit</span>
<a name="l00125"></a><a class="code" href="hw__ssi_8h.html#a92a38ea113ddadfe34512396ca7c9a46">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_SR_RFF              0x00000008  // SSI Receive FIFO Full</span>
<a name="l00126"></a><a class="code" href="hw__ssi_8h.html#ae0653371c86992b7f364d3909b10fd7b">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_SR_RNE              0x00000004  // SSI Receive FIFO Not Empty</span>
<a name="l00127"></a><a class="code" href="hw__ssi_8h.html#a5d9ec4b4633a33b42c8c1b56e8ca7d0e">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_SR_TNF              0x00000002  // SSI Transmit FIFO Not Full</span>
<a name="l00128"></a><a class="code" href="hw__ssi_8h.html#a2b3277b0a04d62e7674155c89881b86c">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_SR_TFE              0x00000001  // SSI Transmit FIFO Empty</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00130"></a>00130 <span class="comment">//*****************************************************************************</span>
<a name="l00131"></a>00131 <span class="comment">//</span>
<a name="l00132"></a>00132 <span class="comment">// The following are defines for the bit fields in the SSI_O_CPSR register.</span>
<a name="l00133"></a>00133 <span class="comment">//</span>
<a name="l00134"></a>00134 <span class="comment">//*****************************************************************************</span>
<a name="l00135"></a><a class="code" href="hw__ssi_8h.html#a1ccb03d587b0533504201b1224cb6710">00135</a> <span class="preprocessor">#define SSI_CPSR_CPSDVSR_M      0x000000FF  // SSI Clock Prescale Divisor</span>
<a name="l00136"></a><a class="code" href="hw__ssi_8h.html#ab24c55bea4eb7168928b903681f0ceed">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CPSR_CPSDVSR_S      0</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span>
<a name="l00138"></a>00138 <span class="comment">//*****************************************************************************</span>
<a name="l00139"></a>00139 <span class="comment">//</span>
<a name="l00140"></a>00140 <span class="comment">// The following are defines for the bit fields in the SSI_O_IM register.</span>
<a name="l00141"></a>00141 <span class="comment">//</span>
<a name="l00142"></a>00142 <span class="comment">//*****************************************************************************</span>
<a name="l00143"></a><a class="code" href="hw__ssi_8h.html#a50a9bb8f928cb9ac6203d69b0b15890d">00143</a> <span class="preprocessor">#define SSI_IM_EOTIM            0x00000040  // End of Transmit Interrupt Mask</span>
<a name="l00144"></a><a class="code" href="hw__ssi_8h.html#a061b9446afd7711c00e17fb127490c41">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_IM_DMATXIM          0x00000020  // SSI Transmit DMA Interrupt Mask</span>
<a name="l00145"></a><a class="code" href="hw__ssi_8h.html#ab5b00bc0dac2957c1e749feda9745280">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_IM_DMARXIM          0x00000010  // SSI Receive DMA Interrupt Mask</span>
<a name="l00146"></a><a class="code" href="hw__ssi_8h.html#a22cc1ee908ec15a4ae5cec1f77195b53">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_IM_TXIM             0x00000008  // SSI Transmit FIFO Interrupt Mask</span>
<a name="l00147"></a><a class="code" href="hw__ssi_8h.html#a991109b454b7f2a294ce9dd2b523f378">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_IM_RXIM             0x00000004  // SSI Receive FIFO Interrupt Mask</span>
<a name="l00148"></a><a class="code" href="hw__ssi_8h.html#afd3ac990370ed4a0100b719fc1c7da7f">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_IM_RTIM             0x00000002  // SSI Receive Time-Out Interrupt</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>                                            <span class="comment">// Mask</span>
<a name="l00150"></a><a class="code" href="hw__ssi_8h.html#a0ac5d6787a248fe1b2c0d4d70f72128b">00150</a> <span class="preprocessor">#define SSI_IM_RORIM            0x00000001  // SSI Receive Overrun Interrupt</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span>                                            <span class="comment">// Mask</span>
<a name="l00152"></a>00152 
<a name="l00153"></a>00153 <span class="comment">//*****************************************************************************</span>
<a name="l00154"></a>00154 <span class="comment">//</span>
<a name="l00155"></a>00155 <span class="comment">// The following are defines for the bit fields in the SSI_O_RIS register.</span>
<a name="l00156"></a>00156 <span class="comment">//</span>
<a name="l00157"></a>00157 <span class="comment">//*****************************************************************************</span>
<a name="l00158"></a><a class="code" href="hw__ssi_8h.html#a0427a92d854e3553bcee6ebeec667604">00158</a> <span class="preprocessor">#define SSI_RIS_EOTRIS          0x00000040  // End of Transmit Raw Interrupt</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l00160"></a><a class="code" href="hw__ssi_8h.html#a77fc219697c468a7c69813179b7aabcb">00160</a> <span class="preprocessor">#define SSI_RIS_DMATXRIS        0x00000020  // SSI Transmit DMA Raw Interrupt</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l00162"></a><a class="code" href="hw__ssi_8h.html#ae6bce7e9dea5964b674ee4d825fd3cf5">00162</a> <span class="preprocessor">#define SSI_RIS_DMARXRIS        0x00000010  // SSI Receive DMA Raw Interrupt</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l00164"></a><a class="code" href="hw__ssi_8h.html#a2eadd9397b3638d5da48ccdbaea3185d">00164</a> <span class="preprocessor">#define SSI_RIS_TXRIS           0x00000008  // SSI Transmit FIFO Raw Interrupt</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l00166"></a><a class="code" href="hw__ssi_8h.html#a8b1c5d9972afeda4f50dda2690835731">00166</a> <span class="preprocessor">#define SSI_RIS_RXRIS           0x00000004  // SSI Receive FIFO Raw Interrupt</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l00168"></a><a class="code" href="hw__ssi_8h.html#aa886afa014f07c99a181ab319dc28080">00168</a> <span class="preprocessor">#define SSI_RIS_RTRIS           0x00000002  // SSI Receive Time-Out Raw</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l00170"></a><a class="code" href="hw__ssi_8h.html#a5608f1fe7bd658c0d9fd1e2b744abff5">00170</a> <span class="preprocessor">#define SSI_RIS_RORRIS          0x00000001  // SSI Receive Overrun Raw</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l00172"></a>00172 
<a name="l00173"></a>00173 <span class="comment">//*****************************************************************************</span>
<a name="l00174"></a>00174 <span class="comment">//</span>
<a name="l00175"></a>00175 <span class="comment">// The following are defines for the bit fields in the SSI_O_MIS register.</span>
<a name="l00176"></a>00176 <span class="comment">//</span>
<a name="l00177"></a>00177 <span class="comment">//*****************************************************************************</span>
<a name="l00178"></a><a class="code" href="hw__ssi_8h.html#a75aa3675b09bbcc87169528075e15475">00178</a> <span class="preprocessor">#define SSI_MIS_EOTMIS          0x00000040  // End of Transmit Masked Interrupt</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l00180"></a><a class="code" href="hw__ssi_8h.html#aa2d7bfefb90fd58c349d8f52fe6e05f0">00180</a> <span class="preprocessor">#define SSI_MIS_DMATXMIS        0x00000020  // SSI Transmit DMA Masked</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l00182"></a><a class="code" href="hw__ssi_8h.html#a9e26a9350a70e9cd92f99d5a83f6670a">00182</a> <span class="preprocessor">#define SSI_MIS_DMARXMIS        0x00000010  // SSI Receive DMA Masked Interrupt</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l00184"></a><a class="code" href="hw__ssi_8h.html#a7a5ce5ccfadeba575da88fe9ac2f9841">00184</a> <span class="preprocessor">#define SSI_MIS_TXMIS           0x00000008  // SSI Transmit FIFO Masked</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l00186"></a><a class="code" href="hw__ssi_8h.html#ab28ba2d50a2c09a9cfcf89993a9386f9">00186</a> <span class="preprocessor">#define SSI_MIS_RXMIS           0x00000004  // SSI Receive FIFO Masked</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l00188"></a><a class="code" href="hw__ssi_8h.html#a3cc503e0fe07bef97ba821a1770c7682">00188</a> <span class="preprocessor">#define SSI_MIS_RTMIS           0x00000002  // SSI Receive Time-Out Masked</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l00190"></a><a class="code" href="hw__ssi_8h.html#a169d9731c6f86b5eeb4cfadc9cdc6ad8">00190</a> <span class="preprocessor">#define SSI_MIS_RORMIS          0x00000001  // SSI Receive Overrun Masked</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l00192"></a>00192 
<a name="l00193"></a>00193 <span class="comment">//*****************************************************************************</span>
<a name="l00194"></a>00194 <span class="comment">//</span>
<a name="l00195"></a>00195 <span class="comment">// The following are defines for the bit fields in the SSI_O_ICR register.</span>
<a name="l00196"></a>00196 <span class="comment">//</span>
<a name="l00197"></a>00197 <span class="comment">//*****************************************************************************</span>
<a name="l00198"></a><a class="code" href="hw__ssi_8h.html#ac34fc599e82992f261a37a1d879a54a2">00198</a> <span class="preprocessor">#define SSI_ICR_EOTIC           0x00000040  // End of Transmit Interrupt Clear</span>
<a name="l00199"></a><a class="code" href="hw__ssi_8h.html#a873e573501798cee815d0e810979e579">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_ICR_DMATXIC         0x00000020  // SSI Transmit DMA Interrupt Clear</span>
<a name="l00200"></a><a class="code" href="hw__ssi_8h.html#a954860482fa17ad95cd0d4cb44fda84b">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_ICR_DMARXIC         0x00000010  // SSI Receive DMA Interrupt Clear</span>
<a name="l00201"></a><a class="code" href="hw__ssi_8h.html#ab08a821d41f3c5491b33d81e51389db2">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_ICR_RTIC            0x00000002  // SSI Receive Time-Out Interrupt</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span>                                            <span class="comment">// Clear</span>
<a name="l00203"></a><a class="code" href="hw__ssi_8h.html#ac3e8a8e0bb173b6d757377c4c94379ad">00203</a> <span class="preprocessor">#define SSI_ICR_RORIC           0x00000001  // SSI Receive Overrun Interrupt</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span>                                            <span class="comment">// Clear</span>
<a name="l00205"></a>00205 
<a name="l00206"></a>00206 <span class="comment">//*****************************************************************************</span>
<a name="l00207"></a>00207 <span class="comment">//</span>
<a name="l00208"></a>00208 <span class="comment">// The following are defines for the bit fields in the SSI_O_DMACTL register.</span>
<a name="l00209"></a>00209 <span class="comment">//</span>
<a name="l00210"></a>00210 <span class="comment">//*****************************************************************************</span>
<a name="l00211"></a><a class="code" href="hw__ssi_8h.html#ab8b200e1fd3933a38e600075b6016fac">00211</a> <span class="preprocessor">#define SSI_DMACTL_TXDMAE       0x00000002  // Transmit DMA Enable</span>
<a name="l00212"></a><a class="code" href="hw__ssi_8h.html#a8220a9b5a0cddf55cf93a685989b1161">00212</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_DMACTL_RXDMAE       0x00000001  // Receive DMA Enable</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span>
<a name="l00214"></a>00214 <span class="comment">//*****************************************************************************</span>
<a name="l00215"></a>00215 <span class="comment">//</span>
<a name="l00216"></a>00216 <span class="comment">// The following are defines for the bit fields in the SSI_O_PP register.</span>
<a name="l00217"></a>00217 <span class="comment">//</span>
<a name="l00218"></a>00218 <span class="comment">//*****************************************************************************</span>
<a name="l00219"></a><a class="code" href="hw__ssi_8h.html#a66146248d5d32eddd7f10dc679982df1">00219</a> <span class="preprocessor">#define SSI_PP_FSSHLDFRM        0x00000008  // FSS Hold Frame Capability</span>
<a name="l00220"></a><a class="code" href="hw__ssi_8h.html#aff96fbd6da6b6f4ea41fdd619ae1dddc">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_PP_MODE_M           0x00000006  // Mode of Operation</span>
<a name="l00221"></a><a class="code" href="hw__ssi_8h.html#a0bd3882820b78bb82f143c70ca58f350">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_PP_MODE_LEGACY      0x00000000  // Legacy SSI mode</span>
<a name="l00222"></a><a class="code" href="hw__ssi_8h.html#a543c58cdc94562eb5bf840c237905a27">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_PP_MODE_ADVBI       0x00000002  // Legacy mode, Advanced SSI mode</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span>                                            <span class="comment">// and Bi-SSI mode enabled</span>
<a name="l00224"></a><a class="code" href="hw__ssi_8h.html#aaf04017c2a90830b1049f86abd46d60f">00224</a> <span class="preprocessor">#define SSI_PP_MODE_ADVBIQUAD   0x00000004  // Legacy mode, Advanced mode,</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span>                                            <span class="comment">// Bi-SSI and Quad-SSI mode enabled</span>
<a name="l00226"></a><a class="code" href="hw__ssi_8h.html#a8b78c2aa1838a0e6abb1b23a7fdb50ae">00226</a> <span class="preprocessor">#define SSI_PP_HSCLK            0x00000001  // High Speed Capability</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span>
<a name="l00228"></a>00228 <span class="comment">//*****************************************************************************</span>
<a name="l00229"></a>00229 <span class="comment">//</span>
<a name="l00230"></a>00230 <span class="comment">// The following are defines for the bit fields in the SSI_O_CC register.</span>
<a name="l00231"></a>00231 <span class="comment">//</span>
<a name="l00232"></a>00232 <span class="comment">//*****************************************************************************</span>
<a name="l00233"></a><a class="code" href="hw__ssi_8h.html#a10648d28f9051b78571d9a3716559a52">00233</a> <span class="preprocessor">#define SSI_CC_CS_M             0x0000000F  // SSI Baud Clock Source</span>
<a name="l00234"></a><a class="code" href="hw__ssi_8h.html#adb0a8a2406b1bdfba538f2ece794b606">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CC_CS_SYSPLL        0x00000000  // System clock (based on clock</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span>                                            <span class="comment">// source and divisor factor)</span>
<a name="l00236"></a><a class="code" href="hw__ssi_8h.html#afceeabc207fd2cf6f280acdd4c787fba">00236</a> <span class="preprocessor">#define SSI_CC_CS_PIOSC         0x00000005  // PIOSC</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>
<a name="l00238"></a>00238 <span class="preprocessor">#endif // __HW_SSI_H__</span>
</pre></div></div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="hw__ssi_8h.html">hw_ssi.h</a>      </li>

    <li class="footer">Generated on Tue Jan 27 2015 22:41:16 for EE445M Real Time Operating Systems by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
