// Seed: 3047916960
module module_0;
endmodule
module module_1 #(
    parameter id_4 = 32'd33
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire _id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  assign id_6 = id_5;
  logic id_7;
  ;
  logic [1 'b0 : -1] id_8[-1 : id_4];
  ;
  wire id_9, id_10;
  id_11(
      ~-1, 1'd0 == -1'h0
  );
endmodule
