Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controller"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg484

---- Source Options
Top Module Name                    : controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\iodrp_mcb_controller.v" into library work
Parsing module <iodrp_mcb_controller>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\iodrp_controller.v" into library work
Parsing module <iodrp_controller>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" into library work
Parsing module <mcb_soft_calibration>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v" into library work
Parsing module <mcb_soft_calibration_top>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" into library work
Parsing module <mcb_raw_wrapper>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_ui_top.v" into library work
Parsing module <mcb_ui_top>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" into library work
Parsing module <memc_wrapper>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\infrastructure.v" into library work
Parsing module <infrastructure>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" into library work
Parsing module <ram_interface>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\clkwiz.v" into library work
Parsing module <clkwiz>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\i2c_controller.v" into library work
Parsing module <i2c_controller>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\uart_tx6.v" into library work
Parsing module <uart_tx6>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\uart_rx6.v" into library work
Parsing module <uart_rx6>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\program.v" into library work
Parsing module <program>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\kcpsm6.v" into library work
Parsing module <kcpsm6>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\i2c_av_config.v" into library work
Parsing module <i2c_av_config>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\audio_codec.v" into library work
Parsing module <audio_codec>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\sockit_top.v" into library work
Parsing module <sockit_top>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\rs232_uart.v" into library work
Parsing module <rs232_uart>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" into library work
Parsing module <ram_interface_wrapper>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\picoblaze.v" into library work
Parsing module <picoblaze>.
Analyzing Verilog file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" into library work
Parsing module <controller>.
Parsing VHDL file "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\clk_wiz_v3_6.vhd" into library work
Parsing entity <clk_wiz_v3_6>.
Parsing architecture <xilinx> of entity <clk_wiz_v3_6>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 279: Port ledRAM is not connected to this instance

Elaborating module <controller>.
WARNING:HDLCompiler:872 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 172: Using initial value of message_exists since it is never assigned

Elaborating module <rs232_uart>.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\rs232_uart.v" Line 72: Result of 14-bit expression is truncated to fit in 13-bit target.

Elaborating module <uart_tx6>.

Elaborating module <SRL16E(INIT=16'b0)>.

Elaborating module <FD>.

Elaborating module <LUT6(INIT=64'b1111111100000000111111100000000011111111100000001111111100000000)>.

Elaborating module <FDR>.

Elaborating module <LUT6(INIT=64'b1111000011110000111000011110000011111000011110001111000011110000)>.

Elaborating module <LUT6_2(INIT=64'b1100110010010000011000001100110010101010010100000101000010101010)>.

Elaborating module <LUT6_2(INIT=64'b1111010011111100111101001111110000000100000000000000010011000000)>.

Elaborating module <LUT6_2(INIT=64'b01000000000000000010000000000000000000000000000000)>.

Elaborating module <LUT6(INIT=64'b1111111100000000111100001111000011001100110011001010101010101010)>.

Elaborating module <LUT6_2(INIT=64'b1100111110101010110011000000111100001111111111111111111111111111)>.

Elaborating module <LUT6(INIT=64'b1000010101010000000000000000000010101010101010101010101010101010)>.

Elaborating module <LUT6(INIT=64'b010011001100001000000000000000011001100110011001100110011001100)>.

Elaborating module <LUT6(INIT=64'b1000100001110000000000000000000011110000111100001111000011110000)>.

Elaborating module <LUT6(INIT=64'b1000011101000100000000000000000011111111000000001111111100000000)>.

Elaborating module <LUT6_2(INIT=64'b0110110000000000000000000000000001011010000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111111110000000111111110000000001111000011110001111000011110000)>.

Elaborating module <LUT6_2(INIT=64'b010000000000000000000000000000000)>.

Elaborating module <uart_rx6>.

Elaborating module <LUT6_2(INIT=64'b1100110011110000000000000000000010101010110011000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b1100101011111111110010101111111100000000000000001100000011000000)>.

Elaborating module <LUT6_2(INIT=64'b1111000011001100111111111111111111001100101010101111111111111111)>.

Elaborating module <LUT6(INIT=64'b010111100101111101011111010111100000000000000001111111100000000)>.

Elaborating module <LUT6(INIT=64'b010001000100010000000001111000000000000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0110110011001100000000000000000001011010101010100000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b010000000000000000000000010001000100010001000100010001000)>.

Elaborating module <clkwiz>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=3,CLKFX_MULTIPLY=8,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=26.666,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="NONE",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\clkwiz.v" Line 111: Assignment to clk0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\clkwiz.v" Line 126: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\clkwiz.v" Line 127: Assignment to status_int ignored, since the identifier is never used

Elaborating module <picoblaze>.

Elaborating module <kcpsm6>.

Elaborating module <LUT6_2(INIT=64'b1111111111111111111101010101010100000000000000000000111011101110)>.

Elaborating module <LUT6_2(INIT=64'b010000011000000000000101100000000110001000000000001001100)>.

Elaborating module <LUT6_2(INIT=64'b010000000000000000000000000000000000000000100000000000)>.

Elaborating module <LUT6(INIT=64'b01100101010101010)>.

Elaborating module <LUT6_2(INIT=64'b1100110000110011111111110000000010000000100000001000000010000000)>.

Elaborating module <LUT6(INIT=64'b0101101000111100111111111111111100000000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111011101110111000000100111011100000000000000000000001000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111100000000000000000000000000000010001111111111)>.

Elaborating module <LUT6(INIT=64'b1111111111111111111111111111111100000000000001000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b1111111111111111000100000000000000000000000000000010000000000000)>.

Elaborating module <LUT6_2(INIT=64'b01111001010000000000000000000000100001000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111011100001000000000000000000000000000000000000000111100000000)>.

Elaborating module <LUT6_2(INIT=64'b1101000000000000000000000000000000000010000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b01001111110011111100000000000100001111011111001110)>.

Elaborating module <LUT6_2(INIT=64'b1100000011001100000000000000000010100000101010100000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b1000000000000000000000000000000000100000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0100000000000000000000000000000000000001000000000000000000000000)>.

Elaborating module <LUT6(INIT=64'b010000000000000100000000000000000000000000000000000000000)>.

Elaborating module <LUT6(INIT=64'b1010110010101100111111110000000011111111000000001111111100000000)>.

Elaborating module <XORCY>.

Elaborating module <LUT6_2(INIT=64'b010000111011110000000000000000000)>.

Elaborating module <MUXCY>.

Elaborating module <LUT6(INIT=64'b0110100110010110100101100110100110010110011010010110100110010110)>.

Elaborating module <LUT6(INIT=64'b1111111111111111101010101100110011110000111100001111000011110000)>.

Elaborating module <LUT6_2(INIT=64'b011001100110011101010101100110011110000101010100000000000000000)>.

Elaborating module <FDRE>.

Elaborating module <LUT6_2(INIT=64'b1010001010000000000000000000000000000000111100000000000011110000)>.

Elaborating module <LUT6_2(INIT=64'b01)>.

Elaborating module <LUT6_2(INIT=64'b0110100000000000000000000000000000000)>.

Elaborating module <LUT6(INIT=64'b1111101111111111000000000000000000000000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b1111111100000000111100001111000011001100110011001010101010101010)>.

Elaborating module <LUT6(INIT=64'b010101010000000001111111100110011110011000000111100000000)>.

Elaborating module <LUT6(INIT=64'b010101010000000001111111111001100110011001111000000000000)>.

Elaborating module <LUT6(INIT=64'b010101010000000000000000011001100110011001111000000000000)>.

Elaborating module <RAM32M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.

Elaborating module <LUT6_2(INIT=64'b010101001010011010101010101010101010101010101010101010)>.

Elaborating module <LUT6_2(INIT=64'b0101010001001010010101010101010101010101010101010101010)>.

Elaborating module <LUT6_2(INIT=64'b0110100101101001011011101000101011001100110011000000000000000000)>.

Elaborating module <LUT6(INIT=64'b1011111110111100100011111000110010110011101100001000001110000000)>.

Elaborating module <RAM64M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.

Elaborating module <program>.

Elaborating module
<RAMB16BWER(DATA_WIDTH_A=9,DOA_REG=0,EN_RSTRAM_A="FALSE",INIT_A=32'b0,RST_PRIORITY_A="CE",SRVAL_A=32'b0,WRITE_MODE_A="WRITE_FIRST",DATA_WIDTH_B=9,DOB_REG=0,EN_RSTRAM_B="FALSE",INIT_B=32'b0,RST_PRIORITY_B="CE",SRVAL_B=32'b0,WRITE_MODE_B="WRITE_FIRST",RSTTYPE="SYNC",INIT_FILE="NONE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_00=256'b1111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000000000001111010100000001000000000,INIT_01=256'b1111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_02=256'b111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110
0001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_03=256'b1111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_04=256'b1111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_05=256'b1111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_06=256'b1111000011110000111100001111000011110000111100001111000011110000111100001111000011110
000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_07=256'b1111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_08=256'b1111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_09=256'b1111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_0A=256'b11110000111100001111000011110
00011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_0B=256'b1111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_0C=256'b1111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_0D=256'b111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111
1000011110000,INIT_0E=256'b1111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_0F=256'b1111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_10=256'b01100000011000000110000001100000000100001010000000000000000000000110000000011111111111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000,INIT_11=256'b111100000000001101100001111100000000001100100000111100000000001101111001111100000000001101100001111100000000001101101100111100000000001101010000111100000000001100001100000000110000001100000011
0000001100000011000000110000001100000011000000110000001100000011,INIT_12=256'b1111010100000000111100000000001100100000111100000000001100111010111100000000001101100101111100000000001101100111111100000000001101100001111100000000001101110011111100000000001101110011111100000000001101100101111100000000001101001101111100000000001100100000,INIT_13=256'b010000101111100000000001101000101111100000000001101010011111100000000001101010101111100000000001101000001111100000000001101010000111100000000001100001101111100000000001100001010111100000000000100000100111111100000001111111011000000101111100000000001,INIT_14=256'b01100000011000000110000001100000011000000110000001100000011000000110000001100000011000000011000010100000001000000001000010110000010000000010001100000000000100100010000000101111111000000010000100100001010000000001100110000000000000000001000010100001100,INIT_15=256'b0110010111110000000000110100110111110000000000110010000011110000000000110110000111110000000000110010000011110000000000110111100111110000000000110110
000111110000000000110110110011110000000000110101000011110000000000110000110000000011000000110000001100000011,INIT_16=256'b010011111110000000111111101100000010111110000000000111110101000000001111000000000011001000001111000000000011001110101111000000000011011001011111000000000011011001111111000000000011011000011111000000000011011100111111000000000011011100111111000000000011,INIT_17=256'b0100000000100001011111000000000011010001111111000000000011010011101111000000000011010010011111000000000011010110011111000000000011010000011111000000000011010011001111000000000011010100001111000000000011000011011111000000000011000010101111000000000001,INIT_18=256'b1111000000000011010011111111000000000011010001001111000000000011001000001111000000000011010001011111000000000011010001111111000000000011010000011111000000000011010100111111000000000011010100111111000000000011010001011111000000000011010011010000000110100010,INIT_19=256'b011010101001111000000000011010100111111000000000011010010011111000000000011010110001111000000000011010
00101111100000000001100100000111100000000001101010100111100000000001100100111111100000000001101001110111100000000001101010011111100000000001101000101,INIT_1A=256'b01101000100111100000000001100100000111100000000001101000101111100000000001101000111111100000000001101000001111100000000001101010011111100000000001101010011111100000000001101000101111100000000001101001101000000011000010000000001000000001010001011110000,INIT_1B=256'b0101001111110000000000110100100111110000000000110101100011110000000000110100010111110000000000110010000011110000000000110101010011110000000000110010011111110000000000110100111011110000000000110101001111110000000000110100010111110000000000110100111111110000,INIT_1C=256'b010000000000110011000011000100000000000000010000000011001100001100010000000000000000110011000011000100000000000000010000000010000110000010110000000100000000100001010000000111111110000000000000101100000000100001001111000000000011010101001111000000000011,INIT_1D=256'b011010011011111000000000011010001011111000000000011010011011
01000101011101000000001000000001000110000000001000000001001010100000101000000001001000000000000000000001001111011111111100110010000000000001001000010000000011100000110000000001100110000110001,INIT_1E=256'b010111111110000000000110000110111110000000000110000101011110000000000110100110011110000000000110100110011110000000000110101010111110000000000110100011011110000000000110010000011110000000000110101100111110000000000110101001011110000000000110100111111110000,INIT_1F=256'b1111000000000011010011001111000000000011010000011111000000000011001000001111000000000011010001011111000000000011010001111111000000000011010000011111000000000011010100111111000000000011010100111111000000000011010001011111000000000011010011010000000100000000,INIT_20=256'b01101010100111100000000001101010011111100000000001101001001111100000000001101011000111100000000001101000101111100000000001100100000111100000000001101011001111100000000001101000100111100000000001101000001111100000000001101000101111100000000001101010010,INIT_21=256'b011000100000000
000000010000000000100101000000000010111100000001000011000000001100000011000000110000000001001110000001010000000000000000010011101110000000000001101110000000000100001011000011000000010100000001000000000010111111110000000000110101001111110000,INIT_22=256'b0110111010000000010000000001000001000001000011110000000000010010101111111101000101000000000000110000001001000010000000011100000110000000000010001000110001000001000000000000100010001100010000000000000001000000000010001000110001000000000000000000100010,INIT_23=256'b1111101000110001000000000000000100000000111110100011000100000000000000001111101000110001000000000000000100000000011001110000000101000010000000000000101100000000011000100000110000001011000000110000000001100010100001010000000100001111000000000100111000110011,INIT_24=256'b10111010000000010000100100000111000001100000000010000101000010110000010010000100101110100000000101101100000000010000000001110111000001000111001000000000100000001111111101111011000000000000100100001000000001110000011000000000111110100011
00010000010000000000,INIT_25=256'b1010110000000000000010010000011100000110000000000110100100110001000101000000000001101001001100010000000000000000011010010011000100000100000000010000000100000000011010010011000100000100000000010000001000000000100110101011101000000001000000001001011100000001,INIT_26=256'b1111000000000011000011000000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000101100000001101110100000010000000000101110100000000100000000101100100001010110100110000000001011011011111111,INIT_27=256'b01101110011111100000000001101110011111100000000001101100101111100000000001101001101111100000000001100100000111100000000001101100001111100000000001100100000111100000000001101111001111100000000001101100001111100000000001101101100111100000000001101010000,INIT_28=256'b01100001101111100000000001100001010111100000000000100000100111111100000001111111011000000101111100000000001111101010000000011110000000000110010000011110000000000110011101011110000000000
110110010111110000000000110110011111110000000000110110000111110000,INIT_29=256'b0110111111110000000000110110001111110000000000110110010111110000000000110101001011110000000000110000110000001011000000100000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000111010001011110000,INIT_2A=256'b1111000000000011011000011111000000000011011100111111000000000011011100111111000000000011011001011111000000000011010011011111000000000011001000001111000000000011011000011111000000000011001000001111000000000011011001001111000000000011011100101111000000000011,INIT_2B=256'b01101010100111100000000001101000011111100000000001101000101111100000000001101001100111100000000001101000101111100000000001101010011111100000000001100001101111100000000001100001010111100000000001100111111111100000000001101100101111100000000001101100111,INIT_2C=256'b0110001111110000000000110110010111110000000000110101001011110000000000110010000011110000000000110110111111110000000000110101010011110000000
000110010000011110000000000110100111011110000000000110101010011110000000000110100001011110000000000110010000011110000,INIT_2D=256'b1111000000000011001110101111000000000011011001011111000000000011011011001111000000000011011010011111000000000011010001101111000000000011000011011111000000000011000010101111000000000011011001001111000000000011011100101111000000000011011011111111000000000011,INIT_2E=256'b01101110100111100000000001101100101111100000000001101101100111100000000001101100101111100000000001101000100111100000000001100001100010011101111000000000001000001001111111000000011111110110000001011111000000000011111010100000000111100000000001100100000,INIT_2F=256'b01100000011000000110000001100000011000000111001101011110000000000110000110111110000000000110000101011110000000000110011111111110000000000110110110011110000000000110110110011110000000000110100000111110000000000110010000011110000000000110110010111110000,INIT_30=256'b011001000001111000000000011011001011111000000000011011101001111000000000011011001011111000000
00001101101100111100000000001101100101111100000000001101000100111100000000001100001100000000110000001100000011000000110000001100000011000000110000001100000011,INIT_31=256'b0101011110000000000110011111111110000000000110110010111110000000000110110011111110000000000110110000111110000000000110111001111110000000000110111001111110000000000110110010111110000000000110100110111110000000000110010000011110000000000110110000111110000,INIT_32=256'b010011111110000000111111101100000010111110000000000111110101000000001111000000000011001000001111000000000011001110101111000000000011011001011111000000000011011011001111000000000011011010011111000000000011010001101111000000000011000011011111000000000011,INIT_33=256'b01101101111111100000000001101010110111100000000001100001100000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011100001001111000000000011000011011111000000000011000010101111000000000001,INIT_34=256'b011000000100000001010000000100000100111111100000001111
111011000000101111100000000001111101010000000011110000000000110010000011110000000000110011101011110000000000110110010111110000000000110110110111110000000000110111010111110000000000110110110011110000,INIT_35=256'b01100001100000000001000010100001011000000001011101000000000111100000000001100001101111100000000001100001010111100000010111000001110001010000000110100100010000011000001110000001011000101100000101000010000000010010000110100001000000010100000011100000111,INIT_36=256'b011100000110000000001000010100110001000001000000000010000101001100010000000100000000100001010011000100000000000000001000010100110001000000010000000001101001000001001100111100000011111110100000001000100010000000011100110000000000000000001001000011110000,INIT_37=256'b01100110100000000000000001100110011000000000000001100110010000000000000001100110001000000001111000000000001000001010000000011011101101111010000000100000000110100011111111100000000110011010000000000000000110110010000010100000000110101010000000000001000,INIT_38=256'b0110010111100000
00000110011000100000000000000110011000111110000000000110011000100000000000000110011000011110000000000110011000100000000000000110011100100000000000000110011100000000000000000110011011100000000000000110011011000000000000000110011010100000000,INIT_39=256'b01100000011000000110000001100000011000000110000001100000011100001010000000100001000000000000000000000000011001101011111000000000011001100010000000000000011001101001111000000000011001100010000000000000011001100111111000000000011001100010000000000000011,INIT_3A=256'b01100000011000000110000001110000101000000010000100000000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001110000101000000010000100000000011000000110000001100000011000000110000001100000011,INIT_3B=256'b1000010100000001000010000000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000111000010100000001000010000000001100000011000000110000001100000011000000110000001100000011000000110
000001100000011,INIT_3C=256'b01100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011100001010000000100001000000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_3D=256'b01100000011000000110000001100000011000000110000001100000011000000110000001110000101000000010000100000000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001110000101000000010000100000000011,INIT_3E=256'b01100000011000000110000001100000011000000111000010100000001000010000000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000111000010100000001000010000000001100000011000000110000001100000011,INIT_3F=256'b01101101111100000000001101101111111100000000001101100011111100000000001101101100111100000000001101100101111100000000001101010111011000110000000100001100111100000000001100001100100001010000001100000011
00000011000000110000001100000011000000110000001100000011,INITP_00=256'b01101,INITP_01=256'b0,INITP_02=256'b0110101010100000000000000000000000000000000000000000000000000000000000000000010100010001001000100100000000000000000000000011010101010000000000000000000000000000000000000000000000000000000000000000001010001000000000000000000000,INITP_03=256'b01010100110100111110100011001010011001010100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001,INITP_04=256'b011000000000010100010001000110100110100000000101000000010000100010110100111011010111011010001000010000000000001001000101010100111011010111011010000010000000001110100000000000000000000000000000000000000000,INITP_05=256'b01101010101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011010101010000000000000000,INITP_06=256'b011000000100000100101000110011001100
1100010101000100000000010000000101010101010101010101000000000000000000000000000000000000000000000000000000000001101010101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INITP_07=256'b0>.

Elaborating module
<RAMB16BWER(DATA_WIDTH_A=9,DOA_REG=0,EN_RSTRAM_A="FALSE",INIT_A=32'b0,RST_PRIORITY_A="CE",SRVAL_A=32'b0,WRITE_MODE_A="WRITE_FIRST",DATA_WIDTH_B=9,DOB_REG=0,EN_RSTRAM_B="FALSE",INIT_B=32'b0,RST_PRIORITY_B="CE",SRVAL_B=32'b0,WRITE_MODE_B="WRITE_FIRST",RSTTYPE="SYNC",INIT_FILE="NONE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_00=256'b01100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001110001101000100110000110100001100,INIT_01=256'b01100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_02=256'b0110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
0011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_03=256'b01100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_04=256'b01100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_05=256'b01100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_06=256'b0110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011
0000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_07=256'b01100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_08=256'b01100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_09=256'b01100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_0A=256'b0110000001100000011000000110000001100000011000000110000001100000011000000110000
0011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_0B=256'b01100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_0C=256'b01100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_0D=256'b01100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_0E=256'b0110000001100000011000000110000001100000011
0000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_0F=256'b01100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_10=256'b01010100100011110101000000000000100001000100011101101000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011,INIT_11=256'b01101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_12=256'b1000001111101100000000110110100000001
000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000,INIT_13=256'b010001000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000111000001111101100100000111110110010000011111011001000001111101100,INIT_14=256'b010101001000111101010000000000001000110010001111010001001000111101000101100011110101010010001111010000100100001001000000000000001001000001010000000000001000101101100,INIT_15=256'b0100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000000000000000000000000000000,INIT_16=256'b1110110010000011111011001000001111101100100000111110110010000011111011000000001101101
000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000,INIT_17=256'b1110101100000000000100010000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001110000011,INIT_18=256'b01101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000101110010001,INIT_19=256'b0110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000,INIT_1A=256'b0110100000001000000000110110100000
001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000010111001001011101011000000000001000100000011,INIT_1B=256'b0100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011,INIT_1C=256'b0110000000000101100101110110000001011110011000000000010110010111011000000110000000000101100101110110000001011100011000000000000010001011010000000100000000000100100011110100010010001111010000100100000000000000100100000001101101000000010000000001101101000,INIT_1D=256'b01101000000010000000001101101000000010000000001101101000000010000001000110010011111010010000000010010001111010010000000010010001111011000000000010100001111010000000000010010001111011001010000111101000010010010100100101001000010010000000000010110010111011
00,INIT_1E=256'b01001000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011,INIT_1F=256'b01101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000101100000000,INIT_20=256'b0110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000,INIT_21=256'b1110110000001011100011000000000010010010111011001001001011101100011011000000000000000000000000000000000000010010011010000000100000000000000100101001000111101001100100011110101001001001010010100110100000001
000000000000001001000000011011010000000100000000011,INIT_22=256'b1110100110010011111010010000000010010010111011001010001011101000100100101110110010100010111010000100101001001001010010010100100001001000000000001011001011101100000011000000000010110010111011000000101111001100000000001011001011101100000011000000000010110010,INIT_23=256'b1011001011101100000010111100110000000000101100101110110000001100000000001011001011101100000010111000110000000000100100101110100010010001111010000100100000000000000100100110110001101000000010000000000000010010100101001110100001001000000000000001001010010010,INIT_24=256'b1001001111101000010010010100100001001000000000000001010001101000000010000001001010010011111010011001001011101001000000001001001011101100101000101110100010010010111011001010001011101000010010010100100101001000010010000000000010110010111011000000110000000000,INIT_25=256'b10100010111010000100100101001000010010000000000010110011111011000000110100000000101100111110110000001101000000001011001111101100011011111000110100001
11100000000101100111110110001101111110011010000111100000000000100101001001111101001000000001000001011101000,INIT_26=256'b01101101000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000001000000100100110101100001011100100111110100100000000100100101110110110100010111010001001001011101101,INIT_27=256'b0110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000,INIT_28=256'b0110100000001000000000110110100000001000000000111000001111101100100000111110110010000011111011001000001111101100100000111110110000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011,INIT_29=256'b01000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001
00001101000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100000011,INIT_2A=256'b01101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000,INIT_2B=256'b0110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000,INIT_2C=256'b0100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011,INIT_2D=256'b01101101000000010000000001101101000000010000000001101
101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000,INIT_2E=256'b0110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000100100000001110000011111011001000001111101100100000111110110010000011111011001000001111101100000000110110100000001000,INIT_2F=256'b01001000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011,INIT_30=256'b0110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_31=256'b0100000000011011010000000100000000011011010000000100
000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011,INIT_32=256'b1110110010000011111011001000001111101100100000111110110010000011111011000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000,INIT_33=256'b0110100000001000000000110110100000001000000000110110100000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000001101101000000010000000001101101000000010000000001110000011,INIT_34=256'b1110110110000011111011011000001111101101100000111110110110000011111011011000001111101101100000111110110100000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011,INIT_35=256'
b0110100000001000000000000001010001101000000010000001001000001101000000110110100000001000000000110110100000001000000000111000001111101101100000111110110110000011111011011000001111101101100000111110110110000011111011011000001111101101100000111110110110000011,INIT_36=256'b0100100001001000000000001011010011101100000011000000000010110100111011001100110000000000101101001110110000001100000000001011010011101100100011000000000010010011111010001001001011101000100100101110100010010010111010001001001011101000000011000000000000000011,INIT_37=256'b0110100000001000001010000110100000001000001010000110100000001000001010000110100000001000001010001001001111101001010010010000000000010011100100111110100100000000100100111110110000000000101000111110100000000000100100111110110000000000101000111110100001001001,INIT_38=256'b010000000001101101000000010000010100001101000000010000000001101101000000010000010100001101000000010000000001101101000000010000010100001101000000010000010100001101000000010000010100001101000000010000010100001101000
0000100000101000011010000000100000101000,INIT_39=256'b0100101001110100001001000000000000010100001101000000010000000001101101000000010000010100001101000000010000000001101101000000010000010100001101000000010000000001101101000000010000010100001101000,INIT_3A=256'b010010100111010000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010100111010000100100000000000000000000000000000000000000000000000000000000000,INIT_3B=256'b1001010011101000010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001010011101000010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_3C=256'b0100101001110100001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_3D=256'b01001010011101000010010000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000010010100111010000100100000000000,INIT_3E=256'b01001010011101000010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001010011101000010010000000000000000000000000000000000000000000,INIT_3F=256'b0100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100010000100111010000000100000000011011010000000100000010100000000000000000000000000000000000000000000000000000000000000000000000000,INITP_00=256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100,INITP_01=256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111,INITP_02=256'b011101101101101101101101101101101010101011011011011011011011011011011011011011011011011011011111111111111101001101010100001001101110110110110110110110110101010101101101101101101101101101101101101101101101101101101111111111111110100110111111111111111111111,INITP_03=256'b1101101101101101101101101101100011101101101101101101101101101101101101101100100100100101000000100010000100010000110010100011101101101101101101101101101101101101101101101101101101101101100100111011011011011011011011011011011011011011011011011011011011011001,INITP_04=256'b1011011011011011011011011011011011011111111111111110110100101010100000100010001010001010001100101000001101101001010101000000100010000100010000101000111001100011010010101010000000100010000100010000101011110110011010001001110110110110110110110110110110110110,INITP_05=256'b11111111101101101101101101101101101101101101101101110101010101101101101101101101101101101101101101101101101
10110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110101111111111111111110110110101010101101101101101101,INITP_06=256'b1011011011011000110010010010010000010001000100010001010101010001100110101101101101010101010101010101010101010110110110110110110110110110111111111111111111011011010101010110110110110110110110110110110110110110110110110110110110110110110110110110110111111111,INITP_07=256'b0110110110110110100110111111111111111110011111111111111110011111111111111110011111111111111110011111111111111110011111111111111110011111111111111110011111111111111110011111111111111110011111111111111110001101101101101101101101101101101101101101101101101101>.

Elaborating module
<RAMB16BWER(DATA_WIDTH_A=9,DOA_REG=0,EN_RSTRAM_A="FALSE",INIT_A=32'b0,RST_PRIORITY_A="CE",SRVAL_A=32'b0,WRITE_MODE_A="WRITE_FIRST",DATA_WIDTH_B=9,DOB_REG=0,EN_RSTRAM_B="FALSE",INIT_B=32'b0,RST_PRIORITY_B="CE",SRVAL_B=32'b0,WRITE_MODE_B="WRITE_FIRST",RSTTYPE="SYNC",INIT_FILE="NONE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_00=256'b1111000000000011011000011111000000000011011010011111000000000011011001001111000000000011011001011111000000000011010011011111000000000011001000001111000000000011011011111111000000000011011101001111000000000011001000001111000000000011011001011111000000000011,INIT_01=256'b01101110011111100000000001101110010111100000000001101100101111100000000001101010110111100000000001100100000111100000000001101110010111100000000001101100101111100000000001101111001111100000000001101100001111100000000001101101100111100000000001101110000,INIT_02=256'b01110011111000000000011001101101111000000000011001011101111000000000011001100001111000000000011001100101111000000000011001011101111000000000011001
1010011110000000000110010000011110000000000110110111011110000000000110110111111110000000000110110100111110000,INIT_03=256'b01101001100111100000000001101010101111100000000001101000110111100000000001100100000111100000000001101011001111100000000001101010010111100000000001101001111111100000000001101001101111100000000001101000101111100000000001101001101001101001111000000000011,INIT_04=256'b01101101100111100000000001101110000111100000000001101100001111100000000001101101001111100000000001101100100111100000000001101100101111100000000001101001101011000110000000100001100111100000000001100001100000000000000000011110000000000110100110011110000,INIT_05=256'b0110111111110000000000110110100111110000000000110111001111110000000000110111001011110000000000110110010111110000000000110101011011110000000000110010000011110000000000110111001011110000000000110110010111110000000000110111100111110000000000110110000111110000,INIT_06=256'b11110000000000110000101011110000000000110011100111110000000000110011011011110000000000110010111011110
00000000011001100001111000000000011001100101111000000000011001011101111000000000011001101001111000000000011001000001111000000000011011011101111000000000011,INIT_07=256'b01101101111111100000000001101101001111100000000001101110100111100000000001101110000111100000000001101001111111100000000001100100000111100000000001101110101111100000000001101101110111100000000001101100101111100000000001101001101111100000000001100001101,INIT_08=256'b0110110011110000000000110101000011110000000000110010000011110000000000110010100111110000000000110010111011110000000000110011000111110000000000110000110111110000000000110000101011110000000000110011101011110000000000110111001111110000000000110110111011110000,INIT_09=256'b1111000000000011011000011111000000000011011100111111000000000011011100111111000000000011011001011111000000000011010011011111000000000011001000001111000000000011011000011111000000000011001000001111000000000011011110011111000000000011011000011111000000000011,INIT_0A=256'b01101100011111100000000001101100101111100000000001
101010010111100000000001100100000111100000000001100101001111100000000001100101110111100000000001100110010111100000000001100001101111100000000001100001010111100000000001101100101111100000000001101100111,INIT_0B=256'b0110000111110000000000110111001111110000000000110111001111110000000000110110010111110000000000110100110111110000000000110010000011110000000000110110000111110000000000110010000011110000000000110110010011110000000000110111001011110000000000110110111111110000,INIT_0C=256'b1111000000000011011001011111000000000011010001001111000000000011001000001111000000000011001010011111000000000011001011101111000000000011001100111111000000000011000011011111000000000011000010101111000000000011011001011111000000000011011001111111000000000011,INIT_0D=256'b01101110011111100000000001101110011111100000000001101100101111100000000001101001101111100000000001100100000111100000000001101100001111100000000001100100000111100000000001101100101111100000000001101110100111100000000001101100101111100000000001101101100,INIT_0E=256'b0110
010111110000000000110100010011110000000000110010000011110000000000110010100111110000000000110010111011110000000000110011010011110000000000110000110111110000000000110000101011110000000000110110010111110000000000110110011111110000000000110110000111110000,INIT_0F=256'b1111000000000011010011011111000000000011001000001111000000000011011011001111000000000011011011001111000000000011011000011111000000000011001000001111000000000011011001011111000000000011011101001111000000000011011001011111000000000011011011001111000000000011,INIT_10=256'b01100101110111100000000001100110101111100000000001100001101111100000000001100001010111100000000001101110011111100000000001101100101111100000000001101100111111100000000001101100001111100000000001101110011111100000000001101110011111100000000001101100101,INIT_11=256'b0110111111110000000000110100001111110000000000110010000011110000000000110110010111110000000000110110110111110000000000110111010111110000000000110110110011110000000000110110111111110000000000110101011011110000000000110010000
011110000000000110010100111110000,INIT_12=256'b1111000000000011011100101111000000000011011101011111000000000011010000111111000000000011000011011111000000000011000010101111000000000011011011001111000000000011011011111111000000000011011100101111000000000011011101001111000000000011011011101111000000000011,INIT_13=256'b01101110100111100000000001101100011111100000000001101100101111100000000001101101100111100000000001101100101111100000000001101010011111100000000001100100000111100000000001101110100111100000000001101101110111100000000001101100101111100000000001101110010,INIT_14=256'b01100001101111100000000001100001010111100000000000100000100111111100000001111111011000000101111100000000001111101010000000011110000000000110010000011110000000000110011101011110000000000110110111011110000000000110110111111110000000000110110100111110000,INIT_15=256'b01101110111110000,INIT_16=256'b0,INIT_17=256'b0,INIT_18=256'b0,INIT_19=256'b0,INIT_1A=256'b0,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=2
56'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,INITP_00=256'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INITP_01=256'b0,INITP_02=256'b01101010101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0>.

Elaborating module
<RAMB16BWER(DATA_WIDTH_A=9,DOA_REG=0,EN_RSTRAM_A="FALSE",INIT_A=32'b0,RST_PRIORITY_A="CE",SRVAL_A=32'b0,WRITE_MODE_A="WRITE_FIRST",DATA_WIDTH_B=9,DOB_REG=0,EN_RSTRAM_B="FALSE",INIT_B=32'b0,RST_PRIORITY_B="CE",SRVAL_B=32'b0,WRITE_MODE_B="WRITE_FIRST",RSTTYPE="SYNC",INIT_FILE="NONE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_00=256'b01101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000,INIT_01=256'b0110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000,INIT_02=256'b01000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001
00000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011,INIT_03=256'b0110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000100110000001101101000,INIT_04=256'b0110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000100001001110100000001000000000110110100000001000000000000010100000000011011010000000100000000011,INIT_05=256'b0100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011,INIT_06=256'b011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000
01101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000,INIT_07=256'b0110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000,INIT_08=256'b0100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011,INIT_09=256'b01101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000,INIT_0A=256'b01101000000010000000001101101000000010000000001101101
00000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000,INIT_0B=256'b0100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011,INIT_0C=256'b01101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000,INIT_0D=256'b0110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000,INIT_0E=256'b01000
00000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011,INIT_0F=256'b01101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000,INIT_10=256'b0110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000,INIT_11=256'b01000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000
11011010000000100000000011,INIT_12=256'b01101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000000010000000001101101000,INIT_13=256'b0110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000000000110110100000001000,INIT_14=256'b0110100000001000000000110110100000001000000000111000001111101100100000111110110010000011111011001000001111101100100000111110110000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011011010000000100000000011,INIT_15=256'b01001100000011,INIT_16=256'b0,INIT_17=256'b0,INIT_18=256'b0,INIT_19=256'b0,INIT_1A=256'b0,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0
,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,INITP_00=256'b1011011011011011011011011011011011011011011011011011011011011011011011011011011011011011011011011011011011011011011010011001110110110110110110110110110110110111011011011011011011011011011011011011011011011011011011011011011011011011011011011011011011011011,INITP_01=256'b1101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101,INITP_02=256'b01
11011011010101010110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110110,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0>.

Elaborating module <ram_interface_wrapper>.

Elaborating module <ram_interface(C3_P0_MASK_SIZE=4,C3_P0_DATA_PORT_SIZE=32,C3_P1_MASK_SIZE=4,C3_P1_DATA_PORT_SIZE=32,DEBUG_EN=0,C3_MEMCLK_PERIOD=3333,C3_CALIB_SOFT_IP="TRUE",C3_SIMULATION="FALSE",C3_RST_ACT_LOW=0,C3_INPUT_CLK_TYPE="SINGLE_ENDED",C3_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C3_NUM_DQ_PINS=16,C3_MEM_ADDR_WIDTH=13,C3_MEM_BANKADDR_WIDTH=3)>.

Elaborating module <infrastructure(C_INCLK_PERIOD=32'sb010011100001111,C_RST_ACT_LOW=0,C_INPUT_CLK_TYPE="SINGLE_ENDED",C_CLKOUT0_DIVIDE=1,C_CLKOUT1_DIVIDE=1,C_CLKOUT2_DIVIDE=16,C_CLKOUT3_DIVIDE=8,C_CLKFBOUT_MULT=6,C_DIVCLK_DIVIDE=1)>.

Elaborating module <IBUFG>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKIN1_PERIOD=9.999,CLKIN2_PERIOD=9.999,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=1,CLKOUT2_DIVIDE=16,CLKOUT3_DIVIDE=8,CLKOUT4_DIVIDE=1,CLKOUT5_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=180.0,CLKOUT2_PHASE=0.0,CLKOUT3_PHASE=0.0,CLKOUT4_PHASE=0.0,CLKOUT5_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,SIM_DEVICE="SPARTAN6",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=6,CLKFBOUT_PHASE=0.0,REF_JITTER=0.005)>.

Elaborating module <BUFG>.

Elaborating module <BUFGCE>.

Elaborating module <BUFPLL_MCB>.

Elaborating module
<memc_wrapper(C_MEMCLK_PERIOD=3333,C_CALIB_SOFT_IP="TRUE",C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b0,C_ARB_TIME_SLOT_1=18'b0,C_ARB_TIME_SLOT_2=18'b0,C_ARB_TIME_SLOT_3=18'b0,C_ARB_TIME_SLOT_4=18'b0,C_ARB_TIME_SLOT_5=18'b0,C_ARB_TIME_SLOT_6=18'b0,C_ARB_TIME_SLOT_7=18'b0,C_ARB_TIME_SLOT_8=18'b0,C_ARB_TIME_SLOT_9=18'b0,C_ARB_TIME_SLOT_10=18'b0,C_ARB_TIME_SLOT_11=18'b0,C_ARB_ALGORITHM=0,C_PORT_ENABLE=6'b01,C_PORT_CONFIG="B32_B32_R32_R32_R32_R32",C_MEM_TRAS=45000,C_MEM_TRCD=12500,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=12500,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR2",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=4,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_CAS_LATENCY=6,C_MEM_DDR3_ODS="DIV6",C_MEM_DDR3_RTT="DIV2",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3
_AUTO_SR="ENABLED",C_MEM_MOBILE_PA_SR="FULL",C_MEM_MDDR_ODS="FULL",C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_P0_MASK_SIZE=4,C_P0_DATA_PORT_SIZE=32,C_P1_MASK_SIZE=4,C_P1_DATA_PORT_SIZE=32)>.

Elaborating module
<mcb_ui_top(C_MEMCLK_PERIOD=3333,C_PORT_ENABLE=6'b01,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_ARB_ALGORITHM=0,C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b0,C_ARB_TIME_SLOT_1=18'b0,C_ARB_TIME_SLOT_2=18'b0,C_ARB_TIME_SLOT_3=18'b0,C_ARB_TIME_SLOT_4=18'b0,C_ARB_TIME_SLOT_5=18'b0,C_ARB_TIME_SLOT_6=18'b0,C_ARB_TIME_SLOT_7=18'b0,C_ARB_TIME_SLOT_8=18'b0,C_ARB_TIME_SLOT_9=18'b0,C_ARB_TIME_SLOT_10=18'b0,C_ARB_TIME_SLOT_11=18'b0,C_PORT_CONFIG="B32_B32_R32_R32_R32_R32",C_MEM_TRAS=45000,C_MEM_TRCD=12500,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=12500,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR2",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=4,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR3_RTT="DIV2",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="EN
ABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=10'b1000010000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_MC_CALIBRATION_CA=12'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SIMULATION="FALSE",C_P0_MASK_SIZE=4,C_P0_DATA_PORT_SIZE=32,C_P1_MASK_SIZE=4,C_P1_DATA_PORT_SIZE=32,C_MCB_USE_EXTERNAL_BUFPLL=1)>.

Elaborating module
<mcb_raw_wrapper(C_MEMCLK_PERIOD=3333,C_PORT_ENABLE=6'b01,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_USR_INTERFACE_MODE="NATIVE",C_ARB_NUM_TIME_SLOTS=32'sb01100,C_ARB_TIME_SLOT_0=18'b111111111111111000,C_ARB_TIME_SLOT_1=18'b111111111111111000,C_ARB_TIME_SLOT_2=18'b111111111111111000,C_ARB_TIME_SLOT_3=18'b111111111111111000,C_ARB_TIME_SLOT_4=18'b111111111111111000,C_ARB_TIME_SLOT_5=18'b111111111111111000,C_ARB_TIME_SLOT_6=18'b111111111111111000,C_ARB_TIME_SLOT_7=18'b111111111111111000,C_ARB_TIME_SLOT_8=18'b111111111111111000,C_ARB_TIME_SLOT_9=18'b111111111111111000,C_ARB_TIME_SLOT_10=18'b111111111111111000,C_ARB_TIME_SLOT_11=18'b111111111111111000,C_PORT_CONFIG="B32_B32_R32_R32_R32_R32",C_MEM_TRAS=45000,C_MEM_TRCD=12500,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=12500,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR2",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=4,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_
SR="FULL",C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR3_RTT="DIV2",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CA=12'b0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELA
Y="HALF",C_P0_MASK_SIZE=4,C_P0_DATA_PORT_SIZE=32,C_P1_MASK_SIZE=4,C_P1_DATA_PORT_SIZE=32)>.
WARNING:HDLCompiler:872 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 688: Using initial value of allzero since it is never assigned

Elaborating module
<MCB(PORT_CONFIG="B32_B32_R32_R32_R32_R32",MEM_WIDTH=16,MEM_TYPE="DDR2",MEM_BURST_LEN=4,MEM_ADDR_ORDER="ROW_BANK_COLUMN",MEM_CAS_LATENCY=5,MEM_DDR3_CAS_LATENCY=6,MEM_DDR2_WRT_RECOVERY=32'sb0101,MEM_DDR3_WRT_RECOVERY=5,MEM_MOBILE_PA_SR="FULL",MEM_DDR1_2_ODS="FULL",MEM_DDR3_ODS="DIV6",MEM_DDR2_RTT="50OHMS",MEM_DDR3_RTT="DIV2",MEM_DDR3_ADD_LATENCY="OFF",MEM_DDR2_ADD_LATENCY=0,MEM_MOBILE_TC_SR=0,MEM_MDDR_ODS="FULL",MEM_DDR2_DIFF_DQS_EN="YES",MEM_DDR2_3_PA_SR="FULL",MEM_DDR3_CAS_WR_LATENCY=5,MEM_DDR3_AUTO_SR="ENABLED",MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",MEM_DDR3_DYN_WRT_ODT="OFF",MEM_RA_SIZE=13,MEM_BA_SIZE=3,MEM_CA_SIZE=10,MEM_RAS_VAL=32'sb01110,MEM_RCD_VAL=32'sb0100,MEM_REFI_VAL=32'sb0100100001100,MEM_RFC_VAL=32'sb0100111,MEM_RP_VAL=32'sb0100,MEM_WR_VAL=32'sb0101,MEM_RTP_VAL=32'sb011,MEM_WTR_VAL=32'sb011,CAL_BYPASS="NO",CAL_RA=16'b0,CAL_BA=3'b0,CAL_CA=12'b0,CAL_CLK_DIV=1,CAL_DELAY="HALF",ARB_NUM_TIME_SLOTS=32'sb01100,ARB_TIME_SLOT_0=18'b111111111111111000,ARB_TIME_SLOT_1=18'b111111111111111000,ARB_TIME_SLOT_2=18'b11
1111111111111000,ARB_TIME_SLOT_3=18'b111111111111111000,ARB_TIME_SLOT_4=18'b111111111111111000,ARB_TIME_SLOT_5=18'b111111111111111000,ARB_TIME_SLOT_6=18'b111111111111111000,ARB_TIME_SLOT_7=18'b111111111111111000,ARB_TIME_SLOT_8=18'b111111111111111000,ARB_TIME_SLOT_9=18'b111111111111111000,ARB_TIME_SLOT_10=18'b111111111111111000,ARB_TIME_SLOT_11=18'b111111111111111000)>.

Elaborating module <mcb_soft_calibration_top(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR2")>.

Elaborating module <mcb_soft_calibration(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR2")>.
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 407: Assignment to Half_MV_DU ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 409: Assignment to Half_MV_DD ignored, since the identifier is never used

Elaborating module <iodrp_controller>.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\iodrp_controller.v" Line 186: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <iodrp_mcb_controller>.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\iodrp_mcb_controller.v" Line 301: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\iodrp_mcb_controller.v" Line 312: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 442: Assignment to MCB_READ_DATA ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 726: Assignment to State_Start_DynCal_R1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 752: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 783: Assignment to MCB_UODATAVALID_U ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 942: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 946: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 992: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 996: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 997: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 998: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 999: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 1000: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 1001: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 829: Assignment to IODRPCTRLR_USE_BKST ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v" Line 219: Assignment to Max_Value ignored, since the identifier is never used

Elaborating module <IOBUF>.

Elaborating module <IODRP2>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=15)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=5)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="SLAVE",DATA_WIDTH=2)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <OBUFT>.

Elaborating module <OBUFTDS>.

Elaborating module <IOBUFDS>.

Elaborating module <PULLDOWN>.

Elaborating module <PULLUP>.
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 789: Assignment to sysclk_2x_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 790: Assignment to sysclk_2x_180_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 791: Assignment to pll_ce_0_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 792: Assignment to pll_ce_90_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 793: Assignment to pll_lock_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 986: Assignment to uo_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 987: Assignment to uo_data_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 989: Assignment to uo_cmd_ready_in ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 990: Assignment to uo_refrsh_flag ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 991: Assignment to uo_cal_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 992: Assignment to uo_sdo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 993: Assignment to status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1010: Assignment to s0_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1015: Assignment to s0_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1016: Assignment to s0_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1017: Assignment to s0_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1018: Assignment to s0_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1030: Assignment to s0_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1031: Assignment to s0_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1032: Assignment to s0_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1033: Assignment to s0_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1034: Assignment to s0_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1035: Assignment to s0_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1050: Assignment to s1_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1055: Assignment to s1_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1056: Assignment to s1_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1057: Assignment to s1_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1058: Assignment to s1_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1070: Assignment to s1_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1071: Assignment to s1_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1072: Assignment to s1_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1073: Assignment to s1_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1074: Assignment to s1_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1075: Assignment to s1_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1090: Assignment to s2_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1095: Assignment to s2_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1096: Assignment to s2_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1097: Assignment to s2_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1098: Assignment to s2_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1110: Assignment to s2_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1111: Assignment to s2_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1112: Assignment to s2_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1113: Assignment to s2_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1114: Assignment to s2_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1115: Assignment to s2_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1130: Assignment to s3_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1135: Assignment to s3_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1136: Assignment to s3_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1137: Assignment to s3_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1138: Assignment to s3_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1150: Assignment to s3_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1151: Assignment to s3_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1152: Assignment to s3_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1153: Assignment to s3_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1154: Assignment to s3_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1155: Assignment to s3_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1170: Assignment to s4_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1175: Assignment to s4_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1176: Assignment to s4_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1177: Assignment to s4_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1178: Assignment to s4_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1190: Assignment to s4_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1191: Assignment to s4_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1192: Assignment to s4_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1193: Assignment to s4_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1194: Assignment to s4_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1195: Assignment to s4_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1210: Assignment to s5_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1215: Assignment to s5_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1216: Assignment to s5_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1217: Assignment to s5_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1218: Assignment to s5_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1230: Assignment to s5_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1231: Assignment to s5_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1232: Assignment to s5_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1233: Assignment to s5_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1234: Assignment to s5_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 1235: Assignment to s5_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 437: Net <s0_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 438: Net <s0_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 439: Net <s0_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 440: Net <s0_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 441: Net <s0_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 442: Net <s0_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 443: Net <s0_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 444: Net <s0_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 445: Net <s0_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 446: Net <s0_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 447: Net <s0_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 448: Net <s0_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 450: Net <s0_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 451: Net <s0_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 452: Net <s0_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 453: Net <s0_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 458: Net <s0_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 459: Net <s0_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 460: Net <s0_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 461: Net <s0_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 462: Net <s0_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 463: Net <s0_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 464: Net <s0_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 465: Net <s0_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 466: Net <s0_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 467: Net <s0_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 468: Net <s0_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 475: Net <s0_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 477: Net <s1_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 478: Net <s1_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 479: Net <s1_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 480: Net <s1_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 481: Net <s1_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 482: Net <s1_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 483: Net <s1_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 484: Net <s1_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 485: Net <s1_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 486: Net <s1_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 487: Net <s1_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 488: Net <s1_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 490: Net <s1_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 491: Net <s1_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 492: Net <s1_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 493: Net <s1_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 498: Net <s1_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 499: Net <s1_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 500: Net <s1_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 501: Net <s1_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 502: Net <s1_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 503: Net <s1_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 504: Net <s1_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 505: Net <s1_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 506: Net <s1_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 507: Net <s1_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 508: Net <s1_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 515: Net <s1_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 517: Net <s2_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 518: Net <s2_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 519: Net <s2_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 520: Net <s2_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 521: Net <s2_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 522: Net <s2_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 523: Net <s2_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 524: Net <s2_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 525: Net <s2_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 526: Net <s2_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 527: Net <s2_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 528: Net <s2_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 530: Net <s2_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 531: Net <s2_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 532: Net <s2_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 533: Net <s2_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 538: Net <s2_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 539: Net <s2_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 540: Net <s2_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 541: Net <s2_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 542: Net <s2_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 543: Net <s2_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 544: Net <s2_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 545: Net <s2_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 546: Net <s2_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 547: Net <s2_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 548: Net <s2_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 555: Net <s2_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 557: Net <s3_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 558: Net <s3_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 559: Net <s3_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 560: Net <s3_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 561: Net <s3_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 562: Net <s3_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 563: Net <s3_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 564: Net <s3_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 565: Net <s3_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 566: Net <s3_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 567: Net <s3_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 568: Net <s3_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 570: Net <s3_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 571: Net <s3_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 572: Net <s3_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 573: Net <s3_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 578: Net <s3_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 579: Net <s3_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 580: Net <s3_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 581: Net <s3_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 582: Net <s3_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 583: Net <s3_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 584: Net <s3_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 585: Net <s3_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 586: Net <s3_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 587: Net <s3_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 588: Net <s3_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 595: Net <s3_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 597: Net <s4_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 598: Net <s4_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 599: Net <s4_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 600: Net <s4_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 601: Net <s4_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 602: Net <s4_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 603: Net <s4_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 604: Net <s4_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 605: Net <s4_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 606: Net <s4_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 607: Net <s4_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 608: Net <s4_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 610: Net <s4_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 611: Net <s4_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 612: Net <s4_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 613: Net <s4_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 618: Net <s4_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 619: Net <s4_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 620: Net <s4_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 621: Net <s4_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 622: Net <s4_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 623: Net <s4_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 624: Net <s4_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 625: Net <s4_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 626: Net <s4_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 627: Net <s4_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 628: Net <s4_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 635: Net <s4_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 637: Net <s5_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 638: Net <s5_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 639: Net <s5_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 640: Net <s5_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 641: Net <s5_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 642: Net <s5_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 643: Net <s5_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 644: Net <s5_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 645: Net <s5_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 646: Net <s5_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 647: Net <s5_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 648: Net <s5_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 650: Net <s5_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 651: Net <s5_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 652: Net <s5_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 653: Net <s5_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 658: Net <s5_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 659: Net <s5_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 660: Net <s5_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 661: Net <s5_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 662: Net <s5_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 663: Net <s5_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 664: Net <s5_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 665: Net <s5_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 666: Net <s5_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 667: Net <s5_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 668: Net <s5_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" Line 675: Net <s5_axi_rready> does not have a driver.
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 600: Assignment to c3_p1_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 601: Assignment to c3_p1_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 608: Assignment to c3_p1_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 609: Assignment to c3_p1_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 610: Assignment to c3_p1_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 611: Assignment to c3_p1_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 612: Assignment to c3_p1_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 617: Assignment to c3_p1_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 618: Assignment to c3_p1_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 619: Assignment to c3_p1_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 620: Assignment to c3_p1_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 621: Assignment to c3_p1_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 622: Assignment to c3_p1_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 631: Assignment to c3_p2_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 632: Assignment to c3_p2_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 639: Assignment to c3_p2_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 640: Assignment to c3_p2_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 641: Assignment to c3_p2_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 642: Assignment to c3_p2_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 643: Assignment to c3_p2_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 648: Assignment to c3_p2_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 649: Assignment to c3_p2_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 650: Assignment to c3_p2_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 651: Assignment to c3_p2_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 652: Assignment to c3_p2_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 653: Assignment to c3_p2_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 662: Assignment to c3_p3_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 663: Assignment to c3_p3_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 670: Assignment to c3_p3_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 671: Assignment to c3_p3_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 672: Assignment to c3_p3_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 673: Assignment to c3_p3_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 674: Assignment to c3_p3_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 679: Assignment to c3_p3_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 680: Assignment to c3_p3_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 681: Assignment to c3_p3_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 682: Assignment to c3_p3_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 683: Assignment to c3_p3_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 684: Assignment to c3_p3_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 693: Assignment to c3_p4_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 694: Assignment to c3_p4_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 701: Assignment to c3_p4_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 702: Assignment to c3_p4_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 703: Assignment to c3_p4_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 704: Assignment to c3_p4_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 705: Assignment to c3_p4_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 710: Assignment to c3_p4_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 711: Assignment to c3_p4_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 712: Assignment to c3_p4_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 713: Assignment to c3_p4_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 714: Assignment to c3_p4_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 715: Assignment to c3_p4_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 724: Assignment to c3_p5_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 725: Assignment to c3_p5_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 732: Assignment to c3_p5_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 733: Assignment to c3_p5_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 734: Assignment to c3_p5_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 735: Assignment to c3_p5_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 736: Assignment to c3_p5_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 741: Assignment to c3_p5_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 742: Assignment to c3_p5_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 743: Assignment to c3_p5_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 744: Assignment to c3_p5_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 745: Assignment to c3_p5_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 746: Assignment to c3_p5_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 749: Assignment to c3_selfrefresh_mode ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 268: Net <c3_p1_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 269: Net <c3_p1_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 270: Net <c3_p1_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 271: Net <c3_p1_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 272: Net <c3_p1_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 275: Net <c3_p1_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 276: Net <c3_p1_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 277: Net <c3_p1_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 278: Net <c3_p1_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 284: Net <c3_p1_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 285: Net <c3_p1_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 292: Net <c3_p2_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 293: Net <c3_p2_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 294: Net <c3_p2_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 295: Net <c3_p2_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 296: Net <c3_p2_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 299: Net <c3_p2_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 300: Net <c3_p2_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 301: Net <c3_p2_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 302: Net <c3_p2_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 308: Net <c3_p2_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 309: Net <c3_p2_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 316: Net <c3_p3_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 317: Net <c3_p3_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 318: Net <c3_p3_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 319: Net <c3_p3_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 320: Net <c3_p3_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 323: Net <c3_p3_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 324: Net <c3_p3_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 325: Net <c3_p3_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 326: Net <c3_p3_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 332: Net <c3_p3_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 333: Net <c3_p3_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 340: Net <c3_p4_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 341: Net <c3_p4_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 342: Net <c3_p4_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 343: Net <c3_p4_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 344: Net <c3_p4_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 347: Net <c3_p4_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 348: Net <c3_p4_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 349: Net <c3_p4_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 350: Net <c3_p4_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 356: Net <c3_p4_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 357: Net <c3_p4_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 364: Net <c3_p5_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 365: Net <c3_p5_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 366: Net <c3_p5_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 367: Net <c3_p5_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 368: Net <c3_p5_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 371: Net <c3_p5_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 372: Net <c3_p5_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 373: Net <c3_p5_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 374: Net <c3_p5_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 380: Net <c3_p5_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" Line 381: Net <c3_p5_rd_en> does not have a driver.
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" Line 180: Assignment to c3_p0_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" Line 181: Assignment to c3_p0_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" Line 189: Assignment to c3_p0_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" Line 190: Assignment to c3_p0_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" Line 191: Assignment to c3_p0_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" Line 192: Assignment to c3_p0_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" Line 193: Assignment to c3_p0_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" Line 199: Assignment to c3_p0_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" Line 200: Assignment to c3_p0_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" Line 202: Assignment to c3_p0_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" Line 203: Assignment to c3_p0_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 286: Size mismatch in connection of port <reset>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1016 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\sockit_top.v" Line 84: Port volume_control is not connected to this instance

Elaborating module <sockit_top>.
Going to vhdl side to elaborate module clk_wiz_v3_6

Elaborating entity <clk_wiz_v3_6> (architecture <xilinx>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <i2c_av_config>.

Elaborating module <i2c_controller>.
WARNING:HDLCompiler:189 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\sockit_top.v" Line 77: Size mismatch in connection of port <status>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\sockit_top.v" Line 77: Assignment to LED ignored, since the identifier is never used

Elaborating module <audio_codec>.
WARNING:HDLCompiler:552 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\sockit_top.v" Line 84: Input port volume_control[3] is not connected on this instance
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 363: Assignment to main ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 477: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 484: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 502: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 509: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 527: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 534: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 552: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 559: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 577: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 584: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 606: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 620: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 634: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 648: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 662: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 678: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 694: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 708: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 722: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 736: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 750: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 762: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 764: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 465: Assignment to curr_state ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" Line 121: Net <uart_reset> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <controller>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v".
WARNING:Xst:647 - Input <OSC_100MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" line 266: Output port <interrupt_ack> of the instance <CPU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\controller.v" line 279: Output port <ledRAM> of the instance <RAMWrapper> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <pb_in_port>.
    Found 1-bit register for signal <read_from_uart>.
    Found 1-bit register for signal <play>.
    Found 1-bit register for signal <record>.
    Found 1-bit register for signal <delone>.
    Found 1-bit register for signal <delall>.
    Found 1-bit register for signal <play_1>.
    Found 1-bit register for signal <LED>.
    Found 1-bit register for signal <play_2>.
    Found 1-bit register for signal <play_3>.
    Found 1-bit register for signal <play_4>.
    Found 1-bit register for signal <play_5>.
    Found 1-bit register for signal <delone_1>.
    Found 1-bit register for signal <delone_2>.
    Found 1-bit register for signal <delone_3>.
    Found 1-bit register for signal <delone_4>.
    Found 1-bit register for signal <delone_5>.
    Found 1-bit register for signal <record_1>.
    Found 1-bit register for signal <record_2>.
    Found 1-bit register for signal <record_3>.
    Found 1-bit register for signal <record_4>.
    Found 1-bit register for signal <record_5>.
    Found 1-bit register for signal <tmpData>.
    Found 1-bit register for signal <s_req_check>.
    Found 1-bit register for signal <s_end_check>.
    Found 1-bit register for signal <reqRead>.
    Found 26-bit register for signal <address>.
    Found 1-bit register for signal <read_state>.
    Found 1-bit register for signal <ackRead>.
    Found 16-bit register for signal <audio_out>.
    Found 1-bit register for signal <enableWrite>.
    Found 16-bit register for signal <RAMin>.
    Found 26-bit adder for signal <address[25]_GND_1_o_add_173_OUT> created at line 750.
    Found 8-bit 13-to-1 multiplexer for signal <_n0478> created at line 371.
    Found 26-bit comparator greater for signal <n0121> created at line 474
    Found 26-bit comparator greater for signal <n0130> created at line 499
    Found 26-bit comparator greater for signal <n0139> created at line 524
    Found 26-bit comparator greater for signal <n0148> created at line 549
    Found 26-bit comparator greater for signal <n0157> created at line 574
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  94 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  40 Multiplexer(s).
Unit <controller> synthesized.

Synthesizing Unit <rs232_uart>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\rs232_uart.v".
        MAX_BAUD_COUNT = 651
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\rs232_uart.v" line 79: Output port <buffer_data_present> of the instance <transmitter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\rs232_uart.v" line 79: Output port <buffer_half_full> of the instance <transmitter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\rs232_uart.v" line 92: Output port <buffer_half_full> of the instance <receiver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\rs232_uart.v" line 92: Output port <buffer_full> of the instance <receiver> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <en_16_x_baud>.
    Found 13-bit register for signal <baud_count>.
    Found 13-bit adder for signal <baud_count[12]_GND_2_o_add_2_OUT> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <rs232_uart> synthesized.

Synthesizing Unit <uart_tx6>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\uart_tx6.v".
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[0].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[0].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[1].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[1].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[2].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[2].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[3].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[3].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[4].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[4].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[5].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[5].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[6].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[6].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[7].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[7].storage_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer3_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer3_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer2_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer2_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer01_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer1_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer0_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <data_present_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <data_present_flop>.
    Set property "HBLKNM = UART_TX6_4" for instance <full_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <lsb_data_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <msb_data_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <serial_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <serial_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm0_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm0_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm1_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm1_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm2_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm2_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm3_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm3_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div01_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <div0_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div1_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div23_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <div2_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div3_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <next_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <next_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <read_flop>.
    Summary:
	no macro.
Unit <uart_tx6> synthesized.

Synthesizing Unit <uart_rx6>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\uart_rx6.v".
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[0].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[1].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[2].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[3].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[4].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[5].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[6].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[7].storage_srl>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer3_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer3_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer2_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer2_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer01_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer1_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer0_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <data_present_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <data_present_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <full_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_dly_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <stop_bit_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <buffer_write_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <stop_bit_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data01_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data0_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data1_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data23_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data2_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data3_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data45_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data4_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data5_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data67_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data6_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data7_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <run_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <run_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <start_bit_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <start_bit_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div01_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <div0_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div1_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div23_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <div2_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div3_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <sample_input_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <sample_input_flop>.
    Summary:
	no macro.
Unit <uart_rx6> synthesized.

Synthesizing Unit <clkwiz>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\clkwiz.v".
    Summary:
	no macro.
Unit <clkwiz> synthesized.

Synthesizing Unit <picoblaze>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\picoblaze.v".
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\picoblaze.v" line 68: Output port <k_write_strobe> of the instance <pblaze_cpu> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <picoblaze> synthesized.

Synthesizing Unit <kcpsm6>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\kcpsm6.v".
        hwbuild = 8'b00000000
        interrupt_vector = 12'b001111111111
        scratch_pad_memory_size = 64
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <reset_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <run_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <internal_reset_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_sleep_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state1_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state2_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <int_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <interrupt_ack_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <pc_move_is_valid_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <move_type_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode1_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode2_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <push_pop_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode0_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_mux_sel0_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_decode1_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_mux_sel1_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode2_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <flag_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <k_write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <regbank_type_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <sx_addr4_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_xorcy>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <lower_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <upper_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_xorcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <init_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[0].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[0].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[1].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[2].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[2].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[3].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[4].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[4].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[5].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[6].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[6].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[7].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[8].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[8].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[9].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[10].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[10].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[11].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_zero_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shadow_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_bank_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_bit_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_ram_low>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <stack_ram_high>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[0].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[0].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <data_path_loop[0].lsb_shift_rotate.shift_bit_lut>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].lsb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[0].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[1].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[1].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[1].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[2].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[2].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[2].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[2].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[3].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[3].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[3].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[4].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[4].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[4].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[5].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[5].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[5].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[6].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[6].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].msb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[6].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[6].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[7].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[7].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[7].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_REG0" for instance <lower_reg_banks>.
    Set property "HBLKNM = KCPSM6_REG1" for instance <upper_reg_banks>.
    Summary:
	no macro.
Unit <kcpsm6> synthesized.

Synthesizing Unit <program>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\program.v".
    Summary:
	no macro.
Unit <program> synthesized.

Synthesizing Unit <ram_interface_wrapper>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v".
        DATA_BYTE_WIDTH = 2
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" line 129: Output port <c3_p0_wr_count> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" line 129: Output port <c3_rst0> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" line 129: Output port <c3_p0_cmd_empty> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" line 129: Output port <c3_p0_cmd_full> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" line 129: Output port <c3_p0_wr_full> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" line 129: Output port <c3_p0_wr_empty> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" line 129: Output port <c3_p0_wr_underrun> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" line 129: Output port <c3_p0_wr_error> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" line 129: Output port <c3_p0_rd_full> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" line 129: Output port <c3_p0_rd_empty> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" line 129: Output port <c3_p0_rd_overflow> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ram_interface_wrapper.v" line 129: Output port <c3_p0_rd_error> of the instance <u_memory_interface> is unconnected or connected to loadless signal.
    Found 7-bit comparator greater for signal <rd_data_pres> created at line 206
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ram_interface_wrapper> synthesized.

Synthesizing Unit <ram_interface>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v".
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        DEBUG_EN = 0
        C3_MEMCLK_PERIOD = 3333
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p1_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p1_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p1_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p2_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p2_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p2_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p3_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p3_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p3_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p4_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p4_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p4_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p5_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p5_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p5_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <mcbx_dram_ddr3_rst> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p1_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p1_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p1_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p1_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p1_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p1_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p1_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p1_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p1_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p1_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p2_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p2_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p2_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p2_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p2_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p2_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p2_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p2_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p2_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p2_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p3_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p3_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p3_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p3_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p3_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p3_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p3_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p3_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p3_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p3_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p4_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p4_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p4_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p4_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p4_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p4_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p4_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p4_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p4_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p4_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p5_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p5_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p5_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p5_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p5_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p5_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p5_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p5_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p5_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\ram_interface.v" line 519: Output port <p5_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <c3_p1_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ram_interface> synthesized.

Synthesizing Unit <infrastructure>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\infrastructure.v".
        C_INCLK_PERIOD = 9999
        C_RST_ACT_LOW = 0
        C_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C_CLKOUT0_DIVIDE = 1
        C_CLKOUT1_DIVIDE = 1
        C_CLKOUT2_DIVIDE = 16
        C_CLKOUT3_DIVIDE = 8
        C_CLKFBOUT_MULT = 6
        C_DIVCLK_DIVIDE = 1
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <infrastructure> synthesized.

Synthesizing Unit <memc_wrapper>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v".
        C_MEMCLK_PERIOD = 3333
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_PORT_ENABLE = 6'b000001
        C_PORT_CONFIG = "B32_B32_R32_R32_R32_R32"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000000000000
        C_ARB_TIME_SLOT_1 = 18'b000000000000000000
        C_ARB_TIME_SLOT_2 = 18'b000000000000000000
        C_ARB_TIME_SLOT_3 = 18'b000000000000000000
        C_ARB_TIME_SLOT_4 = 18'b000000000000000000
        C_ARB_TIME_SLOT_5 = 18'b000000000000000000
        C_ARB_TIME_SLOT_6 = 18'b000000000000000000
        C_ARB_TIME_SLOT_7 = 18'b000000000000000000
        C_ARB_TIME_SLOT_8 = 18'b000000000000000000
        C_ARB_TIME_SLOT_9 = 18'b000000000000000000
        C_ARB_TIME_SLOT_10 = 18'b000000000000000000
        C_ARB_TIME_SLOT_11 = 18'b000000000000000000
        C_MEM_TRAS = 45000
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MC_CALIB_BYPASS = "NO"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_CALIB_SOFT_IP = "TRUE"
        C_SIMULATION = "FALSE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <uo_data> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <status> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <sysclk_2x_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <sysclk_2x_180_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <pll_ce_0_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <pll_ce_90_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <pll_lock_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <uo_data_valid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <uo_cmd_ready_in> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <uo_refrsh_flag> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <uo_cal_start> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <uo_sdo> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <s0_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <memc_wrapper> synthesized.

Synthesizing Unit <mcb_ui_top>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_ui_top.v".
        C_MEMCLK_PERIOD = 3333
        C_PORT_ENABLE = 6'b000001
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000000000000
        C_ARB_TIME_SLOT_1 = 18'b000000000000000000
        C_ARB_TIME_SLOT_2 = 18'b000000000000000000
        C_ARB_TIME_SLOT_3 = 18'b000000000000000000
        C_ARB_TIME_SLOT_4 = 18'b000000000000000000
        C_ARB_TIME_SLOT_5 = 18'b000000000000000000
        C_ARB_TIME_SLOT_6 = 18'b000000000000000000
        C_ARB_TIME_SLOT_7 = 18'b000000000000000000
        C_ARB_TIME_SLOT_8 = 18'b000000000000000000
        C_ARB_TIME_SLOT_9 = 18'b000000000000000000
        C_ARB_TIME_SLOT_10 = 18'b000000000000000000
        C_ARB_TIME_SLOT_11 = 18'b000000000000000000
        C_PORT_CONFIG = "B32_B32_R32_R32_R32_R32"
        C_MEM_TRAS = 45000
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 10'b1000010000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 3'b000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_SIMULATION = "FALSE"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_MCB_USE_EXTERNAL_BUFPLL = 1
        C_S0_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S0_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S0_AXI_ENABLE = 0
        C_S0_AXI_ID_WIDTH = 4
        C_S0_AXI_ADDR_WIDTH = 64
        C_S0_AXI_DATA_WIDTH = 32
        C_S0_AXI_SUPPORTS_READ = 1
        C_S0_AXI_SUPPORTS_WRITE = 1
        C_S0_AXI_SUPPORTS_NARROW_BURST = 1
        C_S0_AXI_REG_EN0 = 20'b00000000000000000000
        C_S0_AXI_REG_EN1 = 20'b00000001000000000000
        C_S0_AXI_STRICT_COHERENCY = 1
        C_S0_AXI_ENABLE_AP = 0
        C_S1_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_ENABLE = 0
        C_S1_AXI_ID_WIDTH = 4
        C_S1_AXI_ADDR_WIDTH = 64
        C_S1_AXI_DATA_WIDTH = 32
        C_S1_AXI_SUPPORTS_READ = 1
        C_S1_AXI_SUPPORTS_WRITE = 1
        C_S1_AXI_SUPPORTS_NARROW_BURST = 1
        C_S1_AXI_REG_EN0 = 20'b00000000000000000000
        C_S1_AXI_REG_EN1 = 20'b00000001000000000000
        C_S1_AXI_STRICT_COHERENCY = 1
        C_S1_AXI_ENABLE_AP = 0
        C_S2_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_ENABLE = 0
        C_S2_AXI_ID_WIDTH = 4
        C_S2_AXI_ADDR_WIDTH = 64
        C_S2_AXI_DATA_WIDTH = 32
        C_S2_AXI_SUPPORTS_READ = 1
        C_S2_AXI_SUPPORTS_WRITE = 1
        C_S2_AXI_SUPPORTS_NARROW_BURST = 1
        C_S2_AXI_REG_EN0 = 20'b00000000000000000000
        C_S2_AXI_REG_EN1 = 20'b00000001000000000000
        C_S2_AXI_STRICT_COHERENCY = 1
        C_S2_AXI_ENABLE_AP = 0
        C_S3_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_ENABLE = 0
        C_S3_AXI_ID_WIDTH = 4
        C_S3_AXI_ADDR_WIDTH = 64
        C_S3_AXI_DATA_WIDTH = 32
        C_S3_AXI_SUPPORTS_READ = 1
        C_S3_AXI_SUPPORTS_WRITE = 1
        C_S3_AXI_SUPPORTS_NARROW_BURST = 1
        C_S3_AXI_REG_EN0 = 20'b00000000000000000000
        C_S3_AXI_REG_EN1 = 20'b00000001000000000000
        C_S3_AXI_STRICT_COHERENCY = 1
        C_S3_AXI_ENABLE_AP = 0
        C_S4_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_ENABLE = 0
        C_S4_AXI_ID_WIDTH = 4
        C_S4_AXI_ADDR_WIDTH = 64
        C_S4_AXI_DATA_WIDTH = 32
        C_S4_AXI_SUPPORTS_READ = 1
        C_S4_AXI_SUPPORTS_WRITE = 1
        C_S4_AXI_SUPPORTS_NARROW_BURST = 1
        C_S4_AXI_REG_EN0 = 20'b00000000000000000000
        C_S4_AXI_REG_EN1 = 20'b00000001000000000000
        C_S4_AXI_STRICT_COHERENCY = 1
        C_S4_AXI_ENABLE_AP = 0
        C_S5_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_ENABLE = 0
        C_S5_AXI_ID_WIDTH = 4
        C_S5_AXI_ADDR_WIDTH = 64
        C_S5_AXI_DATA_WIDTH = 32
        C_S5_AXI_SUPPORTS_READ = 1
        C_S5_AXI_SUPPORTS_WRITE = 1
        C_S5_AXI_SUPPORTS_NARROW_BURST = 1
        C_S5_AXI_REG_EN0 = 20'b00000000000000000000
        C_S5_AXI_REG_EN1 = 20'b00000001000000000000
        C_S5_AXI_STRICT_COHERENCY = 1
        C_S5_AXI_ENABLE_AP = 0
WARNING:Xst:647 - Input <s0_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <s0_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mcb_ui_top> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_raw_wrapper.v".
        C_MEMCLK_PERIOD = 3333
        C_PORT_ENABLE = 6'b000001
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b111111111111111000
        C_ARB_TIME_SLOT_1 = 18'b111111111111111000
        C_ARB_TIME_SLOT_2 = 18'b111111111111111000
        C_ARB_TIME_SLOT_3 = 18'b111111111111111000
        C_ARB_TIME_SLOT_4 = 18'b111111111111111000
        C_ARB_TIME_SLOT_5 = 18'b111111111111111000
        C_ARB_TIME_SLOT_6 = 18'b111111111111111000
        C_ARB_TIME_SLOT_7 = 18'b111111111111111000
        C_ARB_TIME_SLOT_8 = 18'b111111111111111000
        C_ARB_TIME_SLOT_9 = 18'b111111111111111000
        C_ARB_TIME_SLOT_10 = 18'b111111111111111000
        C_ARB_TIME_SLOT_11 = 18'b111111111111111000
        C_PORT_CONFIG = "B32_B32_R32_R32_R32_R32"
        C_MEM_TRAS = 45000
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 3'b000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mcbx_dram_ddr3_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <normal_operation_window>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v".
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v" line 172: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v".
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_MEM_TYPE = "DDR2"
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "syn_maxfan = 1" for signal <Active_IODRP>.
    Set property "MAX_FANOUT = 1" for signal <Active_IODRP>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
    Set property "syn_maxfan = 5" for signal <Pre_SYSRST>.
    Set property "MAX_FANOUT = 5" for signal <Pre_SYSRST>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" line 422: Output port <DRP_BKST> of the instance <iodrp_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\mcb_soft_calibration.v" line 439: Output port <read_data> of the instance <iodrp_mcb_controller> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Found 1-bit register for signal <CKE_Train>.
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 135                                            |
    | Inputs             | 26                                             |
    | Outputs            | 29                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 406.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 408.
    Found 7-bit subtractor for signal <GND_92_o_GND_92_o_sub_64_OUT> created at line 946.
    Found 8-bit subtractor for signal <GND_92_o_GND_92_o_sub_99_OUT> created at line 1001.
    Found 8-bit subtractor for signal <DQS_DELAY[7]_GND_92_o_sub_229_OUT> created at line 1500.
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_92_o_add_12_OUT> created at line 511.
    Found 10-bit adder for signal <RstCounter[9]_GND_92_o_add_17_OUT> created at line 568.
    Found 8-bit adder for signal <WaitTimer[7]_GND_92_o_add_38_OUT> created at line 752.
    Found 6-bit adder for signal <count[5]_GND_92_o_add_47_OUT> created at line 775.
    Found 6-bit adder for signal <P_Term[5]_GND_92_o_add_62_OUT> created at line 942.
    Found 10-bit adder for signal <n0705[9:0]> created at line 471.
    Found 11-bit adder for signal <n0708[10:0]> created at line 471.
    Found 12-bit adder for signal <n0711[11:0]> created at line 471.
    Found 7-bit adder for signal <N_Term[6]_GND_92_o_add_76_OUT> created at line 992.
    Found 8-bit adder for signal <n0731[7:0]> created at line 471.
    Found 9-bit adder for signal <n0734[8:0]> created at line 471.
    Found 10-bit adder for signal <n0737[9:0]> created at line 471.
    Found 11-bit adder for signal <n0740[10:0]> created at line 471.
    Found 12-bit adder for signal <n0743[11:0]> created at line 471.
    Found 10-bit adder for signal <n0755[9:0]> created at line 471.
    Found 11-bit adder for signal <n0758[10:0]> created at line 471.
    Found 12-bit adder for signal <n0761[11:0]> created at line 471.
    Found 13-bit adder for signal <n0764[12:0]> created at line 471.
    Found 14-bit adder for signal <n0767[13:0]> created at line 471.
    Found 10-bit adder for signal <n0773> created at line 471.
    Found 8-bit adder for signal <counter_inc[7]_GND_92_o_add_211_OUT> created at line 1470.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_92_o_add_214_OUT> created at line 1475.
    Found 8-bit adder for signal <counter_dec[7]_GND_92_o_add_225_OUT> created at line 1495.
    Found 15-bit adder for signal <_n0867> created at line 471.
    Found 15-bit adder for signal <n0476> created at line 471.
    Found 13-bit adder for signal <_n0872> created at line 471.
    Found 13-bit adder for signal <n0484> created at line 471.
    Found 13-bit adder for signal <_n0877> created at line 471.
    Found 13-bit adder for signal <n0466> created at line 471.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 795.
    Found 10-bit comparator greater for signal <RstCounter[9]_PWR_91_o_LessThan_17_o> created at line 566
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 763
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 764
    Found 6-bit comparator equal for signal <n0153> created at line 1008
    Found 7-bit comparator equal for signal <n0162> created at line 1041
    Found 6-bit comparator greater for signal <count[5]_PWR_91_o_LessThan_189_o> created at line 1412
    Found 8-bit comparator greater for signal <Max_Value[7]_Max_Value_Previous[7]_LessThan_195_o> created at line 1444
    Found 8-bit comparator greater for signal <n0242> created at line 1444
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o> created at line 1449
    Found 8-bit comparator greater for signal <n0246> created at line 1449
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o> created at line 1472
    Found 8-bit comparator lessequal for signal <n0260> created at line 1472
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o> created at line 1497
    Found 8-bit comparator lessequal for signal <n0278> created at line 1497
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred 210 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  44 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\iodrp_controller.v".
    Set property "FSM_ENCODING = one-hot" for signal <state>.
    Set property "FSM_ENCODING = one-hot" for signal <nextstate>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_93_o_add_15_OUT> created at line 186.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\ram_interface\user_design\rtl\mcb_controller\iodrp_mcb_controller.v".
    Set property "FSM_ENCODING = GRAY" for signal <state>.
    Set property "FSM_ENCODING = GRAY" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | GRAY                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_94_o_add_16_OUT> created at line 301.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <sockit_top>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\sockit_top.v".
WARNING:Xst:2898 - Port 'volume_control', unconnected in block instance 'ac', is tied to GND.
WARNING:Xst:647 - Input <KEY<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\sockit_top.v" line 63: Output port <CLK_OUT3> of the instance <pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\sockit_top.v" line 72: Output port <status> of the instance <av_config> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sockit_top> synthesized.

Synthesizing Unit <clk_wiz_v3_6>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\ipcore_dir\clk_wiz_v3_6.vhd".
    Summary:
	no macro.
Unit <clk_wiz_v3_6> synthesized.

Synthesizing Unit <i2c_av_config>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\i2c_av_config.v".
        LAST_INDEX = 4'b1010
    Found 1-bit register for signal <i2c_start>.
    Found 2-bit register for signal <control_state>.
    Found 24-bit register for signal <i2c_data>.
    Found 4-bit register for signal <lut_index>.
    Found finite state machine <FSM_3> for signal <control_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <lut_index[3]_GND_138_o_add_4_OUT> created at line 73.
    Found 16x24-bit Read Only RAM for signal <n0040>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_av_config> synthesized.

Synthesizing Unit <i2c_controller>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\i2c_controller.v".
        LAST_STAGE = 5'b11101
    Found 5-bit register for signal <stage>.
    Found 1-bit register for signal <clock_en>.
    Found 1-bit register for signal <sdat>.
    Found 3-bit register for signal <acks>.
    Found 24-bit register for signal <data>.
    Found 7-bit register for signal <sclk_divider>.
    Found 5-bit adder for signal <stage[4]_GND_139_o_add_6_OUT> created at line 50.
    Found 7-bit adder for signal <sclk_divider[6]_GND_139_o_add_17_OUT> created at line 63.
    Found 1-bit tristate buffer for signal <i2c_sdat> created at line 28
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  29 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <i2c_controller> synthesized.

Synthesizing Unit <audio_codec>.
    Related source file is "C:\Users\thomasbivins\Desktop\Projects\CDA4203L-TeamLGSB\Final Project\Final_FSM\audio_codec.v".
    Found 2-bit register for signal <bclk_divider>.
    Found 16-bit register for signal <shift_out>.
    Found 16-bit register for signal <shift_in>.
    Found 16-bit register for signal <shift_temp>.
    Found 8-bit register for signal <lrck_divider>.
    Found 8-bit adder for signal <lrck_divider[7]_GND_141_o_add_1_OUT> created at line 38.
    Found 2-bit adder for signal <bclk_divider[1]_GND_141_o_add_2_OUT> created at line 39.
    Found 16x4-bit multiplier for signal <n0044> created at line 45.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <audio_codec> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x24-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 1
 16x4-bit multiplier                                   : 1
# Adders/Subtractors                                   : 42
 10-bit adder                                          : 5
 11-bit adder                                          : 3
 12-bit adder                                          : 3
 13-bit adder                                          : 6
 14-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 2
 7-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit adder                                           : 5
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 1
# Registers                                            : 136
 1-bit register                                        : 85
 10-bit register                                       : 1
 13-bit register                                       : 1
 16-bit register                                       : 6
 2-bit register                                        : 2
 24-bit register                                       : 2
 25-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 2
 5-bit register                                        : 2
 6-bit register                                        : 5
 7-bit register                                        : 5
 8-bit register                                        : 20
# Comparators                                          : 20
 10-bit comparator greater                             : 1
 26-bit comparator greater                             : 5
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 126
 1-bit 2-to-1 multiplexer                              : 81
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 6
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 26
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> in Unit <mcb_soft_calibration_inst> is equivalent to the following 3 FFs/Latches, which will be removed : <IODRPCTRLR_MEMCELL_ADDR_4> <IODRPCTRLR_MEMCELL_ADDR_5> <IODRPCTRLR_MEMCELL_ADDR_6> 
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <mcb_raw_wrapper_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_1> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_2> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_3> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_4> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_5> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_6> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_7> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_8> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_9> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_10> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_11> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_12> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_13> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_14> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_out_15> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <audio_out<15:1>> (without init value) have a constant value of 0 in block <controller>.

Synthesizing (advanced) Unit <audio_codec>.
The following registers are absorbed into counter <bclk_divider>: 1 register on signal <bclk_divider>.
The following registers are absorbed into counter <lrck_divider>: 1 register on signal <lrck_divider>.
Unit <audio_codec> synthesized (advanced).

Synthesizing (advanced) Unit <controller>.
The following registers are absorbed into counter <address>: 1 register on signal <address>.
Unit <controller> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_av_config>.
The following registers are absorbed into counter <lut_index>: 1 register on signal <lut_index>.
INFO:Xst:3231 - The small RAM <Mram_n0040> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 24-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lut_index>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <i2c_av_config> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_controller>.
The following registers are absorbed into counter <sclk_divider>: 1 register on signal <sclk_divider>.
The following registers are absorbed into counter <stage>: 1 register on signal <stage>.
Unit <i2c_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
	The following adders/subtractors are grouped into adder tree <Madd_n0466_Madd1> :
 	<Madd_n0708[10:0]_Madd> in block <mcb_soft_calibration>, 	<Madd_n0711[11:0]_Madd> in block <mcb_soft_calibration>, 	<Madd__n0877_Madd> in block <mcb_soft_calibration>.
	The following adders/subtractors are grouped into adder tree <Madd_n0737[9:0]1> :
 	<Madd_n0731[7:0]> in block <mcb_soft_calibration>, 	<Madd_n0734[8:0]> in block <mcb_soft_calibration>, 	<Madd_n0737[9:0]> in block <mcb_soft_calibration>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <rs232_uart>.
The following registers are absorbed into counter <baud_count>: 1 register on signal <baud_count>.
Unit <rs232_uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x24-bit single-port distributed Read Only RAM       : 1
# Multipliers                                          : 1
 16x2-bit multiplier                                   : 1
# Adders/Subtractors                                   : 19
 10-bit adder                                          : 7
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 4
# Adder Trees                                          : 2
 10-bit / 4-inputs adder tree                          : 1
 8-bit / 5-inputs adder tree                           : 1
# Counters                                             : 16
 10-bit up counter                                     : 1
 13-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 4
 8-bit updown counter                                  : 1
# Registers                                            : 540
 Flip-Flops                                            : 540
# Comparators                                          : 20
 10-bit comparator greater                             : 1
 26-bit comparator greater                             : 5
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 148
 1-bit 2-to-1 multiplexer                              : 111
 1-bit 3-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 5
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 22
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <mcb_raw_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <play_1> in Unit <controller> is equivalent to the following FF/Latch, which will be removed : <LED> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <audio_codec>, Counter <lrck_divider> <bclk_divider> are equivalent, XST will keep only <lrck_divider>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <what/av_config/FSM_3> on signal <control_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_0> on signal <STATE[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000000000000010000000000000
 100010 | 0000000000000000000000000000000000000000000100000000000000
 010000 | 0000000000000000000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000000000000000000100000000000000000
 010001 | 0000000000000000000000000000000000000001000000000000000000
 010010 | 0000000000000000000000000000000000000010000000000000000000
 010011 | 0000000000000000000000000000000000000100000000000000000000
 010100 | 0000000000000000000000000000000000001000000000000000000000
 010101 | 0000000000000000000000000000000000010000000000000000000000
 010110 | 0000000000000000000000000000000000100000000000000000000000
 010111 | 0000000000000000000000000000000001000000000000000000000000
 011000 | 0000000000000000000000000000000010000000000000000000000000
 011001 | 0000000000000000000000000000000100000000000000000000000000
 011010 | 0000000000000000000000000000001000000000000000000000000000
 011011 | 0000000000000000000000000000010000000000000000000000000000
 011100 | 0000000000000000000000000000100000000000000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000000000000
 011110 | 0000000000000000000000000010000000000000000000000000000000
 011111 | 0000000000000000000000000100000000000000000000000000000000
 100000 | 0000000000000000000000001000000000000000000000000000000000
 100001 | 0000000000000000000000010000000000000000000000000000000000
 100011 | 0000000000000000000000100000000000000000000000000000000000
 100100 | 0000000000000000000001000000000000000000000000000000000000
 100101 | 0000000000000000000010000000000000000000000000000000000000
 110010 | 0000000000000000000100000000000000000000000000000000000000
 110001 | 0000000000000000001000000000000000000000000000000000000000
 100111 | 0000000000000000010000000000000000000000000000000000000000
 100110 | 0000000000000000100000000000000000000000000000000000000000
 101000 | 0000000000000001000000000000000000000000000000000000000000
 101001 | 0000000000000010000000000000000000000000000000000000000000
 101010 | 0000000000000100000000000000000000000000000000000000000000
 101011 | 0000000000001000000000000000000000000000000000000000000000
 101100 | 0000000000010000000000000000000000000000000000000000000000
 101101 | 0000000000100000000000000000000000000000000000000000000000
 101110 | 0000000001000000000000000000000000000000000000000000000000
 101111 | 0000000010000000000000000000000000000000000000000000000000
 110000 | 0000000100000000000000000000000000000000000000000000000000
 110011 | 0000001000000000000000000000000000000000000000000000000000
 110100 | 0000010000000000000000000000000000000000000000000000000000
 110101 | 0000100000000000000000000000000000000000000000000000000000
 110110 | 0001000000000000000000000000000000000000000000000000000000
 111000 | 0010000000000000000000000000000000000000000000000000000000
 111001 | 0100000000000000000000000000000000000000000000000000000000
 110111 | 1000000000000000000000000000000000000000000000000000000000
 111010 | unreached
----------------------------------------------------------------------
Optimizing FSM <RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/FSM_1> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/FSM_2> on signal <state[1:4]> with GRAY encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0111  | 0110
 0100  | 0111
 0101  | 0101
 0110  | 0100
 1000  | 1100
 1001  | 1101
-------------------
WARNING:Xst:2677 - Node <shift_in_0> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_1> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_2> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_3> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_4> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_5> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_6> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_7> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_8> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_9> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_10> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_11> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_12> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_13> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_14> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:2677 - Node <shift_in_15> of sequential type is unconnected in block <audio_codec>.
WARNING:Xst:1710 - FF/Latch <i2c_data_8> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_13> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_14> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_15> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_16> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_17> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_18> (without init value) has a constant value of 1 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_19> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_20> (without init value) has a constant value of 1 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_21> (without init value) has a constant value of 1 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_22> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_23> (without init value) has a constant value of 0 in block <i2c_av_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_temp_1> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_temp_2> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_temp_3> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_temp_4> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_temp_5> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_temp_6> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_temp_7> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_temp_8> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_temp_9> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_temp_10> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_temp_11> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_temp_12> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_temp_13> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_temp_14> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_temp_15> (without init value) has a constant value of 0 in block <audio_codec>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance U_BUFG_CLK1 in unit infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:1901 - Instance what/pll/pll_base_inst in unit what/pll/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_3> <MCB_UIADDR_4> 
WARNING:Xst:1710 - FF/Latch <what/av_config/control/data_23> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <what/av_config/control/data_22> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <what/av_config/control/data_21> (without init value) has a constant value of 1 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <what/av_config/control/data_20> (without init value) has a constant value of 1 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <what/av_config/control/data_19> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <what/av_config/control/data_18> (without init value) has a constant value of 1 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <what/av_config/control/data_17> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <what/av_config/control/data_16> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <what/av_config/control/data_15> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <what/av_config/control/data_14> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <what/av_config/control/data_13> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <what/av_config/control/data_8> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <uart_tx6> ...

Optimizing unit <uart_rx6> ...

Optimizing unit <kcpsm6> ...

Optimizing unit <program> ...

Optimizing unit <controller> ...

Optimizing unit <audio_codec> ...

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <infrastructure> ...
WARNING:Xst:1710 - FF/Latch <RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_7> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_7> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_15> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_14> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_13> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_12> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_11> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_10> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_9> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_8> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_7> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_6> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_5> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_4> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_3> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_2> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_1> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMin_0> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_7> of sequential type is unconnected in block <controller>.
WARNING:Xst:2677 - Node <RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_6> of sequential type is unconnected in block <controller>.
WARNING:Xst:2677 - Node <RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_5> of sequential type is unconnected in block <controller>.
WARNING:Xst:2677 - Node <RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_4> of sequential type is unconnected in block <controller>.
WARNING:Xst:2677 - Node <RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_3> of sequential type is unconnected in block <controller>.
WARNING:Xst:2677 - Node <RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_2> of sequential type is unconnected in block <controller>.
WARNING:Xst:2677 - Node <RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_1> of sequential type is unconnected in block <controller>.
WARNING:Xst:2677 - Node <RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_0> of sequential type is unconnected in block <controller>.
WARNING:Xst:1710 - FF/Latch <UART/baud_count_10> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <UART/baud_count_11> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <UART/baud_count_12> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RAMWrapper/u_memory_interface/memc3_infrastructure_inst/rst0_sync_r_0> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controller, actual ratio is 4.
INFO:Xst:2260 - The FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> in Unit <controller> is equivalent to the following FF/Latch : <CPU/pblaze_cpu/sync_interrupt_flop> 
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
FlipFlop RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST has been replicated 2 time(s)
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 618
 Flip-Flops                                            : 618

=========================================================================
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_sleep_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPU/pblaze_cpu/sync_interrupt_flop> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1290
#      GND                         : 1
#      INV                         : 28
#      LUT1                        : 70
#      LUT2                        : 131
#      LUT3                        : 136
#      LUT4                        : 104
#      LUT5                        : 145
#      LUT6                        : 282
#      LUT6_2                      : 78
#      MULT_AND                    : 7
#      MUXCY                       : 156
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 146
# FlipFlops/Latches                : 618
#      FD                          : 131
#      FDC                         : 19
#      FDCE                        : 26
#      FDE                         : 96
#      FDP                         : 1
#      FDR                         : 159
#      FDRE                        : 167
#      FDS                         : 16
#      FDSE                        : 3
# RAMS                             : 10
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAMB16BWER                  : 4
# Shift Registers                  : 16
#      SRL16E                      : 16
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGMUX                     : 1
# IO Buffers                       : 72
#      IBUF                        : 12
#      IBUFG                       : 1
#      IOBUF                       : 19
#      IOBUFDS                     : 2
#      OBUF                        : 14
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 76
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 44
#      PLL_ADV                     : 2
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             618  out of  54576     1%  
 Number of Slice LUTs:                 1014  out of  27288     3%  
    Number used as Logic:               974  out of  27288     3%  
    Number used as Memory:               40  out of   6408     0%  
       Number used as RAM:               24
       Number used as SRL:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1164
   Number with an unused Flip Flop:     546  out of   1164    46%  
   Number with an unused LUT:           150  out of   1164    12%  
   Number of fully used LUT-FF pairs:   468  out of   1164    40%  
   Number of unique control sets:        59

IO Utilization: 
 Number of IOs:                          80
 Number of bonded IOBs:                  75  out of    320    23%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    116     3%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of PLL_ADVs:                      2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------+-----------------------------------+-------+
Clock Signal                                                          | Clock buffer(FF name)             | Load  |
----------------------------------------------------------------------+-----------------------------------+-------+
clk                                                                   | PLL_ADV:CLKOUT2+DCM_SP:CLKFX      | 196   |
clk                                                                   | PLL_ADV:CLKOUT2                   | 58    |
what/pll/pll_base_inst/CLKOUT0                                        | BUFG                              | 48    |
what/pll/pll_base_inst/CLKOUT1                                        | NONE(what/ac/lrck_divider_7)      | 25    |
clk                                                                   | PLL_ADV:CLKOUT3                   | 317   |
RAMWrapper/u_memory_interface/memc3_infrastructure_inst/rst0_sync_r<0>| NONE(CPU/pblaze_rom/kcpsm6_rom_hh)| 4     |
----------------------------------------------------------------------+-----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.053ns (Maximum Frequency: 99.477MHz)
   Minimum input arrival time before clock: 4.976ns
   Maximum output required time after clock: 5.932ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.053ns (frequency: 99.477MHz)
  Total number of paths / destination ports: 79579 / 1319
-------------------------------------------------------------------------
Delay:               6.702ns (Levels of Logic = 7)
  Source:            delone_4 (FF)
  Destination:       address_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising 0.4X

  Data Path: delone_4 to address_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   0.788  delone_4 (delone_4)
     LUT6:I4->O            2   0.203   0.617  _n1399_inv21111 (_n1399_inv2111)
     LUT4:I3->O            1   0.205   0.580  _n0877_inv4_SW0 (N172)
     LUT6:I5->O            1   0.205   0.580  _n0877_inv4 (_n0877_inv4)
     LUT6:I5->O            1   0.205   0.580  _n0877_inv5 (_n0877_inv5)
     LUT5:I4->O            2   0.205   0.617  _n0877_inv7_SW0 (N162)
     LUT5:I4->O           14   0.205   0.958  _n0877_inv7_rstpot (_n0877_inv7_rstpot)
     LUT3:I2->O            1   0.205   0.000  address_0_dpot (address_0_dpot)
     FDE:D                     0.102          address_0
    ----------------------------------------
    Total                      6.702ns (1.982ns logic, 4.720ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'what/pll/pll_base_inst/CLKOUT0'
  Clock period: 5.081ns (frequency: 196.829MHz)
  Total number of paths / destination ports: 485 / 102
-------------------------------------------------------------------------
Delay:               5.081ns (Levels of Logic = 4)
  Source:            what/av_config/control/sclk_divider_0 (FF)
  Destination:       what/av_config/control/sclk_divider_5 (FF)
  Source Clock:      what/pll/pll_base_inst/CLKOUT0 rising
  Destination Clock: what/pll/pll_base_inst/CLKOUT0 rising

  Data Path: what/av_config/control/sclk_divider_0 to what/av_config/control/sclk_divider_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   1.118  what/av_config/control/sclk_divider_0 (what/av_config/control/sclk_divider_0)
     LUT5:I0->O            5   0.203   0.715  what/av_config/control/midlow<6>11 (what/av_config/control/midlow<6>1)
     LUT3:I2->O            7   0.205   1.021  what/av_config/control/sclk_divider[6]_PWR_138_o_equal_5_o<6>1 (what/av_config/control/sclk_divider[6]_PWR_138_o_equal_5_o)
     LUT6:I2->O            2   0.203   0.864  what/av_config/control/Mcount_sclk_divider_cy<4>11 (what/av_config/control/Mcount_sclk_divider_cy<4>)
     LUT4:I0->O            1   0.203   0.000  what/av_config/control/Mcount_sclk_divider_xor<5>11 (what/av_config/control/Mcount_sclk_divider5)
     FDR:D                     0.102          what/av_config/control/sclk_divider_5
    ----------------------------------------
    Total                      5.081ns (1.363ns logic, 3.718ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'what/pll/pll_base_inst/CLKOUT1'
  Clock period: 4.698ns (frequency: 212.834MHz)
  Total number of paths / destination ports: 301 / 41
-------------------------------------------------------------------------
Delay:               4.698ns (Levels of Logic = 4)
  Source:            what/ac/lrck_divider_3 (FF)
  Destination:       what/ac/shift_temp_0 (FF)
  Source Clock:      what/pll/pll_base_inst/CLKOUT1 rising
  Destination Clock: what/pll/pll_base_inst/CLKOUT1 rising

  Data Path: what/ac/lrck_divider_3 to what/ac/shift_temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.447   0.788  what/ac/lrck_divider_3 (what/ac/lrck_divider_3)
     LUT2:I0->O            2   0.203   0.617  what/ac/_n0086_inv_SW0 (N20)
     LUT6:I5->O           16   0.205   1.349  what/ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT101 (what/ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT101)
     LUT6:I1->O            1   0.203   0.580  what/ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT11 (what/ac/shift_temp[15]_audio_output[15]_mux_17_OUT<0>)
     LUT3:I2->O            1   0.205   0.000  what/ac/shift_temp_0_rstpot (what/ac/shift_temp_0_rstpot)
     FD:D                      0.102          what/ac/shift_temp_0
    ----------------------------------------
    Total                      4.698ns (1.365ns logic, 3.334ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RAMWrapper/u_memory_interface/memc3_infrastructure_inst/rst0_sync_r<0>'
  Clock period: 2.729ns (frequency: 366.455MHz)
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Delay:               2.729ns (Levels of Logic = 0)
  Source:            CPU/pblaze_rom/kcpsm6_rom_hh (RAM)
  Destination:       CPU/pblaze_rom/kcpsm6_rom_hh (RAM)
  Source Clock:      RAMWrapper/u_memory_interface/memc3_infrastructure_inst/rst0_sync_r<0> rising
  Destination Clock: RAMWrapper/u_memory_interface/memc3_infrastructure_inst/rst0_sync_r<0> rising

  Data Path: CPU/pblaze_rom/kcpsm6_rom_hh to CPU/pblaze_rom/kcpsm6_rom_hh
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB7    1   1.850   0.579  CPU/pblaze_rom/kcpsm6_rom_hh (CPU/pblaze_rom/n0032<7>)
     RAMB16BWER:DIB7           0.300          CPU/pblaze_rom/kcpsm6_rom_hh
    ----------------------------------------
    Total                      2.729ns (2.150ns logic, 0.579ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 246 / 207
-------------------------------------------------------------------------
Offset:              4.903ns (Levels of Logic = 3)
  Source:            RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG (PAD)
  Destination:       RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Destination Clock: clk rising 0.8X

  Data Path: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG to RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:UOREFRSHFLAG      11   0.000   1.247  RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag)
     LUT6:I0->O            3   0.203   0.879  RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_92_o_equal_233_o<2>1 (RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_92_o_equal_233_o)
     LUT5:I2->O            9   0.205   0.934  RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31 (RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3)
     LUT3:I1->O            8   0.203   0.802  RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1 (RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.430          RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1
    ----------------------------------------
    Total                      4.903ns (1.041ns logic, 3.862ns route)
                                       (21.2% logic, 78.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'what/pll/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              4.976ns (Levels of Logic = 3)
  Source:            KEY<0> (PAD)
  Destination:       what/av_config/i2c_data_12 (FF)
  Destination Clock: what/pll/pll_base_inst/CLKOUT0 rising

  Data Path: KEY<0> to what/av_config/i2c_data_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  KEY_0_IBUF (KEY_0_IBUF)
     INV:I->O             33   0.206   1.534  what/reset1_INV_0 (what/reset)
     LUT3:I0->O           12   0.205   0.908  what/av_config/_n0054_inv1 (what/av_config/_n0054_inv)
     FDE:CE                    0.322          what/av_config/i2c_data_0
    ----------------------------------------
    Total                      4.976ns (1.955ns logic, 3.021ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'what/pll/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.861ns (Levels of Logic = 4)
  Source:            KEY<0> (PAD)
  Destination:       what/ac/shift_temp_0 (FF)
  Destination Clock: what/pll/pll_base_inst/CLKOUT1 rising

  Data Path: KEY<0> to what/ac/shift_temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  KEY_0_IBUF (KEY_0_IBUF)
     INV:I->O             33   0.206   1.534  what/reset1_INV_0 (what/reset)
     LUT3:I0->O            1   0.205   0.808  what/ac/_n0080_inv1 (what/ac/_n0080_inv)
     LUT3:I0->O            1   0.205   0.000  what/ac/shift_temp_0_rstpot (what/ac/shift_temp_0_rstpot)
     FD:D                      0.102          what/ac/shift_temp_0
    ----------------------------------------
    Total                      4.861ns (1.940ns logic, 2.921ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 160 / 106
-------------------------------------------------------------------------
Offset:              4.323ns (Levels of Logic = 1)
  Source:            RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:       status (PAD)
  Source Clock:      clk rising 0.8X

  Data Path: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to status
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   0.447   1.305  RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL)
     OBUF:I->O                 2.571          status_OBUF (status)
    ----------------------------------------
    Total                      4.323ns (3.018ns logic, 1.305ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'what/pll/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 20 / 6
-------------------------------------------------------------------------
Offset:              5.932ns (Levels of Logic = 3)
  Source:            what/ac/lrck_divider_1 (FF)
  Destination:       s_req (PAD)
  Source Clock:      what/pll/pll_base_inst/CLKOUT1 rising

  Data Path: what/ac/lrck_divider_1 to s_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              6   0.447   1.109  what/ac/lrck_divider_1 (what/ac/lrck_divider_1)
     LUT6:I0->O            5   0.203   0.715  what/ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT121 (what/ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT12)
     LUT3:I2->O            4   0.205   0.683  what/ac/sample_req<1><7>1 (s_req_OBUF)
     OBUF:I->O                 2.571          s_req_OBUF (s_req)
    ----------------------------------------
    Total                      5.932ns (3.426ns logic, 2.506ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'what/pll/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              4.649ns (Levels of Logic = 2)
  Source:            what/av_config/control/sclk_divider_6 (FF)
  Destination:       AUD_I2C_SCLK (PAD)
  Source Clock:      what/pll/pll_base_inst/CLKOUT0 rising

  Data Path: what/av_config/control/sclk_divider_6 to AUD_I2C_SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   0.849  what/av_config/control/sclk_divider_6 (what/av_config/control/sclk_divider_6)
     LUT2:I0->O            1   0.203   0.579  what/av_config/control/i2c_sclk1 (AUD_I2C_SCLK_OBUF)
     OBUF:I->O                 2.571          AUD_I2C_SCLK_OBUF (AUD_I2C_SCLK)
    ----------------------------------------
    Total                      4.649ns (3.221ns logic, 1.428ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 755 / 706
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0:OQ (PAD)
  Destination:       hw_ram_ba<2> (PAD)

  Data Path: RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0:OQ to hw_ram_ba<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0 (RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ba<2>)
     OBUFT:I->O                2.571          RAMWrapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[2].iob_ba_inst (hw_ram_ba<2>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock RAMWrapper/u_memory_interface/memc3_infrastructure_inst/rst0_sync_r<0>
----------------------------------------------------------------------+---------+---------+---------+---------+
                                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------+---------+---------+---------+---------+
RAMWrapper/u_memory_interface/memc3_infrastructure_inst/rst0_sync_r<0>|    2.729|         |         |         |
----------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |    9.571|         |         |         |
what/pll/pll_base_inst/CLKOUT1|    9.036|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock what/pll/pll_base_inst/CLKOUT0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
what/pll/pll_base_inst/CLKOUT0|    5.081|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock what/pll/pll_base_inst/CLKOUT1
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |    2.292|         |         |         |
what/pll/pll_base_inst/CLKOUT1|    4.698|         |         |         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.83 secs
 
--> 

Total memory usage is 4538824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1182 (   0 filtered)
Number of infos    :  181 (   0 filtered)

