;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/25/2022 7:34:20 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x03B10000  	945
0x0008	0x020D0000  	525
0x000C	0x020D0000  	525
0x0010	0x020D0000  	525
0x0014	0x020D0000  	525
0x0018	0x020D0000  	525
0x001C	0x020D0000  	525
0x0020	0x020D0000  	525
0x0024	0x020D0000  	525
0x0028	0x020D0000  	525
0x002C	0x020D0000  	525
0x0030	0x020D0000  	525
0x0034	0x020D0000  	525
0x0038	0x020D0000  	525
0x003C	0x020D0000  	525
0x0040	0x020D0000  	525
0x0044	0x020D0000  	525
0x0048	0x020D0000  	525
0x004C	0x020D0000  	525
0x0050	0x020D0000  	525
0x0054	0x020D0000  	525
0x0058	0x020D0000  	525
0x005C	0x020D0000  	525
0x0060	0x020D0000  	525
0x0064	0x020D0000  	525
0x0068	0x020D0000  	525
0x006C	0x020D0000  	525
0x0070	0x020D0000  	525
0x0074	0x020D0000  	525
0x0078	0x020D0000  	525
0x007C	0x020D0000  	525
0x0080	0x020D0000  	525
0x0084	0x020D0000  	525
0x0088	0x020D0000  	525
0x008C	0x020D0000  	525
0x0090	0x020D0000  	525
0x0094	0x020D0000  	525
0x0098	0x020D0000  	525
0x009C	0x02390000  	569
0x00A0	0x020D0000  	525
0x00A4	0x020D0000  	525
0x00A8	0x020D0000  	525
0x00AC	0x020D0000  	525
0x00B0	0x02150000  	533
0x00B4	0x020D0000  	525
0x00B8	0x020D0000  	525
0x00BC	0x020D0000  	525
0x00C0	0x020D0000  	525
0x00C4	0x020D0000  	525
0x00C8	0x020D0000  	525
0x00CC	0x020D0000  	525
0x00D0	0x020D0000  	525
0x00D4	0x020D0000  	525
0x00D8	0x020D0000  	525
0x00DC	0x020D0000  	525
0x00E0	0x020D0000  	525
0x00E4	0x020D0000  	525
0x00E8	0x020D0000  	525
0x00EC	0x020D0000  	525
0x00F0	0x020D0000  	525
0x00F4	0x020D0000  	525
0x00F8	0x020D0000  	525
0x00FC	0x020D0000  	525
0x0100	0x020D0000  	525
0x0104	0x020D0000  	525
0x0108	0x020D0000  	525
0x010C	0x020D0000  	525
0x0110	0x020D0000  	525
0x0114	0x020D0000  	525
0x0118	0x020D0000  	525
0x011C	0x020D0000  	525
0x0120	0x020D0000  	525
0x0124	0x020D0000  	525
0x0128	0x020D0000  	525
0x012C	0x020D0000  	525
0x0130	0x020D0000  	525
0x0134	0x020D0000  	525
0x0138	0x020D0000  	525
0x013C	0x020D0000  	525
0x0140	0x020D0000  	525
0x0144	0x020D0000  	525
0x0148	0x020D0000  	525
0x014C	0x020D0000  	525
; end of ____SysVT
_main:
;PA1_test.c, 89 :: 		void main() {
0x03B0	0xF7FFFF52  BL	600
0x03B4	0xF000F8C0  BL	1336
0x03B8	0xF000F8AC  BL	1300
;PA1_test.c, 95 :: 		USART1_CR1 &= ~(1 << 13);                  // Diasable USART for configuration
0x03BC	0x4847    LDR	R0, [PC, #284]
0x03BE	0x6801    LDR	R1, [R0, #0]
0x03C0	0xF46F5000  MVN	R0, #8192
0x03C4	0x4001    ANDS	R1, R0
0x03C6	0x4845    LDR	R0, [PC, #276]
0x03C8	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 101 :: 		AFIO_MAPR |= 1 << 3;
0x03CA	0x4845    LDR	R0, [PC, #276]
0x03CC	0x6800    LDR	R0, [R0, #0]
0x03CE	0xF0400108  ORR	R1, R0, #8
0x03D2	0x4843    LDR	R0, [PC, #268]
0x03D4	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 102 :: 		AFIO_MAPR |= 1 << 8;
0x03D6	0x4842    LDR	R0, [PC, #264]
0x03D8	0x6800    LDR	R0, [R0, #0]
0x03DA	0xF4407180  ORR	R1, R0, #256
0x03DE	0x4840    LDR	R0, [PC, #256]
0x03E0	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 103 :: 		AFIO_MAPR |= 1 << 9;
0x03E2	0x483F    LDR	R0, [PC, #252]
0x03E4	0x6800    LDR	R0, [R0, #0]
0x03E6	0xF4407100  ORR	R1, R0, #512
0x03EA	0x483D    LDR	R0, [PC, #244]
0x03EC	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 104 :: 		RCC_APB2ENR |= 0x00000001;                 // Alt. function bit to enable USART1
0x03EE	0x483D    LDR	R0, [PC, #244]
0x03F0	0x6800    LDR	R0, [R0, #0]
0x03F2	0xF0400101  ORR	R1, R0, #1
0x03F6	0x483B    LDR	R0, [PC, #236]
0x03F8	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 108 :: 		RCC_APB2ENR |= 1 << 2;                     // Enable GPIO Clock PORT A  Interrupt test
0x03FA	0x483A    LDR	R0, [PC, #232]
0x03FC	0x6800    LDR	R0, [R0, #0]
0x03FE	0xF0400104  ORR	R1, R0, #4
0x0402	0x4838    LDR	R0, [PC, #224]
0x0404	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 109 :: 		RCC_APB2ENR |= 1 << 3;                     // Enable GPIO Clock PORT B
0x0406	0x4837    LDR	R0, [PC, #220]
0x0408	0x6800    LDR	R0, [R0, #0]
0x040A	0xF0400108  ORR	R1, R0, #8
0x040E	0x4835    LDR	R0, [PC, #212]
0x0410	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 110 :: 		RCC_APB2ENR |= 1 << 5;                     // Enable GPIO Clock PORT D
0x0412	0x4834    LDR	R0, [PC, #208]
0x0414	0x6800    LDR	R0, [R0, #0]
0x0416	0xF0400120  ORR	R1, R0, #32
0x041A	0x4832    LDR	R0, [PC, #200]
0x041C	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 111 :: 		RCC_APB2ENR |= 1 << 6;                     // Enable GPIO Clock PORT E
0x041E	0x4831    LDR	R0, [PC, #196]
0x0420	0x6800    LDR	R0, [R0, #0]
0x0422	0xF0400140  ORR	R1, R0, #64
0x0426	0x482F    LDR	R0, [PC, #188]
0x0428	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 112 :: 		RCC_APB2ENR |= 1 << 14;                    // Enable USART1 Clock for USART and
0x042A	0x482E    LDR	R0, [PC, #184]
0x042C	0x6800    LDR	R0, [R0, #0]
0x042E	0xF4404180  ORR	R1, R0, #16384
0x0432	0x482C    LDR	R0, [PC, #176]
0x0434	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 116 :: 		GPIOA_CRH &= ~(0xFF << 4);                 // Shift 4 bits left to clear out bits PA9/PA10 mask with FFFF F00F
0x0436	0x482C    LDR	R0, [PC, #176]
0x0438	0x6801    LDR	R1, [R0, #0]
0x043A	0xF24F000F  MOVW	R0, #61455
0x043E	0x4001    ANDS	R1, R0
0x0440	0x4829    LDR	R0, [PC, #164]
0x0442	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 117 :: 		GPIOA_CRH |=  (0x0B << 4);                 // USART1 Tx/PA9 set CNF=AF output push-pull b10; MODE: 50Hz b11; = b1011 = 0x0b
0x0444	0x4828    LDR	R0, [PC, #160]
0x0446	0x6800    LDR	R0, [R0, #0]
0x0448	0xF04001B0  ORR	R1, R0, #176
0x044C	0x4826    LDR	R0, [PC, #152]
0x044E	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 118 :: 		GPIOA_CRH |=  (0x04 << 8);       // USART1 Rx/PA10 set CNF=input-floating b01; MODE: input b00; = b0100 = 0x04
0x0450	0x4825    LDR	R0, [PC, #148]
0x0452	0x6800    LDR	R0, [R0, #0]
0x0454	0xF4406180  ORR	R1, R0, #1024
0x0458	0x4823    LDR	R0, [PC, #140]
0x045A	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 123 :: 		GPIOA_CRL = 0x44444444;                   // PA1 input CNF=input-floating b01; MODE: input b00 = 0x0100;
0x045C	0xF04F3144  MOV	R1, #1145324612
0x0460	0x4822    LDR	R0, [PC, #136]
0x0462	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 124 :: 		GPIOB_CRL |= (uint32_t) (0x04 << 24);      // PB6 input CNF=input-floating b01; MODE: input b00 = 0x0100;
0x0464	0x4822    LDR	R0, [PC, #136]
0x0466	0x6801    LDR	R1, [R0, #0]
0x0468	0x4821    LDR	R0, [PC, #132]
0x046A	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 126 :: 		GPIOD_CRL = 0x33333333;                    // PD0:7   CNF=GP output push-pull; b00; MODE: 50MHz b11 = 0x0011;
0x046C	0xF04F3133  MOV	R1, #858993459
0x0470	0x4820    LDR	R0, [PC, #128]
0x0472	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 127 :: 		GPIOD_CRH = 0x33333333;                    // PD8:15  CNF=GP output push-pull; b00; MODE: 50MHz b11 = 0x0011;
0x0474	0xF04F3133  MOV	R1, #858993459
0x0478	0x481F    LDR	R0, [PC, #124]
0x047A	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 128 :: 		GPIOE_CRH = 0x33333333;                    // PE8:15  CNF=GP output push-pull; b00; MODE: 50MHz b11 = 0x0011;
0x047C	0xF04F3133  MOV	R1, #858993459
0x0480	0x481E    LDR	R0, [PC, #120]
0x0482	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 130 :: 		GPIOA_ODR=0xFFFF;
0x0484	0xF64F71FF  MOVW	R1, #65535
0x0488	0x481D    LDR	R0, [PC, #116]
0x048A	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 205 :: 		GPIOD_ODR = 0xFFFF;
0x048C	0xF64F71FF  MOVW	R1, #65535
0x0490	0x481C    LDR	R0, [PC, #112]
0x0492	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 206 :: 		GPIOE_ODR = 0x00 << 8;                     // PORT E only has a High bank
0x0494	0xF2400100  MOVW	R1, #0
0x0498	0x481B    LDR	R0, [PC, #108]
0x049A	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 210 :: 		for (;;) {
L_main0:
;PA1_test.c, 212 :: 		while (GPIOA_IDR.B1 == 1) {
L_main3:
0x049C	0x481B    LDR	R0, [PC, #108]
0x049E	0x6800    LDR	R0, [R0, #0]
0x04A0	0xB180    CBZ	R0, L_main4
;PA1_test.c, 213 :: 		GPIOE_ODR = ~GPIOE_ODR;
0x04A2	0x4819    LDR	R0, [PC, #100]
0x04A4	0x6800    LDR	R0, [R0, #0]
0x04A6	0x43C1    MVN	R1, R0
0x04A8	0x4817    LDR	R0, [PC, #92]
0x04AA	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 214 :: 		Delay_ms(100);
0x04AC	0xF644777F  MOVW	R7, #20351
0x04B0	0xF2C00712  MOVT	R7, #18
0x04B4	0xBF00    NOP
0x04B6	0xBF00    NOP
L_main5:
0x04B8	0x1E7F    SUBS	R7, R7, #1
0x04BA	0xD1FD    BNE	L_main5
0x04BC	0xBF00    NOP
0x04BE	0xBF00    NOP
0x04C0	0xBF00    NOP
;PA1_test.c, 215 :: 		}
0x04C2	0xE7EB    B	L_main3
L_main4:
;PA1_test.c, 217 :: 		while (GPIOA_IDR.B0 == 1) {
L_main7:
0x04C4	0x4812    LDR	R0, [PC, #72]
0x04C6	0x6800    LDR	R0, [R0, #0]
0x04C8	0xB128    CBZ	R0, L_main8
;PA1_test.c, 218 :: 		GPIOD_ODR = ~GPIOD_ODR;
0x04CA	0x480E    LDR	R0, [PC, #56]
0x04CC	0x6800    LDR	R0, [R0, #0]
0x04CE	0x43C1    MVN	R1, R0
0x04D0	0x480C    LDR	R0, [PC, #48]
0x04D2	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 219 :: 		}
0x04D4	0xE7F6    B	L_main7
L_main8:
;PA1_test.c, 221 :: 		}
0x04D6	0xE7E1    B	L_main0
;PA1_test.c, 222 :: 		}
L_end_main:
L__main_end_loop:
0x04D8	0xE7FE    B	L__main_end_loop
0x04DA	0xBF00    NOP
0x04DC	0x380C4001  	USART1_CR1+0
0x04E0	0x00044001  	AFIO_MAPR+0
0x04E4	0x10184002  	RCC_APB2ENR+0
0x04E8	0x08044001  	GPIOA_CRH+0
0x04EC	0x08004001  	GPIOA_CRL+0
0x04F0	0x0C004001  	GPIOB_CRL+0
0x04F4	0x14004001  	GPIOD_CRL+0
0x04F8	0x14044001  	GPIOD_CRH+0
0x04FC	0x18044001  	GPIOE_CRH+0
0x0500	0x080C4001  	GPIOA_ODR+0
0x0504	0x140C4001  	GPIOD_ODR+0
0x0508	0x180C4001  	GPIOE_ODR+0
0x050C	0x01044221  	GPIOA_IDR+0
0x0510	0x01004221  	GPIOA_IDR+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x01F8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x01FA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x01FE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x0202	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x0206	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x0208	0xB001    ADD	SP, SP, #4
0x020A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x0150	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x0152	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x0156	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x015A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x015E	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x0160	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x0164	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x0166	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x0168	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x016A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x016E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x0172	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x0174	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x0178	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x017A	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x017C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x0180	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x0184	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x0186	0xB001    ADD	SP, SP, #4
0x0188	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x0258	0xB081    SUB	SP, SP, #4
0x025A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x025E	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0260	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x0262	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x0264	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x0266	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x026A	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x026C	0x484A    LDR	R0, [PC, #296]
0x026E	0x1840    ADDS	R0, R0, R1
0x0270	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x0272	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x0276	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x0278	0xF64B3080  MOVW	R0, #48000
0x027C	0x4281    CMP	R1, R0
0x027E	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x0280	0x4846    LDR	R0, [PC, #280]
0x0282	0x6800    LDR	R0, [R0, #0]
0x0284	0xF0400102  ORR	R1, R0, #2
0x0288	0x4844    LDR	R0, [PC, #272]
0x028A	0x6001    STR	R1, [R0, #0]
0x028C	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x028E	0xF64550C0  MOVW	R0, #24000
0x0292	0x4285    CMP	R5, R0
0x0294	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x0296	0x4841    LDR	R0, [PC, #260]
0x0298	0x6800    LDR	R0, [R0, #0]
0x029A	0xF0400101  ORR	R1, R0, #1
0x029E	0x483F    LDR	R0, [PC, #252]
0x02A0	0x6001    STR	R1, [R0, #0]
0x02A2	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x02A4	0x483D    LDR	R0, [PC, #244]
0x02A6	0x6801    LDR	R1, [R0, #0]
0x02A8	0xF06F0007  MVN	R0, #7
0x02AC	0x4001    ANDS	R1, R0
0x02AE	0x483B    LDR	R0, [PC, #236]
0x02B0	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x02B2	0xF7FFFF6B  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x02B6	0x483A    LDR	R0, [PC, #232]
0x02B8	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x02BA	0x483A    LDR	R0, [PC, #232]
0x02BC	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x02BE	0x483A    LDR	R0, [PC, #232]
0x02C0	0xEA020100  AND	R1, R2, R0, LSL #0
0x02C4	0x4839    LDR	R0, [PC, #228]
0x02C6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x02C8	0xF0020001  AND	R0, R2, #1
0x02CC	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x02CE	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x02D0	0x4836    LDR	R0, [PC, #216]
0x02D2	0x6800    LDR	R0, [R0, #0]
0x02D4	0xF0000002  AND	R0, R0, #2
0x02D8	0x2800    CMP	R0, #0
0x02DA	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x02DC	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x02DE	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x02E0	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x02E2	0xF4023080  AND	R0, R2, #65536
0x02E6	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x02E8	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x02EA	0x4830    LDR	R0, [PC, #192]
0x02EC	0x6800    LDR	R0, [R0, #0]
0x02EE	0xF4003000  AND	R0, R0, #131072
0x02F2	0x2800    CMP	R0, #0
0x02F4	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x02F6	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x02F8	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x02FA	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x02FC	0xF0025080  AND	R0, R2, #268435456
0x0300	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x0302	0x482A    LDR	R0, [PC, #168]
0x0304	0x6800    LDR	R0, [R0, #0]
0x0306	0xF0405180  ORR	R1, R0, #268435456
0x030A	0x4828    LDR	R0, [PC, #160]
0x030C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x030E	0x4827    LDR	R0, [PC, #156]
0x0310	0x6800    LDR	R0, [R0, #0]
0x0312	0xF0005000  AND	R0, R0, #536870912
0x0316	0x2800    CMP	R0, #0
0x0318	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x031A	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x031C	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x031E	0xF0026080  AND	R0, R2, #67108864
0x0322	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x0324	0x4821    LDR	R0, [PC, #132]
0x0326	0x6800    LDR	R0, [R0, #0]
0x0328	0xF0406180  ORR	R1, R0, #67108864
0x032C	0x481F    LDR	R0, [PC, #124]
0x032E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0330	0x4611    MOV	R1, R2
0x0332	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0334	0x481D    LDR	R0, [PC, #116]
0x0336	0x6800    LDR	R0, [R0, #0]
0x0338	0xF0006000  AND	R0, R0, #134217728
0x033C	0x2800    CMP	R0, #0
0x033E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x0340	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0342	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x0344	0x4611    MOV	R1, R2
0x0346	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0348	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x034C	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x034E	0x4817    LDR	R0, [PC, #92]
0x0350	0x6800    LDR	R0, [R0, #0]
0x0352	0xF0407180  ORR	R1, R0, #16777216
0x0356	0x4815    LDR	R0, [PC, #84]
0x0358	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x035A	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x035C	0x4813    LDR	R0, [PC, #76]
0x035E	0x6800    LDR	R0, [R0, #0]
0x0360	0xF0007000  AND	R0, R0, #33554432
0x0364	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x0366	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x0368	0x460A    MOV	R2, R1
0x036A	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x036C	0x480C    LDR	R0, [PC, #48]
0x036E	0x6800    LDR	R0, [R0, #0]
0x0370	0xF000010C  AND	R1, R0, #12
0x0374	0x0090    LSLS	R0, R2, #2
0x0376	0xF000000C  AND	R0, R0, #12
0x037A	0x4281    CMP	R1, R0
0x037C	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x037E	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x0380	0xF8DDE000  LDR	LR, [SP, #0]
0x0384	0xB001    ADD	SP, SP, #4
0x0386	0x4770    BX	LR
0x0388	0x00810000  	#129
0x038C	0x00000000  	#0
0x0390	0x00000000  	#0
0x0394	0x19400001  	#72000
0x0398	0x05280000  	__Lib_System_105_107_APBAHBPrescTable+0
0x039C	0x20004002  	FLASH_ACR+0
0x03A0	0x10044002  	RCC_CFGR+0
0x03A4	0x102C4002  	RCC_CFGR2+0
0x03A8	0xFFFF000F  	#1048575
0x03AC	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x018C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x018E	0x4815    LDR	R0, [PC, #84]
0x0190	0x6800    LDR	R0, [R0, #0]
0x0192	0xF0400101  ORR	R1, R0, #1
0x0196	0x4813    LDR	R0, [PC, #76]
0x0198	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x019A	0x4913    LDR	R1, [PC, #76]
0x019C	0x4813    LDR	R0, [PC, #76]
0x019E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x01A0	0x4810    LDR	R0, [PC, #64]
0x01A2	0x6801    LDR	R1, [R0, #0]
0x01A4	0x4812    LDR	R0, [PC, #72]
0x01A6	0x4001    ANDS	R1, R0
0x01A8	0x480E    LDR	R0, [PC, #56]
0x01AA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x01AC	0x480D    LDR	R0, [PC, #52]
0x01AE	0x6801    LDR	R1, [R0, #0]
0x01B0	0xF46F2080  MVN	R0, #262144
0x01B4	0x4001    ANDS	R1, R0
0x01B6	0x480B    LDR	R0, [PC, #44]
0x01B8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x01BA	0x480C    LDR	R0, [PC, #48]
0x01BC	0x6801    LDR	R1, [R0, #0]
0x01BE	0xF46F00FE  MVN	R0, #8323072
0x01C2	0x4001    ANDS	R1, R0
0x01C4	0x4809    LDR	R0, [PC, #36]
0x01C6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x01C8	0x4806    LDR	R0, [PC, #24]
0x01CA	0x6801    LDR	R1, [R0, #0]
0x01CC	0xF06F50A0  MVN	R0, #335544320
0x01D0	0x4001    ANDS	R1, R0
0x01D2	0x4804    LDR	R0, [PC, #16]
0x01D4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x01D6	0xF04F0100  MOV	R1, #0
0x01DA	0x4806    LDR	R0, [PC, #24]
0x01DC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x01DE	0xB001    ADD	SP, SP, #4
0x01E0	0x4770    BX	LR
0x01E2	0xBF00    NOP
0x01E4	0x10004002  	RCC_CR+0
0x01E8	0x0000F0FF  	#-251723776
0x01EC	0x10044002  	RCC_CFGR+0
0x01F0	0xFFFFFEF6  	#-17367041
0x01F4	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x0514	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x0516	0x4902    LDR	R1, [PC, #8]
0x0518	0x4802    LDR	R0, [PC, #8]
0x051A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x051C	0xB001    ADD	SP, SP, #4
0x051E	0x4770    BX	LR
0x0520	0x19400001  	#72000
0x0524	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x020C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x020E	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x0210	0xB001    ADD	SP, SP, #4
0x0212	0x4770    BX	LR
; end of ___GenExcept
0x0538	0xB500    PUSH	(R14)
0x053A	0xF8DFB010  LDR	R11, [PC, #16]
0x053E	0xF8DFA010  LDR	R10, [PC, #16]
0x0542	0xF7FFFE05  BL	336
0x0546	0xBD00    POP	(R15)
0x0548	0x4770    BX	LR
0x054A	0xBF00    NOP
0x054C	0x00002000  	#536870912
0x0550	0x00042000  	#536870916
_TIMER2_ISR:
;PA1_test.c, 56 :: 		void TIMER2_ISR () iv IVT_INT_TIM2 {
;PA1_test.c, 57 :: 		TIM2_SR &=  ~(1 << 0);         // Bit[0] = UIF update intrpt flag. 1 to reset
0x0214	0x4806    LDR	R0, [PC, #24]
0x0216	0x6801    LDR	R1, [R0, #0]
0x0218	0xF06F0001  MVN	R0, #1
0x021C	0x4001    ANDS	R1, R0
0x021E	0x4804    LDR	R0, [PC, #16]
0x0220	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 60 :: 		GPIOD_ODR = ~GPIOD_ODR;
0x0222	0x4804    LDR	R0, [PC, #16]
0x0224	0x6800    LDR	R0, [R0, #0]
0x0226	0x43C1    MVN	R1, R0
0x0228	0x4802    LDR	R0, [PC, #8]
0x022A	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 63 :: 		}
L_end_TIMER2_ISR:
0x022C	0x4770    BX	LR
0x022E	0xBF00    NOP
0x0230	0x00104000  	TIM2_SR+0
0x0234	0x140C4001  	GPIOD_ODR+0
; end of _TIMER2_ISR
_EXTIPB6:
;PA1_test.c, 33 :: 		void EXTIPB6() iv IVT_INT_EXTI9_5 ics ICS_AUTO {
;PA1_test.c, 36 :: 		EXTI_PR |= 1 << 6;     // PB6 = PR6 Bit
0x0238	0x4805    LDR	R0, [PC, #20]
0x023A	0x6800    LDR	R0, [R0, #0]
0x023C	0xF0400140  ORR	R1, R0, #64
0x0240	0x4803    LDR	R0, [PC, #12]
0x0242	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 37 :: 		GPIOE_ODR = ~GPIOE_ODR;
0x0244	0x4803    LDR	R0, [PC, #12]
0x0246	0x6800    LDR	R0, [R0, #0]
0x0248	0x43C1    MVN	R1, R0
0x024A	0x4802    LDR	R0, [PC, #8]
0x024C	0x6001    STR	R1, [R0, #0]
;PA1_test.c, 38 :: 		}
L_end_EXTIPB6:
0x024E	0x4770    BX	LR
0x0250	0x04144001  	EXTI_PR+0
0x0254	0x180C4001  	GPIOE_ODR+0
; end of _EXTIPB6
;__Lib_System_105_107.c,388 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x0528	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x052C	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x0530	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x0534	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [58]    ___FillZeros
0x018C     [108]    __Lib_System_105_107_SystemClockSetDefault
0x01F8      [20]    ___CC2DW
0x020C       [8]    ___GenExcept
0x0214      [36]    _TIMER2_ISR
0x0238      [32]    _EXTIPB6
0x0258     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x03B0     [356]    _main
0x0514      [20]    __Lib_System_105_107_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0528      [16]    __Lib_System_105_107_APBAHBPrescTable
