================================================================================ 
Commit: 8e51ab14f23baf7727e0aa548f8baae7455d7822 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:58:10 2021 +0530 
-------------------------------------------------------------------------------- 
Updated Doxygen and SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: 4545665e3e40ece0b9a3044575da4f5f17d51955 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:43:15 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID

Added ucode for C0 stepping.

Hsd-es-id: N/A
Original commit date: Mon Oct 11 17:34:13 2021 +0530
Change-Id: If3e0a65f7d5d7acfe5c602060915c7ed4f5f750a
Original commit hash: 9338ae7fab57dc7a1a14889087162396b72d3375

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: dc9f39567b3232895987ab617aed2ae60fd50231 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:43:12 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2421_00

Hsd-es-id: N/A
Original commit date: Mon Oct 11 08:47:52 2021 -0700
Change-Id: I39479e2877d11cef801039a2054aaf30c544b6e4
Original commit hash: c079e401214008a15ca4bacf998bf38802add077

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5603b84e68dfc83f2bfad8cfd9813ee9c689dfb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:43:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Fix the External_Linux build error

Original commit date: Mon Oct 11 18:56:00 2021 +0530
Change-Id: I132e10329602cb08977d96c380238da9e06d7793
Original commit hash: 06a2aed7921d3134d5d1c8447b3b20d46e57cb2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c

================================================================================ 
Commit: d39777b7fe3e20ef30c1bd553f4ca3d7bf6448d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:43:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Added new microcode for ADL-P L0 Production patchID 0x0000040d

Hsd-es-id: NA
Original commit date: Mon Oct 11 11:38:39 2021 +0530
Change-Id: Ia4cef800ca0f4244910ad94747070b645fcc78ec
Original commit hash: 382c470c474dfd9283dbc9679ea8c20cda0f8031

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8bb20a71bc9dae68858f8903d90d99d037073730 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:43:07 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 11 01:24:09 2021 -0700
Change-Id: I2e6ef25a44d9390beb4fa7caf4d497b66ca3f53e
Original commit hash: d1de3e465238d26778ceab815bc379a277f17bb8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8bb6d5eac5db08967ca763491fee8989d1bc3316 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:43:06 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.227

(cherry picked from commit 087553e7d68b9db9b28781db2d9c3cd8ae0dbc7e)

Mon Oct 11 07:49:52 2021 +0000
Original commit date: Mon Oct 11 07:49:52 2021 +0000
Original commit hash: 4ea0676e30b6b1e4b5ab72499a368918e18a56bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c3e6c3241bbb9d1c3aafea808c193054d3370622 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:43:03 2021 +0530 
-------------------------------------------------------------------------------- 
ADL DT fuse down PD value - Platform CCB [VR POR]
- Update for ADL S Fuse down PD values.

Hsd-es-id: 22013950527
Original commit date: Wed Oct 6 16:48:07 2021 +0530
Change-Id: I5a6ec6599efc22a361906cd495aed0887fe24f6e
Original commit hash: 3fc9eb2f64b4576a395df5882c5a1990f138cb52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 0d429935d8ae165bef5b564e2dbd3e5ea3399865 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:43:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M]: Update defaults of Flash settings.

Update defaults of Flash settings. Fixed YB issue on ADLS.

Hsd-es-id: 16014849123
Original commit date: Wed Oct 6 01:30:12 2021 -0700
Change-Id: I310136b93c963b17d9ddcfdf7c7dfae71b9ac4d0
Original commit hash: 4f36b2c8a4ece38541e36110402f02eb0b67122f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: e46e6713b73476412aeb80229cb7f734aec9536f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:59 2021 +0530 
-------------------------------------------------------------------------------- 
Dekel Recipe and nFTS value modification to address L0s Gen1 failures

Hsd-es-id: 16014535372
Original commit date: Tue Aug 31 12:51:39 2021 +0530
Change-Id: I8efb2192dfe8116fb58258ec8d203901100ab50e
Original commit hash: 7aa2a27bb104a6e7d34f4e38dcd5dadb01760786

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c

================================================================================ 
Commit: aab4d31ee8d8ef9d302c4e08cca5e419234ae566 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:58 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2417_00

Hsd-es-id: N/A
Original commit date: Sun Oct 10 08:49:36 2021 -0700
Change-Id: Ia4b2400e1f8412a05d6d02ea178c246d1f4bf295
Original commit hash: 6158fbe61a4a085633d5b718f1a36c29ccf6beb8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f1b49afab5acccc6acd24e93f6f7bd2b510d4f41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:56 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 10 01:25:14 2021 -0700
Change-Id: Ieeceeb567c61a261279fe2c974298f943461a45a
Original commit hash: 001bb167bdac1db544e369d117c4e73b08b73547

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 337630486e463c0c9b0591e54bc641832fa0abc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:54 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2416_00

Hsd-es-id: N/A
Original commit date: Sat Oct 9 08:53:11 2021 -0700
Change-Id: I0d09b04e6fd6daadfa2982a38a2b97f96650d364
Original commit hash: 2ada8d5f6c2baeac75ed518834dfeeef276a1bb0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8d818df7336d9d703223b1c9d7dcfdeced0deea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:52 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 9 01:24:12 2021 -0700
Change-Id: I32bcdb7a3c3702fd7a2a85009c506efbf4caa157
Original commit hash: 368e06bb5382dbc7523f1682fdeefd3b8aaa7348

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d10fc164d3ecc911917e7f346fe8fc1202fde217 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.226

(cherry picked from commit fc87c88b63ae498065972e378e458bb66f4e41f1)

Sat Oct 9 04:23:12 2021 +0000
Original commit date: Sat Oct 9 04:23:12 2021 +0000
Original commit hash: 96bf3c8b9349f7bea2603f865179475ce6bfe73f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97793dafeb04bedf5b486e573e1d36c15abbbb81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014426299][ADL-M ADL-P | LP5] AC VOC for LP5

[Feature Description]
Add support for AC VOC to LP5.
The feature is called from PerBit1DCentering() and VocCalibration()

[Impacted Area/platform]
ADL-P, ADL-M

Registers impacted: Phy

Hsd-es-id: 16014426299
Original commit date: Thu Aug 19 12:10:07 2021 +0300
Change-Id: I7f4c81479a7207bf7f7bbdfed86c1ca5359f8ac7
Original commit hash: 5d92d22ad17c4a54789f70604c777f79d2a71bd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 3fd2b18a05e9a432878bfbefb43b3b13ac3405be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:47 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.225

(cherry picked from commit 1612f2b5d7b27bbfb9061c3263d0a63ef0705bdf)

Fri Oct 8 20:58:58 2021 +0000
Original commit date: Fri Oct 8 20:58:58 2021 +0000
Original commit hash: 584069a9dbce7dd78d99d815d7c58115996f0521

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4dec7f6ba9a8382e57c1ec1ed0b0551cdc7a2e08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:46 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16014914564][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] S3 flow stuck at post code 0xAB03 when only one DIMM (MC1) populated

[Issue Description]
MRC publishes 'Total Memory Width' available across all controllers/channels through MEMORY_INFO_DATA_HOB.
BIOS use this information to send BIOS_MAILBOX_INFORM_GRAPHICS_MEMORY_CONFIG command to pcode to enable
'dynamic graphics branding'. On S3 path MEMORY_INFO_DATA_HOB is not published by MRC and hence mailbox
command is not sent to pcode which results in hang during S3 exit.

[Resolution]
Publish MEMORY_INFO_DATA_HOB on S3 path similar to other boot flows.

[Impacted Area]
ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Register Impacted]
None

Hsd-es-id: 16014914564
Original commit date: Fri Oct 8 20:34:40 2021 +0530
Change-Id: Ide73e2d0b9dae978a1ec2cee2775442d71895fbf
Original commit hash: 7f94c4db40bca04f5bb0e77ac40d9b22b015341a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 3ea70c4d372c27cd30fcba8347ba67061351e5ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:44 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.224

(cherry picked from commit 8f7acf8db86121b4447b45d3c0dc625e0a227da6)

Fri Oct 8 18:50:14 2021 +0000
Original commit date: Fri Oct 8 18:50:14 2021 +0000
Original commit hash: 6e308fc66ad23c15fd3dccec4161e0e2f0e33865

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 13b0266980ff6367ee98a700b2c5eafaa13092d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:42 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Adding a PCD check for OneClickRecovery WLAN profile sync capability enabling in SMBIOS table 130.

BoardPkgPcdUpdate.dsc: Adding platform PCD check to only set profile sync PCD to true for proper platforms, ADLP and beyond.
OneClickRecovery.c: Check if profile sync PCD to set OCR ProfileSync capability in SMBIOS table 130 accordingly.

Original commit date: Thu Oct 7 14:59:06 2021 -0700
Change-Id: Ia751dbe78b8066fb1777cbbc22d2a9b3aec6ae99
Original commit hash: 9f4d9a1ca2bfad142318ba0db3f4c494e9870669

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c

================================================================================ 
Commit: f8c80a5ca1852bbcb9ae03027c44160d9504689d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010070344][ADL-S ADL-P ADL-M | DDR5] Run DRAM DFE for all frequencies when DIMM is mixed.

[Feature Description]
1. Run DRAM DFE for all frequencies when DIMM is mixed.

[Resolution]
1. Run DRAM DFE for all frequencies when DIMM is mixed.

[Impacted Area]
DDR5 Mixed DIMM Configuration

[Register Impacted]
DDR5 DRAM

Hsd-es-id: 15010070344
Original commit date: Fri Oct 8 12:16:51 2021 +0800
Change-Id: Ib7056268d2854ead6a170746798bf6b0ac1e91b9
Original commit hash: 0c40c6780438eabb0b85f5caf696c57dee3709f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 980bc78bf704a706dbbcd716aad10c6ba3750ac9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:39 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] upstream/downstream design dGPU always keep ON problem."
We are reverting these changes as they are breaking DG-2 config

This reverts commit 912d1b72e3b6f7d3e268bb6760e278cca7e8a341.

Hsd-es-id: 15010064368
Original commit date: Fri Oct 8 10:05:14 2021 -0700
Change-Id: I34600d6900c92530e541f835728609e9407d48df
Original commit hash: a1528cd60123ccd4b5d3a6a7f57c657d8bdfa7b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 37b8ee9dad37708f98e45d0613dbb0ae0e54aff0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:37 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD"
We are reverting these changes as they are breaking DG-2 config

This reverts commit ebc4bf444c4f4857cc28a427828449fa7ca7a382.

Hsd-es-id: 15010064368
Original commit date: Fri Oct 8 10:02:58 2021 -0700
Change-Id: I28e901af004f93c4752d52173855ef243687e690
Original commit hash: 40efb41287cfedba367f8b65c2e5e7e52bbd47d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 03d35f9acf67f8b406757483bae695f7196ac4f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:36 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2415_00

Hsd-es-id: N/A
Original commit date: Fri Oct 8 08:49:00 2021 -0700
Change-Id: I84ed1a884a7ba5fdc114622e1c4c72adcfa67570
Original commit hash: 86b2a06e4d88c935038f7b507490289d82996d68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b25894404b03484b7b6c8e5f415affc5dd7325da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:34 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.223

(cherry picked from commit 15cfd0aac03879c157d04d76547f1341e93fa42a)

Fri Oct 8 14:29:11 2021 +0000
Original commit date: Fri Oct 8 14:29:11 2021 +0000
Original commit hash: 2af4931685bc7648880eec6f8c108fc3602dac98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 76c65ce75d5ac860a55ff771cae27dfb04261951 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:32 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014913554][ADL-P ADL-M | LP5] Disable Dynamic Pi Clock Gating

[Issue]
  Machine Check errors observed in ADL-M Setup with DRAMs specific Vendor.

[Resolution]
  Disabed it for the R0 Stepping.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014913554
Original commit date: Fri Oct 8 17:35:29 2021 +0530
Change-Id: Iec94937e1fd792755b02ee91c52b51690af05684
Original commit hash: 6e55711b14df9dee982b7cda2663276636a336d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0361743bf44c8483a89660098f8cf231d674f136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:31 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.222

(cherry picked from commit 4f3a5d944fab725f3526e2525587cb7bf6b204b3)

Fri Oct 8 14:12:36 2021 +0000
Original commit date: Fri Oct 8 14:12:36 2021 +0000
Original commit hash: fd9ccd30f1ce0a74383a291179465d06dbe03b14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 75a79f6a959477caa6c7cf689d28313d6e5a61c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014843845][ADL-M ADL-P | LP4 LP5 DDR5] SAGV Points update for PRQ

[Feature Description]
SAGV points update for LP4 {f2667 G4, f3733 G4, f4267 G4, f4267 G2}
SAGV points update for LP5 {f2400 G4, f4800 G4, f5200 G4, f5200 G2}
SAGV points update for DDR5 {f2000 G2, f4400 G4, f4800 G4, f4800 G2}

SAGV points update for LP5 on T3 RVP board:

Single Rank: {f2400 G4, f4800 G4, f5200 G4, f5200 G2}
Dual Rank: {f2400 G4, f4400 G4, f4800 G4, f4800 G2}
.
[Impacted Area]
 ADL-P ADL-M | LP5 LP4 DDR5

[Registers impacted]
 MC and PHY

Hsd-es-id: 16014843845
Original commit date: Thu Sep 30 16:29:53 2021 +0530
Change-Id: I09a3c09754974421b9d0719a088bb4771b8481c8
Original commit hash: 7781a8dbac0128c2b7a87abfa29a6719c7806d5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e2da85bee31f424193fdcf6e87c2f045078c9d63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:28 2021 +0530 
-------------------------------------------------------------------------------- 
[RPE]: Remove restricted Tag for PcdRemotePlatformEraseSupport to available for external platform pkg
Removed #ME: Restricted tag

Hsd-es-id: 16014910582
Original commit date: Fri Oct 8 14:46:22 2021 +0530
Change-Id: Ida7de7c1d932b2bf58adef71bb5dc2aedcefc9f3
Original commit hash: 3af8cdec682387e916173b49a49a9b3beb1b2562

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: ab50ec6d162e0a687a5b8e969be69ba2f971a2f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:26 2021 +0530 
-------------------------------------------------------------------------------- 
Features/RPE:Remote Platform Erase - BIOS to report on ConfigurationDataReset boot option support

Set the Bit 7 in Byte 2 of Remote Control Capabilities structure

Original commit date: Thu Oct 7 21:25:08 2021 +0530
Change-Id: I131c045e63c3b44838dd1b224e5b65111e40de84
Original commit hash: 117c50009ff7210361a9a01448f453e3fd25cc2a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.c
AlderLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.inf

================================================================================ 
Commit: 862a7981ac5fdb5776fad960d16860c63318fd07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:23 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 8 01:42:33 2021 -0700
Change-Id: I82a4526fbced40713b7a0fb7dd91165c175e1194
Original commit hash: bedb76470af6119d52affcf1495b4fa409581cd0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 260fc692a0765585edfa2551929dbcc9343199ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:21 2021 +0530 
-------------------------------------------------------------------------------- 
[Manageability] Remote Secure erase failing on Intel SSD with error as 'unsupported'

When OPAL admin password reverted, get new ControllerData

Original commit date: Mon Oct 4 17:24:45 2021 +0800
Change-Id: Ia54987d0ea9c99d9e081150c799570fa7bee8e6b
Original commit hash: f9e5301fb1f62be481e006ae103a6664bef75a9f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c

================================================================================ 
Commit: 56a6bbfa93ee65564f74a0c8a1aac4658ef61114 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:20 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] In S14 board, with PS_ON enabled, on disabling PCIe root port 9, SPC is not getting power gated.

Set SI bit when disabling PCIe root port through setup options.

Hsd-es-id: 14015254769
Original commit date: Wed Oct 6 21:51:30 2021 -0700
Change-Id: I2ac7fbdb8e27a6d913826ceb17a9e175165f2aca
Original commit hash: 6a2df86a4437f3a9268bed0f866f7628d41bc890

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c

================================================================================ 
Commit: 6770fc1b05e5105d5660bf4b1065b0a94cfb66df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:17 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.221

(cherry picked from commit 2729b252d6098f95c7dd77566f260db75b175c2b)

Fri Oct 8 02:30:16 2021 +0000
Original commit date: Fri Oct 8 02:30:16 2021 +0000
Original commit hash: 96ae1180aa8a0392ca12d41dda0e8786f51021d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aadd0d82f8e55fe5012d62eeb2b94bec8ac4bef9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:15 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014902200][ADL-M ADL-P | LP5] Disable Read Equalization Training for LP5 freq < =2400

[Issue/Feature Description]
  Disable RxDFE Training for LP5 freq < =2400, to save Power as suggested by EV Team.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014902200
Original commit date: Thu Oct 7 13:25:11 2021 +0530
Change-Id: I6ccf907fc1c77430297b1b25d79fab54ffab96f6
Original commit hash: a0c48eaf8afc62472bfd5a6f6d1664848a1d961f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 3a3ac9158686120fe2ccbbbbccea6d4e45675fc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:14 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix the setup callback related to Rtd3Support

The Rtd3Support change would affect the StorageRtd3Support.
StorageRtd3Support should changed base on the Rtd3Support
value.

Hsd-es-id: 16014704063
Original commit date: Wed Sep 22 14:00:12 2021 +0800
Change-Id: Ia11ee408947285c0ac94c1634fb9ff3d6284a335
Original commit hash: 921910c2cef4a41b0857cf5d8b50a9288c44d08e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Setup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 65cc7c03eeb1ec4eea8cbd6f7001f17f48806ff4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:12 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.220

(cherry picked from commit b84094960e16603752aad8a33cbd4d5c46d03d13)

Thu Oct 7 19:15:21 2021 +0000
Original commit date: Thu Oct 7 19:15:21 2021 +0000
Original commit hash: 8f9be725048f89b7244fb6fea35cefe6b8cb2eb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2ab9cf7b540eff3746876ee38da1456dc935041e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:10 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14015262486][ADL-S ADL-P ADL-M | DDR5 LP4 LP5][Adjust Loopcount in SetupIOTest to account for the BurstLength]

[Feature Description]

 CPGC Loopcount numbers in MRC were defined originally for DDR3/DDR4 with BL=8.
 DDR5 and LP4/5 use longer burst length, hence to get the same amount of UI toggles we need less cachelines.
 Adjust effective loopcount in SetupIOTestBasicVA per technology:
  DDR5  (BL16): divide by 2
  LP4/5 (BL32): divide by 4
 This is done in order to reduce MRC runtime while still providing adequate CPGC stress.

[Impacted Platform]
 DDR5 LP4 LP5

Hsd-es-id: 14015262486
Original commit date: Fri Sep 24 10:12:49 2021 -0700
Change-Id: I2cc92d6569d5feeb14f209be33a6938bb4562468
Original commit hash: 1aef7e7be158d8871d135c83c471f07d170511a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: fc1fda85a2028507e0a681b3f4a69d5e1ff91366 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:08 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.219

(cherry picked from commit 802bd14d1139f24e959611932838330c19bbf821)

Thu Oct 7 18:46:37 2021 +0000
Original commit date: Thu Oct 7 18:46:37 2021 +0000
Original commit hash: 1a6ce2643eda3e6b146ad50ed4752bd9e8e06bcd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4407747a251c28c4bd5efc3e24e6468aa36c161d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:07 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][1509615881][ADL-P ADL-M | LP5] SUT CAT error after restart with disabled memory on Channel B with post code 0x0A06

[Issue Description]
SUT hits CAT error in Fastboot path with MC1 channels disabled on LP5.
During Jedec Reset on Fastboot path MRC saves a copy of MRS FSM Control and Storage registers from Controller 1 Channel 3 and
use them to restore on all other channels after MRS FSM is run. If MC1-Ch3 disabled, MRC gets uninitialized MRS FSM Control/Storage
registers and using these uninitialized register values to restore on other enabled channels results in CAT error.

[Resolution]
Get saved copy of all MRS FSM Control/Storage registers and restore them individually after MRS FSM is run.

[Other changes]
1. Fix MR11 and MR12 programming delay values to meet minimum spec timing.
2. MR37 and MR41 are now initialized in MrcJedecInitLpddr5

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
MC

Hsd-es-id: 1509615881
Original commit date: Wed Sep 29 14:09:25 2021 +0530
Change-Id: I643e7b1a96c0f842448cefb7d3f2fb04a58885c4
Original commit hash: e04dace19fcca5f8de5fa066d5a87a563322a605

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4246487b5e3a537b5d08746dd2f977d55239fab9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:03 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2414_00

Hsd-es-id: N/A
Original commit date: Thu Oct 7 08:47:58 2021 -0700
Change-Id: Id062bf9cf9f27d55565e8ccce6b87c63d7e393e8
Original commit hash: 442cf3df32161d3014085d94e4cd542473eaad32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 53bac2b1298d9127c4f5bb84fdf980dadf8036fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:42:01 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.218

(cherry picked from commit 530778c82063f28a46faaaa30e43d6718286ae9c)

Thu Oct 7 10:03:36 2021 +0000
Original commit date: Thu Oct 7 10:03:36 2021 +0000
Original commit hash: e806718c977a70dab5f593faf2f56898b930d9eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ce146df2a1a076d678bf505a020c39b230922114 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:59 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014844489][ADL-P ADL-M | LP5 LP4 DDR4 DDR5] MRC pcit and cke configuration change for Mobile SKUs

[Feature Description]
  - Change following register configs based on PnP Team's recommendataion
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ignore_gt               = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ignore_vc1              = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.transaction_factor      = 0x3
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.good_page_close_weight  = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ph_weight               = 0x0
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.late_weight             = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.early_weight            = 0x2
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.change_range            = 0x3
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.max_pcit                = 1023
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.min_pcit                = 0x20
  mc_scheduler_mem_sb.pm_adaptive_cke_0_0_0_mchbar.min_pdwn_idle_counter    = 0x20
  mc_scheduler_mem_sb.pm_adaptive_cke_0_0_0_mchbar.max_pdwn_idle_counter    = 1535
  mc_scheduler_mem_sb.pm_pdwn_config_0_0_0_mchbar.ppd                       = 1

[Resolution]
Update the CSR value as the feature description

[Impacted Area]:
ADL-P ADL-M LP5 LP4 DDR4 DDR5

[Registers impacted]
  MC [x] PHY [] Both []

Hsd-es-id: 16014844489
Original commit date: Tue Sep 21 18:12:45 2021 +0530
Change-Id: I6f183dc06afcfd3e6496f4e0a66dcb4cc9518ae6
Original commit hash: 50ab1eb05f3429d0a1a7da792f4a55bc59951d18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: c6a4b749273bcee5d13d2b4fbed0c805185e1879 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:56 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update WiFi 1.2.9.21385 and BT 3.4.4

1.Update WiFi Driver 1.2.9.21385 to ADL-S/P
2.Update Bluetooth Driver REL 3.4.4 to ADL-S

Hsd-es-id: 22013926203, 22013939714
Original commit date: Tue Oct 5 09:59:02 2021 +0800
Change-Id: I2e388e9e1da0ae34db973c5cb2cef0adf6244fd4
Original commit hash: c3b6d5d4535c1065ad4dddebee715a7c0135acdc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf

================================================================================ 
Commit: 598af47f050e34cc3ee3cb81e1c94b1c2615a242 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:54 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 7 01:25:52 2021 -0700
Change-Id: I41d6093a072a37c58ab15b57a00606a8944d9822
Original commit hash: da043fc4f7c1ac0a9973779bc95f4a19d49a2d29

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a929aaf32e0657dbcd8de21658d85fdca7171436 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.217

(cherry picked from commit 611cdb1ec9fefe331f5b47dc1360e687c5429c9b)

Thu Oct 7 04:40:06 2021 +0000
Original commit date: Thu Oct 7 04:40:06 2021 +0000
Original commit hash: 6e89479278b2238b0a2f64f3436564a1e975b0ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f34221f07e3ba4a105f27fdbab85e16483c3a8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-M ADL-P | LP5] Update tMRR calculation formula in MRC

[Issue Description]
-> LPDDR-5 MRC uses static value in Mc Configuration
-> tMRR value is not scaled as per Wck:Ck Ratio

[Resolution]
Jedec has provided formula for tMRR calculation
tMRR = (RL + (BL/N_max) + RD (tWCKPST / tCK) + 2) * (Wck:Ck Ratio)

[Impacted Platform]
ADL-P ADL-M LP5

[Registers impacted]
  MC [x] PHY [] Both []

Hsd-es-id: 16014899363
Original commit date: Wed Aug 4 19:31:38 2021 +0530
Change-Id: I15667d651e008e4bd672681c85640ebae3ca4228
Original commit hash: 14aa5d4effd1540b85ec78c402cfcef8ebe2d5ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h

================================================================================ 
Commit: d273d5a2c9fa55867af9a0b293bac11290a2b404 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:47 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2413_00

Hsd-es-id: N/A
Original commit date: Wed Oct 6 08:49:02 2021 -0700
Change-Id: Ifef06a3ac6e9a7a89194d453ebaf3994ba66d4cf
Original commit hash: 4dce38203bd4482dc778a15587aea9855b4816b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 793fb87d65d7bcdd231d13711c49bc5fdc66e460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:45 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD

Hsd-es-id: 15010025468
Original commit date: Wed Oct 6 15:30:46 2021 +0530
Change-Id: I560addee91a4e466c66084e2d70abfd8b2ce6336
Original commit hash: b59ab88231286c59a9af1d4bbabf498b3a3737c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 61ecf5b606e9b8570665642022776a20a345812a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:44 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 6 01:30:50 2021 -0700
Change-Id: I52f5d92520f10981944f2f9e0310e63124761112
Original commit hash: 5422177c4e550daadfc89d49852ec3b0bb337d23

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8c8180dd00cf1f6e67e70c2ac89e5a75940b65ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:42 2021 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/ME: The LAN IP show 0.0.0.0 on WebUI after connect specific Tbt-dock and config F6 while ME config to vPro Essentials(ES/EVQS).

vProTbtDock should be supported in both vPro and vPro Essentials.

Original commit date: Tue Oct 5 12:22:34 2021 +0800
Change-Id: I1f8f7f80920189f010cec9a600c1a47e29859e85
Original commit hash: d706177cb8d0689437b0d44e65317f89c9f7c3fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: 9e21663fb7ff816b07260346e7dc63555629c61f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:39 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Debug bios getting PEI_Assert while booting to bios with bios v2404_00_230

Updated the code to execute PIPE query only if pcie lane is assigned to the pcie root port.

Hsd-es-id: 16014851762
Original commit date: Mon Oct 4 15:07:51 2021 -0700
Change-Id: I6110681072e3e3598fae3d87e562d5d5b1abd664
Original commit hash: f609bcb41f0188645c0e053fd5649d2fbb0bbfe7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 45fe61537ba30ae6475f9a85668bf9569a8a3434 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:38 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S AEP] : Dgpu Setup enable only for AEP
    - Fixed in BIOS.

Hsd-es-id: 16014847959
Original commit date: Fri Oct 1 11:49:50 2021 +0530
Change-Id: Ia7cdfa59778c08e26b882ed32e0d1be89edc80d7
Original commit hash: 8c180eb2a80a59b2f16be5cb5be2f0600b3a1634

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 98da898fb91bb135d91f3d2c729606b6647fb4f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:36 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2412_00

Hsd-es-id: N/A
Original commit date: Tue Oct 5 08:51:53 2021 -0700
Change-Id: Idd39e6942e9e2dc6a9cb1d7c23f0a2e0af497e40
Original commit hash: 4eb6917cc39b6f98cbfbd3492845fecff816cef0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a1d41272a3b57bf5c54f9eca1f7616a3fbfc3240 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:35 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 5 01:40:55 2021 -0700
Change-Id: Ia6ef638e1487b023f4fbd6a797ea680a388f9001
Original commit hash: 3e0b0675ca20eaf9737b963fb2fe1bfc11705dc2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7bb4e711ca1b5116d639aa239a779c1f43d260bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:33 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.216

(cherry picked from commit a3831688f943cbd9f438971696441499df0d0400)

Tue Oct 5 06:32:43 2021 +0000
Original commit date: Tue Oct 5 06:32:43 2021 +0000
Original commit hash: 9e19c66e138c908a3ea321dd482e03bd5a5e7034

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 52887c5de145a194b3453e5abea68791707544f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:31 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][ADL-P DDR5]CPGC based ReadMPR failed on 4800G4

[Issue Description]
  DDR5 Gear4 4800 fails in Early ReadMpr to get any response on MC1 CH1 Bytes2/3
  Failure Consistently occurs on CH1 Byte3

[Resolution]
  Receive Enable placement is incorrect , this is due to improper Read Preamble setting for Matched Mode and hence
  Preamble park for final Receive Enable value.
  We should have 2tCK_1110 preamble pattern for DDR5 Matched Path

[Code Change]
  Set 2tCK_1110 preamble pattern
  Also changed Preamble park to 128 instead of 64
  Additional change: Minibios was not populating Spd for CH1 on DDR5

[Registers impacted]
  MC [ ] Phy [ ] Both [ x ] Dram [ x ]

[Impacted Platform]
  ADL-P DDR5

Hsd-es-id: 16014849554
Original commit date: Fri Oct 1 14:35:48 2021 +0530
Change-Id: I6bd8e7c5224570e4944d5cf693dd2a031ebefff7
Original commit hash: af0140038b72b1baf67e557b013677859d48769e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 5b4cde19f903c4a7d3b3ff35bc6b0d31262d2b5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:30 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] - BIOS setup Fails to program PL1 \ PL2 overrides when Speed Shift (HWP) is disabled.

Correction added to keep the Turbo options enabled when either Speed Shift or Speed Step is enabled.

Hsd-es-id: 14015216513
Original commit date: Thu Sep 30 15:33:33 2021 -0700
Change-Id: I9e5df889e03f1498427c58d1e26284f2f74b7a64
Original commit hash: 3015d98f84752e2ac705958aebc8b29f0fbc9c23

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: d02c58e1dd699b2827b8fd36b11ee2dc5aa695c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:41:28 2021 +0530 
-------------------------------------------------------------------------------- 
Reverting all the commit which was cherry-picked to support the ADL-P/M dot labels

This reverts commit from 4c9fdb75b64fde8c22945b742d73ca7fad764c34 to e3d54cb727ce3db32344badb4d8fa47f9e4e798e

Hsd-es-id: NA
Original commit date: Mon Oct 11 11:43:20 2021 +0530
Change-Id: Ib310936565fba19485640d9c3bf31d9512deeccf
Original commit hash: b7522b0e3e9ca74671eeb07ffd42413eb9eb72fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 3e4ee79058979ca34b9375f85584f34b84a8e1bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:38:57 2021 +0530 
-------------------------------------------------------------------------------- 
Updated Doxygen

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: d9eb32d18a8864258f0823ac0824e8a19b536211 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:37:19 2021 +0530 
-------------------------------------------------------------------------------- 
Updating minor version of bios to 2411_02

Hsd-es-id: N/A
Original commit date: Fri Oct 8 15:36:44 2021 +0530
Change-Id: I404b54a09bcad07a51e423a28a08ec817e7693a6
Original commit hash: 4c9fdb75b64fde8c22945b742d73ca7fad764c34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2ab8774088fb5d8f691ebbbe1bbf78920b63d93f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:37:17 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] upstream/downstream design dGPU always keep ON problem."

This reverts commit 9728e2171269326f0c8b104dcd71f80536501c09.

Fri Oct 8 15:35:34 2021 +0530
Original commit date: Fri Oct 8 15:35:34 2021 +0530
Original commit hash: 3e503ffca22c588fdd8d7674d7d9635a8ab044e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: ae484ee3cff74fdc32e0952044d56a72853dab96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:37:15 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD"

This reverts commit c20c54683f808583d2b617ecdf8d534d0ad09b14.

Fri Oct 8 15:34:42 2021 +0530
Original commit date: Fri Oct 8 15:34:42 2021 +0530
Original commit hash: 58f0893bf6fad54d41358f755b4b395b0ab1f91c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 98ebc408553b15278fe719435f39c6ad91f6fb19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:37:13 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Update BIOS Minor Version to 2411_01

Hsd-es-id: NA
Original commit date: Wed Oct 6 17:32:20 2021 +0530
Change-Id: I9e95082b877d76d786f38512f277484477c4f7c4
Original commit hash: 46c17529c74d0e05af59a59b11d940272a6a53f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 133c93f6bd64d8b8fa96a7671637e956ae6d0beb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:37:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD

Hsd-es-id: 15010025468
Original commit date: Wed Oct 6 15:30:46 2021 +0530
Change-Id: I560addee91a4e466c66084e2d70abfd8b2ce6336
Original commit hash: c20c54683f808583d2b617ecdf8d534d0ad09b14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 6f499f8090ba6cd333853972c04a712b975befa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:37:09 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Debug bios getting PEI_Assert while booting to bios with bios v2404_00_230

Updated the code to execute PIPE query only if pcie lane is assigned to the pcie root port.

Hsd-es-id: 16014851762
Original commit date: Mon Oct 4 15:07:51 2021 -0700
Change-Id: I6110681072e3e3598fae3d87e562d5d5b1abd664
Original commit hash: e3d54cb727ce3db32344badb4d8fa47f9e4e798e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: fc0ddd228e9612c5ea27e16ca91064a25ba69b13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:35:10 2021 +0530 
-------------------------------------------------------------------------------- 
Updated Doxygen

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: c1178f9340fe89898c31ba91a54b1341d279431e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:34:25 2021 +0530 
-------------------------------------------------------------------------------- 
Updated SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4ec04e0c6d80c89c68623ffc9c7b0f5dd14bf12c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:34 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-P/M]: Update defaults of Flash settings."

This reverts commit 26309652a799fa6bf8948ca50118777d0382acc9.

Hsd-es-id: 16014849123
Original commit date: Mon Oct 4 04:15:27 2021 -0700
Change-Id: I7973011e4f7a2d07deb6012393ab7176426054cf
Original commit hash: 468ad2ce063ed930618624f25d259822484123d8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 8ce37d784866a9413b09cfdcfbbe8bb26b7fd299 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:33 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Multiple Fix in Serial io I2c Lib

- Added Clear Errors on every read/write to make sure TxAbort is clear
- Optimized I2C write and it will now issue 1us delay when Tx fifo is full
- Added additional check for I2C Activity as it turns out checking just for TX Fifo empty was not sufficient
- Added Recovery flows in case Timeout or Tx Abort was faced, in such cases I2C will be reinitialized.
- Moved SerialIoI2cIsTxFifoNotFull to STATIC
- Changed SerialIoI2cPrivateWrite return type to indicate when data was added to TX FIFO

Hsd-es-id: 14014880043
Original commit date: Fri Sep 17 13:24:36 2021 -0700
Change-Id: I206e8e41054e9fd71c8c414ecc2eba2d8f5e335b
Original commit hash: 9e82578bb5a93d6dfe0f24ca3eb8c962ff358c75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/SerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c

================================================================================ 
Commit: 5d939e42492adb57ddd2017a83c90a9de3b0529d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:31 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2411_00

Hsd-es-id: N/A
Original commit date: Mon Oct 4 08:48:29 2021 -0700
Change-Id: I949feec4ead52791a1cee7bc2a5cdeb9170420cf
Original commit hash: 954e8c552c1c855201e745ba5106505d1315bb34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0b263f4e8317187e74497250930d5faddeaf381b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:29 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.215

(cherry picked from commit bea54e65de3509c16f624129033aa2422cb1e6c3)

Mon Oct 4 12:26:13 2021 +0000
Original commit date: Mon Oct 4 12:26:13 2021 +0000
Original commit hash: f1f4adb11f1690be482ae7cbefabf92c6ea34065

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e36cd1b49725074f092df6e68241019e3f3245a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL P][RPLP][ADLS]V2405_01 daily ADP got hang up at 0054 after rest or S4 reume with release and debug build both, it also impacted V2407 RPLP and V2407 ADLS.

Revert "[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device"
This reverts commit 489b879aac2a2d7d0333b5dca8584a4b7cb860ff.

Hsd-es-id: 15010045803
Original commit date: Mon Oct 4 03:37:22 2021 -0700
Change-Id: I1ceb8b1630506f3d49e0ad389f6389981734708d
Original commit hash: 8cf9837ea659ffe79680c5ddab509da95742a432

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9a228212e789700931c263ee45a47a5dc3e057b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:26 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 4 01:25:12 2021 -0700
Change-Id: I7ce1402651ddb152d47fbb3df49141967b3a54e1
Original commit hash: ad0fa92ce2d0a2f4ccc6191c62afc3997832554e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 143bbd12a41e87976335d219da2ce1655299ad01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:24 2021 +0530 
-------------------------------------------------------------------------------- 
Deprecate BIOS option for GT PSMI

Hsd-es-id: 16014838244
Original commit date: Wed Sep 15 13:10:04 2021 +0530
Change-Id: I783a486327094ecdc6dad51abfd78b0269493280
Original commit hash: 93b02ecdb108a521fcc0803ba6ef34d8a57fac50

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 1b877c33b91a0d7445af2d3906c9cdcde0e7bdc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:22 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2407_00

Hsd-es-id: N/A
Original commit date: Sun Oct 3 08:51:28 2021 -0700
Change-Id: I71ad164b95a75cae90fb558939b43fca23ad3cd1
Original commit hash: fd705de3eba9d201daaf0bfcc2f231142f4f85e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 51ce92f494d101d666e8fa40c3a71a312850c456 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:21 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 3 01:24:17 2021 -0700
Change-Id: Ib25e370dd5e0402b0340848b0a560eae6a56757a
Original commit hash: bb65d471395994f66478c0771a1abd09f62be2ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e879c47bf46f2a6c314fcd862d67cc60ce23fb64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:19 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.214

(cherry picked from commit d6f34c0a9942c149dd3463b33d1dc2f957c138e7)

Sun Oct 3 05:41:51 2021 +0000
Original commit date: Sun Oct 3 05:41:51 2021 +0000
Original commit hash: 145f61cecf8d36172021f2ab4cb55a7b4deeeb0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7194d3bfca4ee4b5a5b699c7cb1746c908a30ef7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:17 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M ADL-P ADL-S | DDR4 DDR5 LP4 LP5] BIOS shows incorrect tcl trcd trp tras memory timing.

[Issue/Feature Description]
Memory timing parameters (tcl-trcd-trp-tras) are displayed for the last SAGV point. Instead, it should be the highest frequency SAGV point.

[Resolution]
Save memory timings when current frequency is higher than previous SAGV points for standard profiles only.

[Impacted Area]
ADL-P ADL-M ADL-S DDR4 DDR5 LP4 LP5

Hsd-es-id: 22012478082
Original commit date: Mon Sep 27 17:04:55 2021 +0530
Change-Id: Iad1226cd1e63b3c77c3c43780dc3a0d9ee862d1a
Original commit hash: 7586a04b8ef5fda094e0c3acb4f64f8d3d92d153

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: fe07274334ce45c483ecde632e90d66cc21bac9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:16 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.213

(cherry picked from commit 1778ccdc164a8317dcb374d6f20be8e45732be41)

Sun Oct 3 03:16:31 2021 +0000
Original commit date: Sun Oct 3 03:16:31 2021 +0000
Original commit hash: 7657d3058410ae48fc7e356b0d2b583b4e5a45e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8ee71ae2e8e46d6212cc3d9611d84b7ddba69aca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:14 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][NA][ADL-S ADL-P ADL-M | DDR5] skip ReadTimingCenteringJR training for freq < 3200

[Feature Description]
1. skip ReadTimingCenteringJR training for freq < 3200

[Resolution]
1. skip ReadTimingCenteringJR training for freq < 3200

[Impacted Area]
RxT

[Register Impacted]
PHY

Hsd-es-id: NA
Original commit date: Wed Sep 29 01:39:19 2021 +0800
Change-Id: Ibbd3657ba32622354d4f4d1ab9183c5c25c332d0
Original commit hash: cb5f1d7c73312bb384cf735d0ff4bd858a65a2d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: a32805c61d10dadbebab1607c286d500a2e4ce3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:12 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2406_00

Hsd-es-id: N/A
Original commit date: Sat Oct 2 08:50:59 2021 -0700
Change-Id: I4bb3dae8d665fe9eba77be362d8d5d1db27f1e07
Original commit hash: 1b9ac90492ac4d2aacb1893fc958ced592c0de0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f94a2520681389a11c10565fbcd57233509bc181 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:09 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 2 01:23:21 2021 -0700
Change-Id: Ic6b1c342325143e9c5b8ec29140f5a39b21df3f5
Original commit hash: 1d1808eccbe1e76f96345b259900c440faa9d5dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 910097bbfc84e1a35b7f8badd13b2fab6d4f7be8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:07 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010041419][ADL-S ADL-P ADL-M | DDR5] SMBIOS Type 17 reported should depend on the memory socket slot on system but not depend on the channels on the memory DIMM module

[Feature Description]
If a system includes memory-device sockets, the SMBIOS implementation includes a Memory Device structure instance for each slot according to the Memory Device (Type 17) of SMBIOS Spec,
whether or not the socket is currently populated. So the SMBIOS Type 17 reported should depend on the memory socket slot on system but not depend on the channels on the memory DIMM module.

[Resolution]
Implement the SlotMap according to the BoardId (4 slots for 2DPC boards and 2 slots for 1DPC boards).

[Impacted Area]
 SMBIOS

Register Impacted:
NA

Hsd-es-id: 15010041419
Original commit date: Tue Sep 28 21:26:59 2021 -0700
Change-Id: If6c772f843170a40b9d30db333a829c2a075811d
Original commit hash: 1467270d15c7f6317a0fa969e4726f4f9f8866a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c

================================================================================ 
Commit: be8299bbdc42e48f6afe5f37510c37b094204083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:05 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2405_01

Hsd-es-id: N/A
Original commit date: Fri Oct 1 08:49:31 2021 -0700
Change-Id: I2123484255bae17d32530037f11b48ffd688e323
Original commit hash: 50f968c837cba6529824bd940b069af03466b4b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dc3e7031730063a253faab0c01b2f6df9e98b003 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:03 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.212

(cherry picked from commit 93dc534b0ea0b9f43cbd8f302116d283bbd3d4c7)

Fri Oct 1 11:12:36 2021 +0000
Original commit date: Fri Oct 1 11:12:36 2021 +0000
Original commit hash: 1033446482f044769cf16f12da11244186099fe7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 53ae4e644b238c1f668d05023c3d38bee12cd280 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:32:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][RPL]: Enlarge FvSetupData Size for GCC Build

Enlarge FvSetupData Size for Gcc build fail

Hsd-es-id: 15010040494
Original commit date: Fri Oct 1 15:34:42 2021 +0800
Change-Id: I50db241f5cd4ea786ebdec1f505485a55699de16
Original commit hash: c4440e61e0d646310799f23c0c9788b566c68273

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Include/Fdf/SetupFv.fdf
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 7ba0423b80976753691043e7acd501598fd91282 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add all CPU stepping to release notes

Hsd-es-id: NA
Original commit date: Fri Oct 1 12:43:59 2021 +0530
Change-Id: I97d3975479c66c74b51963912326649a8a2f9702
Original commit hash: b09726d38542a1c87c87954ce2d8bf77f601cf7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9d165495234bcbd5fbc0da92b631b68cb2df624b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:56 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device

[Feature Description]
  With 1-Byte addressing, host must select page pointer to address entire
  1024B of non-volatile memory. It doesn't work with SPDWD enabled.

[Resolution]
  Set MR11[3] to enable 2-Bytes addressing for SPD5 Hub device.
  It is used in SPDWD mode to read SPD contents during run time.

[Impacted Area]:
  ADL DDR5

[Register Impacted]: SPD5_MR11

Hsd-es-id: 1509954226
Original commit date: Fri Sep 17 19:29:39 2021 +0800
Change-Id: I7b152b9743b3df29605e2ee59b4bcf63f284a713
Original commit hash: 23e35496030e236ed443ceb0f7d9cc8a210b069f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 05473efaa3e1641d543833db0ef164264c53d015 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:55 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.211

(cherry picked from commit 3a6e4f34b8e986c58379c9a568c2edd6a8412a1f)

Fri Oct 1 08:48:09 2021 +0000
Original commit date: Fri Oct 1 08:48:09 2021 +0000
Original commit hash: bbd31efd1aacdf0a5e1a5f62ba24db81f439343b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5b8850b810f756e6f72fde36445a5d09c693c5de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:53 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22013468311][ADL-S | DDR4 DDR5] Add support for non-POR 1DPC population on 2DPC board

Detect a non-POR 1DPC population on 2DPC board and reduce the speed.

(a) Add 3 new board types in MrcBoardType, and remove existing btDesktop2DpcDdr5:
  - btDesktop2DpcDaisyChain                // Daisy Chain, far DIMM should be populated first
  - btDesktop2DpcTeeTopologyAsymmetrical   // T-topology with asymmetrical DIMM routing, has particular DIMM population order
  - btDesktop2DpcTeeTopology               // T-topology with symmetrical DIMM routing, no particular DIMM population order

(b) Add new input parameter - FirstDimmBitMask (UINT8).
  MRC will use this parameter when board type is btDesktop2DpcDaisyChain or btDesktop2DpcTeeTopologyAsymmetrical.
  MRC will ignore this parameter for other board types (including btDesktop2DpcTeeTopology, as it has no DIMM population order, any DIMM can go first).
  This is a 4-bit mask, one bit per DIMM.

    Bit [0] - MC0 DIMM0
    Bit [1] - MC0 DIMM1
    Bit [2] - MC1 DIMM0
    Bit [3] - MC1 DIMM1
  For each MC, the first DIMM to be populated should be set to '1' in FirstDimmBitMask.
  This will allow full flexibility to define which DIMM should be inserted first on any kind of board.

(c) Add new input parameter - FreqLimitMixedConfig (UINT16)
  This allows OEM to override the reduced speed in mixed 2DPC config or non-POR 2DPC config.
  Default: 0 (Auto). Otherwise: speed in MT/s

(d) Add new item in MEMORY_INFO_DATA_HOB and MEM_INFO_PROTOCOL:
 BOOLEAN MemorySpeedReducedWrongDimmSlot;  // Can be used by OEM BIOS to display a warning on the screen that DDR speed was reduced due to wrong DIMM population

(e) MRC flow changes:
  - After SPD Processing, MRC will check the BoardType.
  - If 1DPC populated on any MC, and board type is btDesktop2DpcDaisyChain or btDesktop2DpcTeeTopologyAsymmetrical:
     - If actual DIMM population matches FirstDimmBitMask - continue as usual
     - Otherwise, limit the speed according to FreqLimitMixedConfig.
     If Auto, reduce by 1 bin for both DDR4 and DDR5, otherwise set the speed to FreqLimitMixedConfig.
     If the final resolved speed is less than POR 1DPC speed (meaning it was reduced), set MemorySpeedReducedWrongDimmSlot = TRUE.

- Remove btUser2, btUser3 - not used in ADL
- Rename btCRBDT to btDesktop1Dpc

 (f) Add support for mixed DIMMs in 2DPC
   - Add new item in MEMORY_INFO_DATA_HOB and MEM_INFO_PROTOCOL: BOOLEAN MemorySpeedReducedMixedConfig;
     // Can be used by OEM BIOS to display a warning on the screen that DDR speed was reduced due to mixed DIMM config
     MRC flow changes (for DDR4/DDR5 only):
      - After SPD Processing, MRC will check for a mixed config per channel, on all channels that have 2DPC populated.
      - If mixed config is detected:
         Limit the speed according to FreqLimitMixedConfig.
         If Auto, reduce by 1 bin for both DDR4 and DDR5.
         If not Auto, set the speed according to FreqLimitMixedConfig.
         If the final resolved speed is less than POR 2DPC speed (meaning it was reduced), set MemorySpeedReducedMixedConfig = TRUE.

 (g) Update Ddr5CccOdtTable2Dpc and Ddr5OdtTable2Dpc for 2DPC-1Rank-2Rank or 2DPC-2Rank-1Rank populated

Hsd-es-id: 22013468311 14014588799
Original commit date: Mon Jul 19 02:43:55 2021 -0700
Change-Id: I878f24d9cc1a19a5552d1c9557eace833eea975a
Original commit hash: 89dd170ddfb8f1fd70b98afaee0da05a54ee7e39

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: ee8b773a1d44ef31cb26976318ecbcacc7613545 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:49 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 1 01:23:12 2021 -0700
Change-Id: I41f5e5249d30ce4ebb70d6ac527ad9c94671cfc1
Original commit hash: 6f132996f54c85e121c4867f8bf727ef0eaae5a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c23ff49d60f7cfda8cbdfcd6eaeb2391571ba938 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:48 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2405_00

Hsd-es-id: N/A
Original commit date: Fri Oct 1 00:39:55 2021 -0700
Change-Id: I103bde7dd49bb6af71ec422321b70f8a1fd40b43
Original commit hash: 2c89c650562513e5b5d529b3ea856ea8ccfae699

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 77ab6a4a7e7fa94f31a42f1f6a116c6ed9ae3c39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:46 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL] PlatSamplePkg/Features/Dptf: New ACPI Device ID for each platform generation

Changed _HID for DPTF Participants based on the DTT requirement.

Hsd-es-id: 1509899484
Original commit date: Mon Sep 27 15:33:16 2021 -0700
Change-Id: I63f081eddfb6927537f0b622f388d22b50ab29f6
Original commit hash: 35120edf96442dedf19aa6c3db6afa9a87647726

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Hid.h
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen2Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen3Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen4Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen5Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

================================================================================ 
Commit: f9036c2c1784431e9b0c8210127bd2b0e7cf9f88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:44 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add following Upds to FSPM partial header.
CnviDdrRfim <- New

Hsd-es-id: 16014815177
Original commit date: Thu Sep 30 12:38:50 2021 +0530
Change-Id: I73b470528b1880ee9d3fc1c523ed0cd531ee65d1
Original commit hash: 0056a90bb33e04c0f7c556f7fdc580c5ddb65991

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: c0ca034cedb5ebdd115640976ca03470b72120be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][RPL] PeiDxeTpmPlatformHierarchyLib: Fix Klocwork issues.

- Only free Rand variable when the allocation was successful.
- Reorganized platform hierarchy configuration blocks to allow error
handling of the memory allocations. Upon error, the platform hierarchy
will be disabled.

Hsd-es-id: 14015210724
Original commit date: Tue Sep 28 16:47:55 2021 -0700
Change-Id: I4cb37d7ef254738b66e91aaf220f011bd7e1971f
Original commit hash: 7fbbedb792c5f48fc84dd6041b0563ae0290d0cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Txt/Library/PeiDxeTpmPlatformHierarchyLib/PeiDxeTpmPlatformHierarchyLib.c

================================================================================ 
Commit: 10cab48ea948205565d15f5b869b624365cce20c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:41 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][OC] Core Ratio Extension mode is not visible for ADL-S SBGA

Changed the condition check for the setup options from PlatformFlavor to PlatformType.

Hsd-es-id: 22013916780
Original commit date: Wed Sep 29 16:55:21 2021 -0700
Change-Id: I20d9bc3a4f8256e3a042ba2196e652f412dd063f
Original commit hash: b1446ea2dff11bc7a30ef2470e01c86156c28c52

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 650ed8fda8842ef2b7d57f6cb6580b443ff14700 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:39 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] Remove unused patch tables from ADL-P code

Hsd-es-id: NA
Original commit date: Thu Sep 30 16:32:30 2021 +0530
Change-Id: I3d5284fe29751a1aa50d132411cf5a7b0a868919
Original commit hash: 9ef97d00cd4c3771cc14105d6e478834c1de29d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h

================================================================================ 
Commit: 9cd27a973ff584801c2043675b96f52c3b14746e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][BGA] Fix the battery performance slider is not present in OS

Correct Pm Profile PCD value from desktop to mobile
Default value (desktop) will cause the OS to disable the battery slider.

Hsd-es-id: 14014439473
Original commit date: Wed Sep 29 16:13:31 2021 +0800
Change-Id: I1e88ec0f970309faf21a2df6affff871c4b9893d
Original commit hash: 8363037465eac6c442683eb74dd956a1e3fdf39e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 7207d2e42bd22abb58302565207fa8c1d944839c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:35 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.210

(cherry picked from commit cd9a9850ec7c63442ecb41e162d9c92e83d1542c)

Thu Sep 30 18:01:54 2021 +0000
Original commit date: Thu Sep 30 18:01:54 2021 +0000
Original commit hash: 812c13c842cc32a006c30560f5469a4bf97a45e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3971a495ff78ee372db7618482454e32b5f47b6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:33 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M | LP5]: FSP-OP 1 being set wrong after jedec reset in ECT

[Issue Description]
  Second call to JEDEC reset leads to the first MR16 Write with FSP-OP == 1.
  Simulation checker flags a timing violation due to not wating tFC.
  FSP-OP=1 is not expected.

[Resolution]
  When MRC switches to the high frequency via MrcLpddrSwitchToHigh(), MrcSetFspVrcg() updates the host structure value of MR16 to show that we are in FSP-OP=1.
  This is never changed before issuing the JEDEC Init sequence in subsequent MrcResetSequence() calls.
  Since ECT is completed, JEDEC Init uses the value directly from the host structure.

[Code Change]
  MrcJedecInitLpddr5() only has a single MR16 in its sequence which is intended to set FSP-WR=1.
  MR16 Host Structure value will change FSP-OP=0 and FSP-WR=1 before passing the data to Generic MRS FSM.

[Registers impacted]
  MC [ ] Phy [ ] Both [ ]

[Impacted Platform]
  ADL-M, ADL-P LP5

Hsd-es-id: 16014686385
Original commit date: Tue Sep 21 10:24:32 2021 +0530
Change-Id: I8f7457378b92c551d6068830cdfeb507afcc5097
Original commit hash: 0145137f8fa84c95eaf59320ef4fac483f188d50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: a9f5feae0c55d2c2dc132edcbdca09ec062ca3c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:30 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2404_00

Hsd-es-id: N/A
Original commit date: Thu Sep 30 08:51:21 2021 -0700
Change-Id: Ic28a55be51cb91929ee85ccbe8f97d51773d322f
Original commit hash: f6d30efd29043e8fdfc035cccda4dc86b78f8a72

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f094e7486ceab6d913c05b451a2a76d50580e65c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:28 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Features: Disable PcdNvmeRecoveryEnable and adjust code for NvmeRecovery

1. Use structure pointer to reduce copy memory
2. Disable PcdNvmeRecoveryEnable, enable it when sbga available
3. Add ClearUpdateProgress in NvmeRecovery
4. Move NvmeRecovery folder to CapsuleUpdate\Resiliency and renamed to NvmeBasedRecovery
5. Renamed Dxe to BiosResiliencyDxe

Hsd-es-id: 1509992233
Original commit date: Wed Sep 29 01:12:02 2021 +0800
Change-Id: I7cf0f63eceeacededb4b166c5d78c80c7c226888
Original commit hash: bb15f5b71c5c951e9ac1fe4e471c08090cae8485

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/Nvme14.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.h

================================================================================ 
Commit: dbaf036512ed7a196a60ea672b133400fa853668 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:26 2021 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1038

Hsd-es-id: N/A
Original commit date: Wed Sep 29 08:23:27 2021 -0700
Change-Id: I6f3d8829b1e7f20447eb79328175c2810e0fbb6c
Original commit hash: d3d5f0c65ac68ec09f8040e2744831d4f833762a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 2c4a5e7e298a6166ccb172c449e3ade4274ab465 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:24 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.209

(cherry picked from commit 19423db4781d341bb06bd90dd8f06f2b63cdd897)

Thu Sep 30 11:00:59 2021 +0000
Original commit date: Thu Sep 30 11:00:59 2021 +0000
Original commit hash: 57429b0586039606a56d580a9e022b88c2b99b91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2446c06936239b524e749d9eca001d90b8204004 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509893750][ADL] Add BIOS knobs for ECC testing

[Feature Description]
Due to bug in Tam access in Memory Controller 1, customer cannot inject ECC synthetically for ECC functionality testing.
We need to add 3 knobs:EccErrInjAddress, EccErrInjMask, EccErrInjCount.

[Resolution]
1. Add the three knobs
2. Program knob values into registers.

[Impacted Area]
ALL ADL

[Register Impacted]
MC

Hsd-es-id: 1509893750
Original commit date: Mon Sep 6 14:23:58 2021 +0800
Change-Id: I9839a95dce1051665a41a70e23c8e1ecfbcf4e9a
Original commit hash: 8a397734b29559726c0a5a0c3d65f489519460e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: fde23686456163edc529c805e366131b070e53d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:20 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]BIOS Work-around RCR to handle CPU xHCI PME_EN bit

PME_EN check as a part of _PS3 & set it if OS does not set

Hsd-es-id: 16013330907
Original commit date: Fri Sep 17 15:52:05 2021 +0800
Change-Id: Ica0015ac7f486b53e36f3ced2f292859002c1863
Original commit hash: 4bc836f9a18c7666c423f655c010e30937240688

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 16c2d9d5c0333ca9b73fcd13b201d881a5741c18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:19 2021 +0530 
-------------------------------------------------------------------------------- 
XmlCli: Knobs data overridden at runtime

Hsd-es-id: 14015098243
Original commit date: Tue Sep 28 12:28:38 2021 +0530
Change-Id: I088b88f514b51f2e4ce26adfc0f47de1c441e2b8
Original commit hash: e496bc53722efdf06c9ec898b00913a68f124972

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/XmlCliCommon.h
Features/XmlCliFeaturePkg/Include/XmlCliFeature.dsc
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/BiosKnobsElement.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c

================================================================================ 
Commit: 4277b8185dc6813bc10bb96965b1eb97a75fb028 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:17 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 30 01:38:06 2021 -0700
Change-Id: I976c2842dd5257cc512c14ffc64152a56108395b
Original commit hash: 9f46cad05bc2ebb48c7b528201f7b1750626e73d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 13dd409302f8e19c5435bf802c76be47e8ce0cf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:15 2021 +0530 
-------------------------------------------------------------------------------- 
RPL-Px PowerMeter support

For BoardIdRplPxLp5Erb & BoardIdRplPxLp5Rvp.

Hsd-es-id: 1509974758
Original commit date: Fri Sep 17 10:07:30 2021 +0800
Change-Id: Ibaccf552d0f879ac02de0dc4ac097e817f215a27
Original commit hash: 757694fec4c650bbf86c2c57de78dab7ea63d4bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: 246f1e0072b031e0fa7167b7b8ad1437e0b25b47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:12 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] RPL-Px board support #2: GPIO,CLock,USB and RTD3 Config

Hsd-es-id: 1509247225
Original commit date: Fri Aug 6 13:12:07 2021 +0800
Change-Id: Id6a35d289c556bea2594e22d6168429f491a0880
Original commit hash: dc554a7da78c8e36b4beb8332529cadcbbb74a49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpWwanRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplPxRvp.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 2e89a05b034c352ee842c903d6ed4ca35753a9b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:10 2021 +0530 
-------------------------------------------------------------------------------- 
RPL-Px board support #1: Add Sku & Board Id

Board ID 0x0A is for ERB, 0x0B for RVP.
Bom ID 0x01 is for PPV.
Create initial board support of RPL-Px,copy board config of ADL-P LP5 T4 CRB.

Hsd-es-id: 1509247225
Original commit date: Fri Aug 6 11:26:58 2021 +0800
Change-Id: I5fea6da40d36316db9a83a589e956c2057864185
Original commit hash: 4ce4688397e3463357e094c5580bc469a811c899

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 382c3215196ddfd486f4abdbc86ee98a95ac9a28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:08 2021 +0530 
-------------------------------------------------------------------------------- 
Package/Module: AlderLakePlatSamplePkg/CapsuleUpdate

Fix the bug of Bios capsule update failure due to wrong bios_svn number

Hsd-es-id: N/A
Original commit date: Mon Sep 13 10:43:37 2021 +0800
Change-Id: Ieb11f3743bd57c903af3f5bfee8c77da92c71530
Original commit hash: cf54010826ab7f3af74018e18c2281fcf62bf83a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 05f23a5da8d3f02be1c59778c4f7987625f732b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Support corrupted ACM capsule update to trigger recovery in 0T profile

[Description]
Support the FIT error report on ACM skip not supported case to prevent SUT
hang in 0 profile.
Others ACM FIT error need to trigger recovery through EC WDT.

[Change]
1. Exclude the ACM not supported case to prevent hang in 0 profile.

[Impacted Platform]
ADL

Hsd-es-id: 16014090762
Original commit date: Tue Sep 28 17:19:44 2021 +0800
Change-Id: I73ab793ecc02b8d43374cf951b03723800501d80
Original commit hash: adbf29e847bff0236fb674fba83e790bafbb3c49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c

================================================================================ 
Commit: 5d5e1cd98ed33d3ba5447302fdebf9b599ddef4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:05 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix PCIE LANE15~16 (Gen3/Gen4) function on B660 QS sample QXT2

Updated the code to perform PresetToCoefficient mapping for Controller Rp0, changed access type from primary to sideband

Hsd-es-id: 14015176406
Original commit date: Mon Sep 27 10:05:56 2021 -0700
Change-Id: I59185e14fed2ba3c816ec0eabdf50854222f5f0a
Original commit hash: 2fe3a33f1c06c11c95506089ce9e4ce448bc0601

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c

================================================================================ 
Commit: 0c22a4f3d834baa1543434771b0d24f216c7db7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:03 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2403_00

Hsd-es-id: N/A
Original commit date: Wed Sep 29 08:51:13 2021 -0700
Change-Id: I78bdb1c7ba3fb6da75d9cbccf6f159ac1b172328
Original commit hash: ead40aa44ac3b33a2c9a1e7877a74e738df7a07a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 85eb409d9d4b8f64c73e3b42338ef15149caa18b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M]: Update defaults of Flash settings.

Update defaults of Flash settings

Hsd-es-id: 1509372288
Original commit date: Wed Sep 15 00:53:14 2021 -0700
Change-Id: I59eea82ddfa196c86fe752edad691f303ccf5d08
Original commit hash: 7456c183603d9773018e5e85c0950e6725f0c77a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 97327e707af9d857a3d6205bcb65f383f8cb3cfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:31:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 29 01:45:38 2021 -0700
Change-Id: I411aae25bb6b5754d2947230e6a2ae5784c019fd
Original commit hash: 78ba73f6aa160bd802a34f7aade22922b8f7f4ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 86d2189ca90a3f8ea0403cb4f84db5df8f3b0a90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:58 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Set the retention value as per recommendation

- Retention to Low Current Mode (1.1V to.1.65V) = 0x2Bh = 43us
- Retention to High Current Mode (1.1V to.1.8V) = 0x36h = 54us

Hsd-es-id: 16014667051
Original commit date: Tue Sep 14 13:01:59 2021 +0530
Change-Id: Id7ddc324eb8daf1243f38e75d8da687988e3e4d9
Original commit hash: 15921c296655729a30f6757f1a186187dd39dc67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 3c30ee5bac34cc1388a2596d21e8b6427c8c7a21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:57 2021 +0530 
-------------------------------------------------------------------------------- 
[TBT][MR][Tigris] Device ID definition of MR HR 2C in RKL reference code is 0x1137

Modify Device ID definition MR_HR_2C to be 0x1133

Hsd-es-id: 1509344665
Original commit date: Tue Jun 22 10:24:59 2021 +0800
Change-Id: I201b3d4984eef48eef9c2486a03f0ad46a044f12
Original commit hash: bca6458a6377ad261aff426172117b0210c48306

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h

================================================================================ 
Commit: a8c5a3d5f401dbdcde8e0146a629100f8384954b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:55 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Core Naming- Change core names in BIOS to align with marketing direction to Performance-Cores and Efficient-Cores

Core names in BIOS to align with marketing direction to Performance-Cores and Efficient-Cores

Hsd-es-id: 22013733639
Original commit date: Thu Sep 23 17:26:31 2021 -0700
Change-Id: I8ccf73b342873919e508248eaf1174b4aedd509c
Original commit hash: 8e8dbfe6f1125556a431dd56756fbfd8c3a446b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/FusaSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 226d31eaf5540cd97f3f5fa224b401586fd3b33f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:53 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2402_00

Hsd-es-id: N/A
Original commit date: Tue Sep 28 08:48:50 2021 -0700
Change-Id: I5c0dfc8bdb180c338c4073eabac924a3b8979479
Original commit hash: b0cff9b18c435c03a6969523cc59a727969998c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0763ece23cbc99da254f960a09779301221e09c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:52 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Sep 28 01:27:17 2021 -0700
Change-Id: I8493388e4fd25d910500b988614deac0efd16a28
Original commit hash: f2a22df2e8b4be775c40185ddfd01a4e334d70d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fb94a1a535badae434f9a058b4537be1c53f2718 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:50 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Capsule update Resiliency: Support Resiliency in Monolithic FMP

1. If it's a resiliency BIOS, set PostBios update flag (UpdatingResiliency) in the end of monolithic update to trigger BIOS backup in the next boot.
2. Defer EC reset if it's a resiliency update to avoid disabling EC WDT.
3. When BIOS update if failed in the middle, disable TopSwap before returning.
4. Change the color of pop-up prompt in BIOS restore action.
5. Make ME Resiliency registration (set UpdatingMeResiliency) and BIOS backup/restore happen in the same boot.

Hsd-es-id: 16014635279, 16014544122, 16014644385
Original commit date: Mon Sep 27 11:23:19 2021 +0800
Change-Id: Ia1e0703e1b0dab3115c45dd28160bc04a39399e9
Original commit hash: 39eca49d8e8ba8f2834a1a380ad88b071344c650

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf

================================================================================ 
Commit: 2632bd3341f4cb24cdb31cfd39bfc54d37ad9b5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:48 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] Update I2C1A Pins definition.

Corrected to GPP_F12 (SCL) and GPP_13 (SDA)

Hsd-es-id: 16014796516
Original commit date: Mon Sep 27 17:13:01 2021 +0530
Change-Id: I54a11452ca03ea99a972df89084a0bafb4d67622
Original commit hash: 42a93ac861121854627a20ba52659d544c51b770

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h

================================================================================ 
Commit: 6b98c58c8e5a724b56e7617a37e62c49f76cd959 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:47 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLS][AEP] Rtd3 and Power Meter support for ADLS BGA AEP board

Rtd3 support Added for board
Power meter support added
Config Patch table updated

Hsd-es-id: 22013519375
Original commit date: Mon Aug 23 15:12:05 2021 +0530
Change-Id: I312f07c26ffa72be1dea2a3bd3647fa057acd052
Original commit hash: 5981623e195407d0e888cb390b536b9c1c49ad3d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBAepRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 407c4638adeafcd19a6132946365275994ac5df4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:45 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Updating PCH policy to utilize the right Thermal suggested setting variables

 - Switched SataThermalSuggestedSetting to TTSuggestedSetting
 - Switched TTSuggestedSetting to DmiSuggestedSetting

Hsd-es-id: 1509904593
Original commit date: Thu Sep 16 08:25:32 2021 -0700
Change-Id: I8f4d10e53e64af1a9553bc803b5c7824cc0f78a3
Original commit hash: bfcb0308ff6784cc08aaeaee94eea204a18d2ab8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: aa9cf6ea2c36258d3847a249322bf999ac798263 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] If Control Logic set to disable, the Link options->GPIO control will miss default option

Chipset->System Agent (SA) Configuration->MIPI Camera Configuration
Set "Control Logic 2" setup item as Disabled
will change to GPIO control option to "No Control Logic" (First option).

Hsd-es-id: 1509977920
Original commit date: Fri Sep 24 02:29:25 2021 +0800
Change-Id: If7477c03e84c5eba37b42dd750f59601797700cb
Original commit hash: a07bbaf7933680cada5e6454cbf145d2b3a5eefc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: ab6629e21a275a865b9709f59cc5e0dff90f85fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:40 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.208

(cherry picked from commit 5e77b9ed669d62ffb14108075f8f0defaf38f8a3)

Tue Sep 28 01:57:28 2021 +0000
Original commit date: Tue Sep 28 01:57:28 2021 +0000
Original commit hash: 2ef48f43e4991b3afee0f1cb0795c2cb53fb7116

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fcb303010aa76d0b95d9a98d32329baec91bbdd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014467861][ADL-P ADL-M | LP5 LP4] Enable DOP Gating

[Issue/Feature Description]
  Enable DOP Gating feature for Power saving in LPMODE.
  Its only applicable for LPMODE3

[Impacted Area]
  ADL-P ADL-M | LP5 LP4

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014467861
Original commit date: Tue Sep 21 23:04:32 2021 +0530
Change-Id: I38c9691bcd5c107ab005a46094d3cad5376bb54f
Original commit hash: 484ff178e7e967d3ac7f2f3b8b5b426e1c37f06b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ecb3855ff327a6e9484b3aedea0bd02c9d1c4737 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:36 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.207

(cherry picked from commit c8302f8475df7b31943a5b2088c68a88634b1dc1)

Tue Sep 28 00:49:11 2021 +0000
Original commit date: Tue Sep 28 00:49:11 2021 +0000
Original commit hash: 908f6a2b00e0818ef81a5ce225f5d79e50abc07b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 970c99cc87e96f3d4a354ba57c3998b6f6c5d103 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014726376][ADL-P ADL-M | LP5] Dynamic Pi Clock Gating

[Issue/Feature Description]
    Enable Dynamic Pi Clock Gating for LP5.
    By default, it was enabled for all other memory Technologies

[Impacted Area]
    ADL-P ADL-M | LP5

[Registers impacted]
    MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014726376
Original commit date: Tue Sep 21 22:34:13 2021 +0530
Change-Id: Icc2508d63186a46488b3b7f6cc2893a981359872
Original commit hash: 8755be6033e755c35d099eb4c4d0190d5859fa0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 9520d62a00d54328ec843f11e3f20af9f5bfdba0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 17 20:30:33 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2401_00

Hsd-es-id: N/A
Original commit date: Mon Sep 27 08:49:27 2021 -0700
Change-Id: I995c9807ffb068784ce4b25fd4aa1dcecf872150
Original commit hash: e04044c4c06d319baf3f9be86b3218755b836bca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
