// Seed: 3117011859
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wor id_1;
  assign id_1 = 1 - 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd31,
    parameter id_3 = 32'd17
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  input wire id_4;
  input wire _id_3;
  output wire id_2;
  input wire _id_1;
  supply1 [id_1 : id_3] id_6;
  assign id_5 = id_1;
  assign id_5[1] = -1;
  assign id_6 = 1;
  wire id_7;
  ;
  string id_8, id_9;
  wire id_10;
  wire id_11;
  localparam id_12 = 1;
  assign id_8 = "";
  assign id_6 = id_6;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_11
  );
  assign modCall_1.id_1 = 0;
  always @(id_4 or posedge -1'b0)
    if (1) begin : LABEL_0
      if (1) assign id_11 = -1;
    end
endmodule
