static int\r\nF_1 (\r\nT_1 * V_1 ,\r\nT_2 * V_2 ,\r\nT_3 * V_3 ,\r\nvoid * T_4 V_4 )\r\n{\r\nT_3 * V_5 = NULL ;\r\nT_5 * V_6 = NULL ;\r\nif( ( V_2 -> V_7 ) && ( ! V_2 -> V_8 ) ) {\r\nV_6 = F_2 (\r\n& V_2 -> V_9 ,\r\nV_2 -> V_7 ,\r\n& V_2 -> V_10 ) ;\r\n}\r\nif( ( ! V_2 -> V_7 ) && ( V_2 -> V_8 ) ) {\r\nV_6 = F_2 (\r\n& V_2 -> V_10 ,\r\nV_2 -> V_8 ,\r\n& V_2 -> V_9 ) ;\r\n}\r\nif( ( V_2 -> V_7 ) && ( V_2 -> V_8 ) ) {\r\nV_6 = F_2 (\r\n& V_2 -> V_10 ,\r\nV_2 -> V_8 ,\r\n& V_2 -> V_9 ) ;\r\n}\r\nif( ! V_6 ) {\r\nreturn 0 ; }\r\nV_5 = F_3 (\r\nV_3 , V_1 , 0 , - 1 , V_11 , NULL ,\r\nV_12 ) ;\r\nswitch( V_6 -> V_13 ) {\r\ncase V_14 :\r\nif( F_4 ( V_2 ) == V_15 ) {\r\nF_5 (\r\nV_1 ,\r\nV_2 ,\r\nV_5 , NULL ) ;\r\n} else {\r\nF_6 (\r\nV_1 ,\r\nV_2 ,\r\nV_5 , NULL ) ;\r\n}\r\nbreak;\r\ncase V_16 :\r\nif( F_4 ( V_2 ) == V_15 ) {\r\nF_7 (\r\nV_1 ,\r\nV_2 ,\r\nV_5 , NULL ) ;\r\n} else {\r\nF_8 (\r\nV_1 ,\r\nV_2 ,\r\nV_5 , NULL ) ;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn F_9 ( V_1 , 0 ) ;\r\n}\r\nstatic T_6\r\nF_10 (\r\nT_1 * V_1 ,\r\nT_2 * V_2 ,\r\nT_3 * V_3 ,\r\nvoid * T_4 V_4 )\r\n{\r\nT_5 * volatile V_6 = NULL ;\r\nvolatile T_6 V_17 = FALSE ;\r\nvolatile T_6 V_18 = FALSE ;\r\nint type ;\r\ntype = F_4 ( V_2 ) ;\r\nswitch( type ) {\r\ncase V_15 :\r\nF_11 {\r\nF_5 ( V_1 , V_2 , NULL , NULL ) ;\r\nV_17 = TRUE ;\r\nV_18 = TRUE ; }\r\nF_12 {\r\nV_17 = FALSE ;\r\nV_18 = FALSE ; }\r\nV_19 ;\r\nif ( V_17 ) {\r\nbreak;\r\n}\r\nF_11 {\r\nF_7 ( V_1 , V_2 , NULL , NULL ) ;\r\nV_18 = FALSE ;\r\nV_17 = TRUE ; }\r\nF_12 {\r\nV_17 = FALSE ;\r\nV_18 = FALSE ; }\r\nV_19 ;\r\nbreak;\r\ncase V_20 :\r\nF_11 {\r\nF_6 ( V_1 , V_2 , NULL , NULL ) ;\r\nV_17 = TRUE ;\r\nV_18 = TRUE ; }\r\nF_12 {\r\nV_17 = FALSE ;\r\nV_18 = FALSE ; }\r\nV_19 ;\r\nif ( V_17 ) {\r\nbreak;\r\n}\r\nF_11 {\r\nF_8 ( V_1 , V_2 , NULL , NULL ) ;\r\nV_17 = TRUE ;\r\nV_18 = FALSE ; }\r\nF_12 {\r\nV_17 = FALSE ;\r\nV_18 = FALSE ; }\r\nV_19 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif( V_17 ) {\r\nif( ( V_2 -> V_7 ) && ( ! V_2 -> V_8 ) ) {\r\nV_6 = F_2 ( & V_2 -> V_9 ,\r\nV_2 -> V_7 ,\r\n& V_2 -> V_10 ) ;\r\n}\r\nif( ( ! V_2 -> V_7 ) && ( V_2 -> V_8 ) ) {\r\nV_6 = F_2 ( & V_2 -> V_10 ,\r\nV_2 -> V_8 ,\r\n& V_2 -> V_9 ) ;\r\n}\r\nif( ( V_2 -> V_7 ) && ( V_2 -> V_8 ) ) {\r\nV_6 = F_2 ( & V_2 -> V_10 ,\r\nV_2 -> V_8 ,\r\n& V_2 -> V_9 ) ;\r\n}\r\nif( V_6 ) {\r\nif( V_18 == TRUE ) {\r\nV_6 -> V_13 = V_14 ; }\r\nelse {\r\nV_6 -> V_13 = V_16 ; }\r\nF_1 ( V_1 , V_2 , V_3 , NULL ) ;\r\n}\r\n} else {\r\nV_17 = FALSE ;\r\n}\r\nreturn V_17 ;\r\n}\r\nvoid F_13 ( void )\r\n{\r\nstatic T_7 V_21 [] = {\r\n#include "packet-atn-cpdlc-hfarr.c"\r\n} ;\r\nstatic T_8 * V_22 [] = {\r\n#include "packet-atn-cpdlc-ettarr.c"\r\n& V_11\r\n} ;\r\nV_23 = F_14 (\r\nV_12 ,\r\nL_1 ,\r\nL_2 ) ;\r\nF_15 (\r\nV_23 ,\r\nV_21 ,\r\nF_16 ( V_21 ) ) ;\r\nF_17 (\r\nV_22 ,\r\nF_16 ( V_22 ) ) ;\r\nF_18 (\r\nL_2 ,\r\nF_1 ,\r\nV_23 ) ;\r\n}\r\nvoid F_19 ( void )\r\n{\r\nF_20 (\r\nL_3 ,\r\nF_10 ,\r\nL_4 ,\r\nL_5 ,\r\nV_23 , V_24 ) ;\r\n}
