
AVRASM ver. 2.2.8  C:\Users\n3400\Documents\Atmel Studio\7.0\Lab4\Lab4\main.asm Wed Apr 09 23:30:58 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\n3400\Documents\Atmel Studio\7.0\Lab4\Lab4\main.asm(1): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\n3400\Documents\Atmel Studio\7.0\Lab4\Lab4\main.asm(1): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
                                 
                                 .include "m328Pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Data Segment (RAM Variables)
                                 .dseg
000100                           fan_on_off_state:    .byte 1		  ; Tracks if the fan is on/off
000101                           last_nonzero_duty:   .byte 1          ; Computed PWM value (0255)
000102                           scaled_duty:         .byte 1          ; Variable: 0 (0%) to 100 (100%)
000103                           old_pinb_snapshot:   .byte 1		  ; Stores a snapshot of the PINB register
000104                           oldAB:               .byte 1		  ; Stores past state information from two bits read from PIND 
000105                           dtxt:                .BYTE 6          ; 6-byte display buffer for "XX.X%"
                                 
                                 ; in flash memory
                                 .cseg
                                 .org 0x032c
00032c 4146
00032d 3d4e
00032e 4e4f
00032f 0020                      FAN_ON_MSG:     .db "FAN=ON ",0
000330 4146
000331 3d4e
000332 464f
000333 0046                      FAN_OFF_MSG:    .db "FAN=OFF",0
000334 4344
000335 003d                      DC_LABEL:       .db "DC=",0
                                 
                                 ; Interrupt Vector Table
                                 
                                 .org 0x0000
000000 c00a                          rjmp reset					; Jumps to the reset routine.
                                 .org 0x0006
000006 c043                          rjmp PCINT0_ISR				;PCINT0 is used to toggle the fan state
                                 .org 0x000A
00000a c05a                          rjmp PCINT2_ISR				; PCINT2 handles the rotary encoder.
                                 
                                 ; Reset Routine
                                 reset:
                                 	;Initializes the stack with pointer SPL and SPH with the address of the end of RAM
00000b ef0f                          ldi  r16, LOW(RAMEND)
00000c bf0d                          out  SPL, r16
00000d e008                          ldi  r16, HIGH(RAMEND)
00000e bf0e                          out  SPH, r16
                                 
                                     ; Setup LCD I/O by setting portB and portC pins
00000f e208                          ldi  r16, (1<<PB5) | (1<<PB3)
000010 b904                          out  DDRB, r16
000011 e00f                          ldi  r16, 0x0F
000012 b907                          out  DDRC, r16
                                 	; Small delay before initializing, then initializes, and clears the screen
000013 d17d                          rcall DELAY_100MS
000014 d0aa                          rcall LCD_INIT
000015 d0bd                          rcall LCD_CLEAR
                                 
                                     ; Initialize variables:
                                 	; fan off initially
000016 e000                          ldi  r16, 0         
000017 9300 0100                     sts  fan_on_off_state, r16
                                     ; Set scaled_duty to 50 (i.e. 50%)
000019 e302                          ldi  r16, 50
00001a 9300 0102                     sts  scaled_duty, r16
                                     ; Compute last_nonzero_duty = (scaled_duty * 255) / 100
00001c 9100 0102                     lds  r16, scaled_duty
00001e ef2f                          ldi  r18, 255
                                 	; r1:r0 = scaled_duty*255
00001f 9f02                          mul  r16, r18     
                                 	; quotient in r16  
000020 d14b                          rcall DIVIDE_100    
000021 9300 0101                     sts  last_nonzero_duty, r16
                                 
                                 	; Reads the state of PINB and PINB to initialize old_pinb_snapshot and oldAB
000023 b103                          in   r16, PINB           ; Read button port
000024 9300 0103                     sts  old_pinb_snapshot, r16 ; Save snapshot
                                 
000026 b109                          in   r16, PIND        ; Read encoder pins
000027 7108                          andi r16, 0x18            ; Mask PD3 & PD4
000028 9507                          ror  r16                ; Rotate down into bits0/1
000029 9507                          ror  r16
00002a 9507                          ror  r16
00002b 9300 0104                     sts  oldAB, r16           ; Save encoder state
                                 
00002d 9a55                          sbi  DDRD, 5              ; DDRD5 = PWM output (OC0B)
                                 
00002e b105                          in   r16, PORTB            ; Read PORTB
00002f 6001                          ori  r16, 0x01              ; Enable pull?up on PB0
000030 b905                          out  PORTB, r16
000031 b104                          in   r16, DDRB           ; Read DDRB
000032 7f0e                          andi r16, 0xFE              ; Set PB0 as input
000033 b904                          out  DDRB, r16
                                 
000034 b10b                          in   r16, PORTD            ; Read PORTD
000035 6108                          ori  r16, 0x18           ; Enable pull?ups on PD3/PD4
000036 b90b                          out  PORTD, r16
                                 
000037 e005                          ldi  r16, (1<<PCIE0)|(1<<PCIE2) ; Enable PCINT0 & PCINT2
000038 9300 0068                     sts  PCICR, r16
00003a e001                          ldi  r16, (1<<PCINT0)       ; Mask PB0
00003b 9300 006b                     sts  PCMSK0, r16
00003d e108                          ldi  r16, (1<<3)|(1<<4)     ; Mask PD3 & PD4
00003e 9300 006d                     sts  PCMSK2, r16
                                 
000040 e203                          ldi  r16, (1<<COM0B1)|(1<<WGM01)|(1<<WGM00)
                                                                 ; Fast PWM, non?inverting OC0B
000041 bd04                          out  TCCR0A, r16
000042 e002                          ldi  r16, (1<<CS01)         ; Prescaler clk/8
000043 bd05                          out  TCCR0B, r16
                                 
000044 e000                          ldi  r16, 0x00             ; Duty = 0
000045 bd08                          out  OCR0B, r16           ; Turn fan off
                                 
                                 	; Used to show the initial message on the LCD and enable interrupts
000046 9478                          sei
000047 d0ad                          rcall LCD_DISPLAY_FLASH
                                 
                                 	; Jump into main which is a endless loop
000048 c000                          rjmp main
                                 main:
000049 cfff                          rjmp main
                                 
                                 ; Interrupt Service Routines
                                 PCINT0_ISR:
00004a 930f                          push r16			;Saves register r16
00004b b103                          in   r16, PINB		;Reads PINB
00004c ff00                          sbrs r16, 0			;Skip if button is pressed
00004d c002                          rjmp _toggle_fan	;jump to toggle fan
00004e 910f                          pop  r16			;Restores r16 
00004f 9518                          reti
                                 
                                 _toggle_fan:
000050 9100 0100                     lds  r16, fan_on_off_state	;Load the current fan state
000052 e011                          ldi  r17, 0x01				; load 0x01 into r17 
000053 2701                          eor  r16, r17				;Toggles the fan state
000054 9300 0100                     sts  fan_on_off_state, r16	; store the updated state
000056 2300                          tst  r16					; Test if the state is off
000057 f039                          breq fan_off				; if the test is true, jump to fan_off
                                 
000058 9100 0101                     lds  r16, last_nonzero_duty	;Load the last non-zero duty cycle
00005a bd08                          out  OCR0B, r16				;Set duty cycle to the stored value
00005b d09e                          rcall LCD_UPDATE_FAN_STATE	;Update LCD with fan state
00005c d0b7                          rcall update_duty_display	;Update LCD with duty cycle
00005d 910f                          pop  r16					;Restore r16
00005e 9518                          reti
                                 
                                 fan_off:
00005f e000                          ldi  r16, 0					;Turn off fan
000060 bd08                          out  OCR0B, r16				;Turn off PWM
000061 d098                          rcall LCD_UPDATE_FAN_STATE	;Update LCD with fan state
000062 d0b1                          rcall update_duty_display	;Update LCD with duty cycle
000063 910f                          pop  r16					;Restore r16
000064 9518                          reti
                                 
                                 PCINT2_ISR:
000065 930f                          push r16
000066 931f                          push r17
000067 932f                          push r18
000068 933f                          push r19
000069 b73f                          in   r19, SREG			; Save the status register
00006a d006                          rcall handle_encoder	; Call the encoder handling function
00006b bf3f                          out  SREG, r19			; Restore the status register
00006c 913f                          pop  r19
00006d 912f                          pop  r18
00006e 911f                          pop  r17
00006f 910f                          pop  r16
000070 9518                          reti
                                 
                                 handle_encoder:
000071 b109                          in   r16, PIND          ; Read the PIND register (pins for encoder)
000072 7108                          andi r16, 0x18          ; Mask out irrelevant bits
000073 9506                          lsr  r16                ; Shift right three times to get proper bits
000074 9506                          lsr  r16				; Shift right three times to get proper bits
000075 9506                          lsr  r16				; Shift right three times to get proper bits
000076 9110 0104                     lds  r17, oldAB         ; Load the previous encoder state
000078 9300 0104                     sts  oldAB, r16         ; Store the new encoder state
00007a 2f21                          mov  r18, r17           ; Copy previous state to r18
00007b 9522                          swap r18                ; Swap nibbles of r18
00007c 702c                          andi r18, 0x0C          ; Mask the relevant bits
00007d 2b20                          or   r18, r16           ; Combine old and new states
                                 	; Compare with clockwise patterns
                                 	; If clockwise, branch to encoder_CW
00007e 3021                          cpi  r18, 0x01          
00007f f079                          breq encoder_CW        
000080 3027                          cpi  r18, 0x07        
000081 f069                          breq encoder_CW
000082 302e                          cpi  r18, 0x0E         
000083 f059                          breq encoder_CW
000084 3028                          cpi  r18, 0x08          
000085 f049                          breq encoder_CW
                                 	; Compare with counterclockwise patterns
                                 	; If counterclockwise, branch to encoder_CCW
000086 3022                          cpi  r18, 0x02          
000087 f049                          breq encoder_CCW        
000088 3026                          cpi  r18, 0x06          
000089 f039                          breq encoder_CCW
00008a 3029                          cpi  r18, 0x09          
00008b f029                          breq encoder_CCW
00008c 302d                          cpi  r18, 0x0D          
00008d f019                          breq encoder_CCW
00008e 9508                          ret
                                 
                                 encoder_CW:
00008f d003                          rcall inc_duty	;Increase duty cycle
000090 9508                          ret
                                 
                                 encoder_CCW:
000091 d017                          rcall dec_duty	;Decrease duty cycle
000092 9508                          ret
                                 
                                 
                                 ; New Duty Update Routines Using scaled_duty
                                 
                                 ; inc_duty: Increment scaled_duty by 1 (max 100), then recalc PWM duty.
                                 inc_duty:
000093 9100 0102                     lds   r16, scaled_duty	;Load the current scaled duty cycle
                                     ;Compare r16 with 100 and skip the next line if it equals 100
000095 3604                      	cpi   r16, 100	
000096 f089                          breq  inc_done
000097 9503                          inc   r16
000098 9300 0102                     sts   scaled_duty, r16	;Store the updated value back to scaled_duty
00009a 2f40                          mov   r20, r16        ; copy scaled_duty to r20
00009b ef2f                          ldi   r18, 255
00009c 9f42                          mul   r20, r18        ; r1:r0 = scaled_duty * 255
00009d d0ce                          rcall DIVIDE_100      ; Divide r1:r0 by 100; quotient in r16
00009e 9300 0101                     sts   last_nonzero_duty, r16	;Store the quotient in last_nonzero_duty
0000a0 9100 0101                     lds   r16, last_nonzero_duty	;Load it into r16
0000a2 9110 0100                     lds   r17, fan_on_off_state		;Load the fan state
0000a4 2311                          tst   r17		;Test if the fan is on or not
0000a5 f009                          breq  inc_skip_pwm	;If it is off skipp next line
0000a6 bd08                          out   OCR0B, r16
                                 inc_skip_pwm:
0000a7 d06c                          rcall update_duty_display	;Update the LCD with the new duty cycle
                                 inc_done:
0000a8 9508                          ret
                                 
                                 ; dec_duty: Decrement scaled_duty by 1 (min 0), then recalc PWM duty.
                                 dec_duty:
0000a9 9100 0102                     lds   r16, scaled_duty  ; Load the current scaled duty cycle into r16
0000ab 2300                          tst   r16                ; Test if scaled_duty is 0
0000ac f089                          breq  dec_done           ; If it's already 0, skip the decrement 
0000ad 950a                          dec   r16                ; Decrement scaled_duty by 1
0000ae 9300 0102                     sts   scaled_duty, r16   ; Store the updated value back to scaled_duty
0000b0 2f40                          mov   r20, r16           ; Copy scaled_duty to r20
0000b1 ef2f                          ldi   r18, 255           ; Load 255 into r18 
0000b2 9f42                          mul   r20, r18           ; Multiply r20 by 255
0000b3 d0b8                          rcall DIVIDE_100         ; Divide the result by 100
0000b4 9300 0101                     sts   last_nonzero_duty, r16 ; Store the quotient in last_nonzero_duty
0000b6 9100 0101                     lds   r16, last_nonzero_duty ; Load the calculated duty cycle into r16
0000b8 9110 0100                     lds   r17, fan_on_off_state ; Load the fan state (on/off)
0000ba 2311                          tst   r17                ; Test if the fan is off 
0000bb f009                          breq  dec_skip_pwm       ; If the fan is off, skip next line
0000bc bd08                          out   OCR0B, r16         ; Set the OCR0B register with the new duty cycle value
                                 dec_skip_pwm:
0000bd d056                          rcall update_duty_display ; Update the LCD with the new duty cycle
                                 dec_done:
0000be 9508                          ret                      
                                 
                                 
                                 ; LCD Subroutines 
                                 LCD_INIT:
0000bf 982d                          cbi PORTB, PB5			;Clear RS pin
0000c0 e003                          ldi r16, 0x03
0000c1 d029                          rcall LCD_WRITE_NIBBLE	;Send the first nibble
0000c2 d0e9                          rcall DELAY_200MS
0000c3 d027                          rcall LCD_WRITE_NIBBLE	;Send the second nibble
0000c4 d0e7                          rcall DELAY_200MS
0000c5 d025                          rcall LCD_WRITE_NIBBLE	;Send the third nibble
0000c6 d0e5                          rcall DELAY_200MS
0000c7 e002                          ldi r16, 0x02			;Load 4 bit mode into r16
0000c8 d022                          rcall LCD_WRITE_NIBBLE	;Send the fourth nibble
0000c9 d0c7                          rcall DELAY_100MS
                                 
0000ca e208                          ldi r16, 0x28              ; Set the LCD to 2 lines, 5x8 dots
0000cb d00b                          rcall LCD_WRITE_CMD        ; Send command
0000cc d0c4                          rcall DELAY_100MS          
0000cd e00c                          ldi r16, 0x0C              ; Display ON, cursor OFF
0000ce d008                          rcall LCD_WRITE_CMD        ; Send command
0000cf e006                          ldi r16, 0x06              ; Entry mode: Increment cursor, no shift
0000d0 d006                          rcall LCD_WRITE_CMD        ; Send command
0000d1 d001                          rcall LCD_CLEAR            ; Clear the display
0000d2 9508                          ret                        
                                 
                                 ;Clear the LCD screen and resets the cursor position
                                 LCD_CLEAR:
0000d3 e001                          ldi r16, 0x01
0000d4 d002                          rcall LCD_WRITE_CMD
0000d5 d0d6                          rcall DELAY_200MS
0000d6 9508                          ret
                                 
                                 ;Prepares the LCD to receive a command by clearing RS (Register Select) 
                                 ;and then calls LCD_WRITE_BYTE to send the command byte.
                                 LCD_WRITE_CMD:
0000d7 982d                          cbi PORTB, PB5
0000d8 d004                          rcall LCD_WRITE_BYTE
0000d9 9508                          ret
                                 
                                 ;Prepares the LCD to receive a character by setting RS (Register 
                                 ;Select) and then calls LCD_WRITE_BYTE to send the character byte.
                                 LCD_WRITE_CHAR:
0000da 9a2d                          sbi PORTB, PB5
0000db d001                          rcall LCD_WRITE_BYTE
0000dc 9508                          ret
                                 
                                 ;Sends an 8-bit byte to the LCD in two 4-bit nibbles. It first swaps the 
                                 ;nibbles in the byte, writes the high nibble, then writes the low nibble.
                                 LCD_WRITE_BYTE:
0000dd 931f                          push r17                   ; Save register r17
0000de 932f                          push r18                   ; Save register r18
0000df 2f10                          mov  r17, r16              ; Copy r16 to r17
0000e0 2f20                          mov  r18, r16              ; Copy r16 to r18
0000e1 9512                          swap r17                   ; Swap the nibbles in r17
0000e2 2f01                          mov  r16, r17              ; Move the swapped nibbles into r16
0000e3 d007                          rcall LCD_WRITE_NIBBLE     ; Write the high nibble
0000e4 702f                          andi r18, 0x0F             ; Mask the lower nibble of r18
0000e5 2f02                          mov  r16, r18              ; Move the lower nibble into r16
0000e6 d004                          rcall LCD_WRITE_NIBBLE     ; Write the low nibble
0000e7 d0a3                          rcall DELAY_100US         
0000e8 912f                          pop  r18                   ; Restore r18
0000e9 911f                          pop  r17                   ; Restore r17
0000ea 9508                          ret                        ; Return from subroutine
                                 
                                 ;Sends a 4-bit nibble to the LCD by combining it with the current state of 
                                 ;PORTC and writing it to the data pins, followed by toggling the 
                                 ;Enable pin (PB3).
                                 LCD_WRITE_NIBBLE:
0000eb b118                          in   r17, PORTC            ; Read PORTC into r17
0000ec 7f10                          andi r17, 0xF0             ; Mask the high nibble of PORTC
0000ed 700f                          andi r16, 0x0F             ; Mask the low nibble of r16
0000ee 2b01                          or   r16, r17              ; Combine the nibbles and send to PORTC
0000ef b908                          out  PORTC, r16            ; Output to PORTC
0000f0 9a2b                          sbi  PORTB, PB3            ; Set PB3 (Enable pin high)
0000f1 d099                          rcall DELAY_100US          ; Wait for 100 microseconds
0000f2 982b                          cbi  PORTB, PB3            ; Set PB3 (Enable pin low)
0000f3 d097                          rcall DELAY_100US          ; Wait for 100 microseconds
0000f4 9508                          ret                        ; Return from subroutine
                                 
                                 ;This subroutine flashes the duty cycle and fan 
                                 ;state on the LCD with a 100ms delay between each update.
                                 LCD_DISPLAY_FLASH:
0000f5 d01e                          rcall update_duty_display	; Update the duty cycle display
0000f6 d09a                          rcall DELAY_100MS
0000f7 d002                          rcall LCD_UPDATE_FAN_STATE	; Update the fan state display
0000f8 d098                          rcall DELAY_100MS
0000f9 9508                          ret
                                 
                                 ;Displays the fan state ("Fan ON" or "Fan OFF") on the second line 
                                 ;of the LCD. The text is selected based on the fan_on_off_state variable.
                                 LCD_UPDATE_FAN_STATE:
0000fa ec00                          ldi r16, 0xC0                 ; Load 0xC0 (second line, first column) into r16
0000fb dfdb                          rcall LCD_WRITE_CMD           ; Send command to set cursor to the second line
0000fc 9100 0100                     lds r16, fan_on_off_state     ; Load the fan state into r16
0000fe 2300                          tst r16                       ; Test the fan state
0000ff f019                          breq print_fan_off			  ; If the fan is off, jump to print_fan_off
000100 e5e8                          ldi ZL, LOW(FAN_ON_MSG << 1)  ; Load address of FAN_ON_MSG
000101 e0f6                          ldi ZH, HIGH(FAN_ON_MSG << 1)
000102 c002                          rjmp print_flash_msg          ; Jump to print the "fan on" message
                                 print_fan_off:
000103 e6e0                          ldi ZL, LOW(FAN_OFF_MSG << 1) ; Load address of FAN_OFF_MSG
000104 e0f6                          ldi ZH, HIGH(FAN_OFF_MSG << 1)
                                 print_flash_msg:
000105 c000                          rjmp LCD_PRINT_FLASH          ; Jump to print the message
                                 
                                 ;Loops through the characters of a message (either "Fan ON" or "Fan OFF") 
                                 ;and prints them on the LCD until the null terminator is encountered.
                                 LCD_PRINT_FLASH:
                                 PRINT_FLASH_LOOP:
000106 9105                          lpm r16, Z+                ; Load the next byte from the flash message
000107 3000                          cpi r16, 0x00              ; Compare with null byte 
000108 f011                          breq PRINT_FLASH_DONE      ; If it's the null byte end the message
000109 dfd0                          rcall LCD_WRITE_CHAR       ; Write character to LCD
00010a cffb                          rjmp PRINT_FLASH_LOOP      ; Loop for the next character
                                 PRINT_FLASH_DONE:
00010b 9508                          ret
                                 
                                 
                                 ; New Dynamic String Print Subroutine (from RAM)
                                 displayDString:
                                 dstring_loop:
00010c 9101                          ld   r16, Z+	;Loads the value at the memory address pointed by Z pair
00010d 2300                          tst  r16		;Test if r16 is zero and if true go to next line otherwise skip it
00010e f011                          breq dstring_done
00010f dfca                          rcall LCD_WRITE_CHAR	;Calls LCD_WRITE_CHAR to write the character in r16
000110 cffb                          rjmp dstring_loop
                                 dstring_done:
000111 9508                          ret
                                 
                                 ;is designed to store a value into memory and 
                                 ;increment the pointer (the Y register pair, r28:r29) after each call. 
                                 copy_to_buf:
000112 9339                          st    Y+, r19	; Stores the value from r19 into Y
000113 9508                          ret
                                 
                                 ; Redefine update_duty_display with Y pointer set-up.
                                 update_duty_display:
                                     ; Preserve registers including Y registers
000114 930f                          push r16
000115 931f                          push r17
000116 932f                          push r18
000117 933f                          push r19
000118 934f                          push r20
000119 935f                          push r21
00011a 93cf                          push r28
00011b 93df                          push r29
                                 
                                     ; Initialize Y pointer to destination buffer
00011c e0c5                          ldi  r28, low(dtxt)
00011d e0d1                          ldi  r29, high(dtxt)
                                 
                                     ; Get the scaled_duty (0100) from RAM.
00011e 9100 0102                     lds  r16, scaled_duty
                                 
                                     ; Use DIVIDE_10 to split r16 into tens and ones.
000120 2fe0                          mov  r30, r16      ; copy duty into r30
000121 d041                          rcall DIVIDE_10    ; r18 = tens, r17 = ones
                                 
                                     ; Build the display string in dtxt.
                                     ; dtxt = [tens][ones]['.']['0']['%'][0]
000122 3020                          cpi  r18, 0
000123 f021                          breq build_space2
000124 e330                          ldi  r19, '0'
000125 0f32                          add  r19, r18
000126 dfeb                          rcall copy_to_buf        ; store tens in dtxt[0]
000127 c002                          rjmp build_ones2
                                 build_space2:
000128 e230                          ldi  r19, ' '
000129 dfe8                          rcall copy_to_buf        ; dtxt[0] = ' '
                                 build_ones2:
00012a e330                          ldi  r19, '0'
00012b 0f31                          add  r19, r17
00012c dfe5                          rcall copy_to_buf        ; dtxt[1] = ones digit
00012d e23e                          ldi  r19, '.'
00012e dfe3                          rcall copy_to_buf        ; dtxt[2] = '.'
00012f e330                          ldi  r19, '0'
000130 dfe1                          rcall copy_to_buf        ; dtxt[3] = '0'
000131 e235                          ldi  r19, '%'
000132 dfdf                          rcall copy_to_buf        ; dtxt[4] = '%'
000133 e030                          ldi  r19, 0
000134 dfdd                          rcall copy_to_buf        ; dtxt[5] = 0
                                 
                                     ; Set LCD cursor to column 4 of line 1.
000135 e803                          ldi  r16, 0x83
000136 dfa0                          rcall LCD_WRITE_CMD
                                 
                                     ; Print the static label "DC=" from flash.
000137 e6e8                          ldi  ZL, LOW(DC_LABEL << 1)
000138 e0f6                          ldi  ZH, HIGH(DC_LABEL << 1)
000139 dfcc                          rcall LCD_PRINT_FLASH
                                 
                                     ; Print the dynamic string stored in dtxt.
00013a e0e5                          ldi  r30, low(dtxt)
00013b e0f1                          ldi  r31, high(dtxt)
00013c dfcf                          rcall displayDString
                                 
                                     ; Restore registers and return.
00013d 91df                          pop  r29
00013e 91cf                          pop  r28
00013f 915f                          pop  r21
000140 914f                          pop  r20
000141 913f                          pop  r19
000142 912f                          pop  r18
000143 911f                          pop  r17
000144 910f                          pop  r16
000145 9508                          ret
                                 
                                 ; Calculates last_nonzero_duty from scaled_duty and then calls update_duty_display.
                                 update_duty_pwm:
000146 9100 0102                     lds  r16, scaled_duty        ; Get scaled duty (0-100)
000148 ef2f                          ldi  r18, 255
000149 9f02                          mul  r16, r18               ; r1:r0 = scaled_duty * 255
00014a d021                          rcall DIVIDE_100            ; Divide r1:r0 by 100; quotient in r16
00014b 9300 0101                     sts  last_nonzero_duty, r16
00014d bd08                          out  OCR0B, r16
00014e 9508                          ret
                                 
                                 ; Performs: r17:r16  r19:r18
                                 ; Returns: Quotient in r21:r20 (r21:r20),
                                 ;          Remainder in r23:r22 (r23:r22)
                                 div16u:
00014f 2755                          clr   r21         
000150 2744                          clr   r20      
000151 2777                          clr   r23       
000152 2766                          clr   r22         
000153 e180                          ldi   r24, 16          ; Bit counter = 16
                                 div16u_loop:
000154 1f66                          rol   r22			; Rotate left remainder (r22:r23)
000155 1f77                          rol   r23
000156 1f00                          rol   r16			; Shift dividend left (r16:r17)
000157 1f11                          rol   r17
000158 0f44                          lsl   r20			 ; Shift quotient left
000159 1f55                          rol   r21
00015a 1762                          cp    r22, r18  ; Compare low byte of remainder with low byte of divisor
00015b 0773                      	cpc   r23, r19  ; Compare high byte of remainder with high byte of divisor
00015c f018                          brlo  div16u_skip
00015d 1b62                          sub   r22, r18	; Subtract divisor from remainder
00015e 0b73                          sbc   r23, r19
00015f 6041                          ori   r20, 0x01	; Set the corresponding bit of quotient to 1
                                 div16u_skip:
000160 958a                          dec   r24
000161 f791                          brne  div16u_loop
000162 9508                          ret
                                 
                                 ; Divides the 8?bit number in r30 by 10.
                                 ; Outputs: Quotient in r18 and remainder in r17.
                                 DIVIDE_10:
000163 2f4e                          mov   r20, r30        ; copy dividend into r20
000164 2722                          clr   r18             ; clear quotient (r18 = 0)
                                 DIV_LOOP:
000165 304a                          cpi   r20, 10
000166 f018                          brlo  DIV_DONE
000167 504a                          subi  r20, 10
000168 9523                          inc   r18
000169 cffb                          rjmp  DIV_LOOP
                                 DIV_DONE:
00016a 2f14                          mov   r17, r20
00016b 9508                          ret
                                 
                                 ; Divides a 16?bit number in r1:r0 by 100.
                                 ; Outputs: Quotient in r16; remainder is discarded.
                                 DIVIDE_100:
00016c 2700                          clr   r16             ; r16 will hold the quotient, initialize to 0
                                 DIV100_LOOP:
                                     ; Set up constant 0x0064 (100) using registers that support LDI (r20 and r21, which are >= r16)
00016d e040                          ldi   r20, 0x00       ; high byte constant = 0
00016e e654                          ldi   r21, 0x64       ; low byte constant = 100 (0x64)
00016f 1605                          cp    r0, r21         ; compare the low byte of dividend (r0) with 100
000170 0614                          cpc   r1, r20         ; compare the high byte (r1) with 0, taking carry into account
000171 f048                          brlo  DIV100_DONE    ; if dividend < 100, then done
                                     ; Copy the dividend from r1:r0 into a temporary pair (r25:r24)
000172 2d80                          mov   r24, r0
000173 2d91                          mov   r25, r1
                                     ; Now subtract 100 from this temporary dividend.
000174 5684                          subi  r24, 0x64       ; subtract 100 from r24 (r24 is >= r16 so it's allowed)
000175 e040                          ldi   r20, 0          ; set r20 to 0 for the next immediate subtraction
000176 0b94                          sbc   r25, r20        ; subtract with carry from r25
                                     ; Copy the updated result back to the dividend (r1:r0)
000177 2e08                          mov   r0, r24
000178 2e19                          mov   r1, r25
000179 9503                          inc   r16             ; increment the quotient
00017a cff2                          rjmp  DIV100_LOOP
                                 DIV100_DONE:
00017b 9508                          ret
                                 
                                 
                                 
                                 ;Prints a two-digit number with a leading zero if needed
                                 print2digit:
00017c 932f                          push  r18
00017d e02a                          ldi   r18, 10
00017e 2f00                          mov   r16, r16
00017f 2711                          clr   r17
000180 2f22                          mov   r18, r18
000181 2733                          clr   r19
000182 dfcc                          rcall div16u
000183 e300                          ldi   r16, '0'
000184 0f04                          add   r16, r20
000185 df54                          rcall LCD_WRITE_CHAR
000186 e300                          ldi   r16, '0'
000187 0f06                          add   r16, r22
000188 df51                          rcall LCD_WRITE_CHAR
000189 912f                          pop   r18
00018a 9508                          ret
                                 
                                 ; Delay Subroutines
                                 DELAY_100US:
00018b ec48                          ldi r20, 200 ; loads 320 w/ 200 then enters 2 nops before its decremented creating a 100 microsec delay
                                 DELAY_100US_LOOP:
00018c 0000                          nop
00018d 0000                          nop
00018e 954a                          dec r20
00018f f7e1                          brne DELAY_100US_LOOP
000190 9508                          ret
                                 
                                 DELAY_100MS: ;uses timer 1 by clearing ctrl regs and configures it at 256 to create 100ms delay
000191 e000                          ldi r16, 0
000192 9300 0081                     sts TCCR1B, r16
000194 9300 0080                     sts TCCR1A, r16
000196 e00c                          ldi r16, (1<<WGM12) | (1<<CS12)
000197 9300 0081                     sts TCCR1B, r16
000199 e304                          ldi r16, low(3124)
00019a 9300 0088                     sts OCR1AL, r16
00019c e00c                          ldi r16, high(3124)
00019d 9300 0089                     sts OCR1AH, r16
00019f e000                          ldi r16, 0
0001a0 9300 0084                     sts TCNT1L, r16
0001a2 9300 0085                     sts TCNT1H, r16
0001a4 9ab1                          sbi TIFR1, OCF1A
                                 DELAY_100MS_WAIT:
0001a5 b306                          in r16, TIFR1
0001a6 ff01                          sbrs r16, OCF1A
0001a7 cffd                          rjmp DELAY_100MS_WAIT
0001a8 e000                          ldi r16, 0
0001a9 9300 0081                     sts TCCR1B, r16
0001ab 9508                          ret
                                 
                                 DELAY_200MS:
0001ac e000                          ldi r16, 0
0001ad 9300 0081                     sts TCCR1B, r16
0001af 9300 0080                     sts TCCR1A, r16
0001b1 e00c                          ldi r16, (1<<WGM12) | (1<<CS12)
0001b2 9300 0081                     sts TCCR1B, r16
0001b4 e609                          ldi r16, low(6249)
0001b5 9300 0088                     sts OCR1AL, r16
0001b7 e108                          ldi r16, high(6249)
0001b8 9300 0089                     sts OCR1AH, r16
0001ba e000                          ldi r16, 0
0001bb 9300 0084                     sts TCNT1L, r16
0001bd 9300 0085                     sts TCNT1H, r16
0001bf 9ab1                          sbi TIFR1, OCF1A
                                 DELAY_200MS_WAIT:
0001c0 b306                          in r16, TIFR1
0001c1 ff01                          sbrs r16, OCF1A
0001c2 cffd                          rjmp DELAY_200MS_WAIT
0001c3 e000                          ldi r16, 0
0001c4 9300 0081                     sts TCCR1B, r16


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   1 z  :   2 r0 :   3 r1 :   3 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 153 r17:  24 r18:  40 r19:  19 r20:  20 
r21:   6 r22:   5 r23:   4 r24:   5 r25:   3 r26:   0 r27:   0 r28:   3 
r29:   3 r30:   6 r31:   4 
Registers used: 18 out of 35 (51.4%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   0 and   :   0 
andi  :   7 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  17 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   3 brlt  :   0 brmi  :   0 
brne  :   2 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   3 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   8 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   2 cpc   :   2 
cpi   :  12 cpse  :   0 dec   :   3 eor   :   1 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  11 inc   :   3 jmp   :   0 
ld    :   1 ldd   :   0 ldi   :  63 lds   :  13 lpm   :   1 lsl   :   1 
lsr   :   3 mov   :  16 movw  :   0 mul   :   4 muls  :   0 mulsu :   0 
neg   :   0 nop   :   2 or    :   2 ori   :   3 out   :  17 pop   :  18 
push  :  16 rcall :  60 ret   :  24 reti  :   4 rjmp  :  15 rol   :   5 
ror   :   3 sbc   :   2 sbci  :   0 sbi   :   5 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   3 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   1 std   :   0 sts   :  31 
sub   :   1 subi  :   2 swap  :   2 tst   :   6 wdr   :   0 
Instructions used: 44 out of 113 (38.9%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00066c    894     20    914   32768   2.8%
[.dseg] 0x000100 0x00010b      0     11     11    2048   0.5%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
