<!-- ------------------------------------------------------------ -->
<!--        APB-Driven AI Matrix Multiplier IP â€” README           -->
<!-- ------------------------------------------------------------ -->

<h1 align="center">âš¡ APB-Driven AI Matrix Multiplier IP  
Golden Model Validation Framework âš¡</h1>

<p align="center">
  <b>RTL Design â€¢ Python Golden Model â€¢ SystemVerilog Verification</b><br>
  APB-based hardware accelerator with end-to-end validation flow
</p>

---

## ğŸš€ Overview

This project implements a **Matrix Multiplication Hardware IP** with a complete:
- **APB Slave Register Interface**
- **Synthesizable RTL Compute Core**
- **Python Golden Model (Reference)**
- **SystemVerilog Testbench with Checking + Coverage**
- **Matrix Input Automation + Result Comparison**

Perfect for VLSI design, ASIC DV, and hardware-software co-validation.

---

## ğŸ“‚ Repository Structure

```
APB-Driven-AI-Matrix-Multiplier-IP/
â”‚
â”œâ”€â”€ Design_RTL/           â†’ Synthesizable RTL (SV/Verilog)
â”œâ”€â”€ Testbench/            â†’ SystemVerilog TB + verification
â”‚     â””â”€â”€ verification/   â†’ (Optional) UVM or advanced checks
â”œâ”€â”€ Golden_Model/         â†’ Python reference implementation
â”œâ”€â”€ Input_Files/          â†’ Matrix A/B/C, dimensions, parameters
â”œâ”€â”€ Documents/            â†’ Notes, architecture diagrams, specs
â”œâ”€â”€ Results/              â†’ RTL output, logs, waveforms, comparisons
â””â”€â”€ scripts/              â†’ Shell/Tcl automation scripts
```

---

## ğŸ§© Architecture

```
                â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                â”‚          APB BUS         â”‚
                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â”‚
                       â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
                       â”‚  APB SLAVE  â”‚
                       â”‚ INTERFACE   â”‚
                       â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
                              â”‚ control + data
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚          MATRIX MULTIPLIER CORE           â”‚
        â”‚   (PE Array + Local Memory + MAC Units)   â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â”‚ result matrix
                       â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
                       â”‚  OUTPUT C   â”‚
                       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ› ï¸ RTL Modules

| File | Description |
|------|-------------|
| `apb_slave.v` | APB register map + control |
| `matmul.v` | Top-level wrapper |
| `matmul_calc.v` | Core compute engine |
| `pe_module.v` | Processing element (MAC) |
| `mem.v` | Internal storage buffer |
| `headers.vh` | Macros & parameters |
| `design.sv` | Structural integration |
| `parameters.txt` | Matrix configuration |

---

## ğŸ§ª Testbench Components

| File | Role |
|------|------|
| `testbench.sv` | Top-level TB |
| `matmul_pkg.sv` | Shared TB types |
| `matmul_stimulus.sv` | Drives APB writes/reads |
| `matmul_checker.sv` | RTL vs Golden comparison |
| `matmul_coverage.sv` | Functional coverage |
| `matmul_tester.sv` | Test scenario manager |

---

## ğŸ§  Python Golden Model

| File | Description |
|------|-------------|
| `Golden_Model.py` | Reference matrix multiplication |
| `matrix_gen.py` | Auto input generator |
| `result_matrix.txt` | Golden output |

Outputs from Python are fed into the SystemVerilog checker.

---

## ğŸ“¥ Input Files

All inputs stored in `Input_Files/`:
- `matrixA.txt`  
- `matrixB.txt`  
- `matrixC.txt`  
- `dimensions.txt`  
- `parameters.txt`  

---

## â–¶ï¸ How to Run

### 1ï¸âƒ£ Golden Model Generation
```
python3 Golden_Model/Golden_Model.py
```

### 2ï¸âƒ£ Run RTL Simulation
```
sh scripts/run.sh
```

### 3ï¸âƒ£ View Results
```
Results/run.log
Results/result_matrix.txt
Results/comparisons/
```

### 4ï¸âƒ£ View Waveforms
```
vsim -do sim.do
```

---

## ğŸ“Š Results Directory
```
Results/
â”‚â”€â”€ run.log
â”‚â”€â”€ qrun.log
â”‚â”€â”€ result_matrix.txt
â”‚â”€â”€ waves/
â””â”€â”€ comparisons/
```

---

## ğŸ”® Future Enhancements
- Full UVM Testbench  
- AXI4-Lite interface version  
- Pipelined systolic array core  
- Larger matrix dimension support  
- Fixed-point quantization improvements  

---

## ğŸ“œ License
MIT License

---

## âœ¨ Author
**Rahul Kanna R**  
Design Verification & RTL Engineer  
Expert in APB/AXI, UVM, Compute Hardware, Python Golden Models  

