FIRRTL version 1.1.0
circuit Gemmini :
  module MulAddRecFNToRaw_preMul :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, mulAddA : UInt<24>, mulAddB : UInt<24>, mulAddC : UInt<48>, toPostMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}}

    io is invalid
    node rawA_exp = bits(io.a, 31, 23) @[rawFloatFromRecFN.scala 50:21]
    node _rawA_isZero_T = bits(rawA_exp, 8, 6) @[rawFloatFromRecFN.scala 51:29]
    node rawA_isZero = eq(_rawA_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
    node _rawA_isSpecial_T = bits(rawA_exp, 8, 7) @[rawFloatFromRecFN.scala 52:29]
    node rawA_isSpecial = eq(_rawA_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
    wire rawA : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
    rawA is invalid @[rawFloatFromRecFN.scala 54:23]
    node _rawA_out_isNaN_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 55:41]
    node _rawA_out_isNaN_T_1 = and(rawA_isSpecial, _rawA_out_isNaN_T) @[rawFloatFromRecFN.scala 55:33]
    rawA.isNaN <= _rawA_out_isNaN_T_1 @[rawFloatFromRecFN.scala 55:20]
    node _rawA_out_isInf_T = bits(rawA_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawA_out_isInf_T_1 = eq(_rawA_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
    node _rawA_out_isInf_T_2 = and(rawA_isSpecial, _rawA_out_isInf_T_1) @[rawFloatFromRecFN.scala 56:33]
    rawA.isInf <= _rawA_out_isInf_T_2 @[rawFloatFromRecFN.scala 56:20]
    rawA.isZero <= rawA_isZero @[rawFloatFromRecFN.scala 57:20]
    node _rawA_out_sign_T = bits(io.a, 32, 32) @[rawFloatFromRecFN.scala 58:25]
    rawA.sign <= _rawA_out_sign_T @[rawFloatFromRecFN.scala 58:20]
    node _rawA_out_sExp_T = cvt(rawA_exp) @[rawFloatFromRecFN.scala 59:27]
    rawA.sExp <= _rawA_out_sExp_T @[rawFloatFromRecFN.scala 59:20]
    node _rawA_out_sig_T = eq(rawA_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
    node _rawA_out_sig_T_1 = bits(io.a, 22, 0) @[rawFloatFromRecFN.scala 60:51]
    node rawA_out_sig_hi = cat(UInt<1>("h0"), _rawA_out_sig_T) @[Cat.scala 33:92]
    node _rawA_out_sig_T_2 = cat(rawA_out_sig_hi, _rawA_out_sig_T_1) @[Cat.scala 33:92]
    rawA.sig <= _rawA_out_sig_T_2 @[rawFloatFromRecFN.scala 60:20]
    node rawB_exp = bits(io.b, 31, 23) @[rawFloatFromRecFN.scala 50:21]
    node _rawB_isZero_T = bits(rawB_exp, 8, 6) @[rawFloatFromRecFN.scala 51:29]
    node rawB_isZero = eq(_rawB_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
    node _rawB_isSpecial_T = bits(rawB_exp, 8, 7) @[rawFloatFromRecFN.scala 52:29]
    node rawB_isSpecial = eq(_rawB_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
    wire rawB : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
    rawB is invalid @[rawFloatFromRecFN.scala 54:23]
    node _rawB_out_isNaN_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 55:41]
    node _rawB_out_isNaN_T_1 = and(rawB_isSpecial, _rawB_out_isNaN_T) @[rawFloatFromRecFN.scala 55:33]
    rawB.isNaN <= _rawB_out_isNaN_T_1 @[rawFloatFromRecFN.scala 55:20]
    node _rawB_out_isInf_T = bits(rawB_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawB_out_isInf_T_1 = eq(_rawB_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
    node _rawB_out_isInf_T_2 = and(rawB_isSpecial, _rawB_out_isInf_T_1) @[rawFloatFromRecFN.scala 56:33]
    rawB.isInf <= _rawB_out_isInf_T_2 @[rawFloatFromRecFN.scala 56:20]
    rawB.isZero <= rawB_isZero @[rawFloatFromRecFN.scala 57:20]
    node _rawB_out_sign_T = bits(io.b, 32, 32) @[rawFloatFromRecFN.scala 58:25]
    rawB.sign <= _rawB_out_sign_T @[rawFloatFromRecFN.scala 58:20]
    node _rawB_out_sExp_T = cvt(rawB_exp) @[rawFloatFromRecFN.scala 59:27]
    rawB.sExp <= _rawB_out_sExp_T @[rawFloatFromRecFN.scala 59:20]
    node _rawB_out_sig_T = eq(rawB_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
    node _rawB_out_sig_T_1 = bits(io.b, 22, 0) @[rawFloatFromRecFN.scala 60:51]
    node rawB_out_sig_hi = cat(UInt<1>("h0"), _rawB_out_sig_T) @[Cat.scala 33:92]
    node _rawB_out_sig_T_2 = cat(rawB_out_sig_hi, _rawB_out_sig_T_1) @[Cat.scala 33:92]
    rawB.sig <= _rawB_out_sig_T_2 @[rawFloatFromRecFN.scala 60:20]
    node rawC_exp = bits(io.c, 31, 23) @[rawFloatFromRecFN.scala 50:21]
    node _rawC_isZero_T = bits(rawC_exp, 8, 6) @[rawFloatFromRecFN.scala 51:29]
    node rawC_isZero = eq(_rawC_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
    node _rawC_isSpecial_T = bits(rawC_exp, 8, 7) @[rawFloatFromRecFN.scala 52:29]
    node rawC_isSpecial = eq(_rawC_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
    wire rawC : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
    rawC is invalid @[rawFloatFromRecFN.scala 54:23]
    node _rawC_out_isNaN_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 55:41]
    node _rawC_out_isNaN_T_1 = and(rawC_isSpecial, _rawC_out_isNaN_T) @[rawFloatFromRecFN.scala 55:33]
    rawC.isNaN <= _rawC_out_isNaN_T_1 @[rawFloatFromRecFN.scala 55:20]
    node _rawC_out_isInf_T = bits(rawC_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawC_out_isInf_T_1 = eq(_rawC_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
    node _rawC_out_isInf_T_2 = and(rawC_isSpecial, _rawC_out_isInf_T_1) @[rawFloatFromRecFN.scala 56:33]
    rawC.isInf <= _rawC_out_isInf_T_2 @[rawFloatFromRecFN.scala 56:20]
    rawC.isZero <= rawC_isZero @[rawFloatFromRecFN.scala 57:20]
    node _rawC_out_sign_T = bits(io.c, 32, 32) @[rawFloatFromRecFN.scala 58:25]
    rawC.sign <= _rawC_out_sign_T @[rawFloatFromRecFN.scala 58:20]
    node _rawC_out_sExp_T = cvt(rawC_exp) @[rawFloatFromRecFN.scala 59:27]
    rawC.sExp <= _rawC_out_sExp_T @[rawFloatFromRecFN.scala 59:20]
    node _rawC_out_sig_T = eq(rawC_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
    node _rawC_out_sig_T_1 = bits(io.c, 22, 0) @[rawFloatFromRecFN.scala 60:51]
    node rawC_out_sig_hi = cat(UInt<1>("h0"), _rawC_out_sig_T) @[Cat.scala 33:92]
    node _rawC_out_sig_T_2 = cat(rawC_out_sig_hi, _rawC_out_sig_T_1) @[Cat.scala 33:92]
    rawC.sig <= _rawC_out_sig_T_2 @[rawFloatFromRecFN.scala 60:20]
    node _signProd_T = xor(rawA.sign, rawB.sign) @[MulAddRecFN.scala 95:30]
    node _signProd_T_1 = bits(io.op, 1, 1) @[MulAddRecFN.scala 95:49]
    node signProd = xor(_signProd_T, _signProd_T_1) @[MulAddRecFN.scala 95:42]
    node _sExpAlignedProd_T = add(rawA.sExp, rawB.sExp) @[MulAddRecFN.scala 98:19]
    node _sExpAlignedProd_T_1 = add(_sExpAlignedProd_T, asSInt(UInt<9>("h11b"))) @[MulAddRecFN.scala 98:32]
    node _sExpAlignedProd_T_2 = tail(_sExpAlignedProd_T_1, 1) @[MulAddRecFN.scala 98:32]
    node sExpAlignedProd = asSInt(_sExpAlignedProd_T_2) @[MulAddRecFN.scala 98:32]
    node _doSubMags_T = xor(signProd, rawC.sign) @[MulAddRecFN.scala 100:30]
    node _doSubMags_T_1 = bits(io.op, 0, 0) @[MulAddRecFN.scala 100:49]
    node doSubMags = xor(_doSubMags_T, _doSubMags_T_1) @[MulAddRecFN.scala 100:42]
    node _sNatCAlignDist_T = sub(sExpAlignedProd, rawC.sExp) @[MulAddRecFN.scala 104:42]
    node _sNatCAlignDist_T_1 = tail(_sNatCAlignDist_T, 1) @[MulAddRecFN.scala 104:42]
    node sNatCAlignDist = asSInt(_sNatCAlignDist_T_1) @[MulAddRecFN.scala 104:42]
    node posNatCAlignDist = bits(sNatCAlignDist, 9, 0) @[MulAddRecFN.scala 105:42]
    node _isMinCAlign_T = or(rawA.isZero, rawB.isZero) @[MulAddRecFN.scala 106:35]
    node _isMinCAlign_T_1 = lt(sNatCAlignDist, asSInt(UInt<1>("h0"))) @[MulAddRecFN.scala 106:69]
    node isMinCAlign = or(_isMinCAlign_T, _isMinCAlign_T_1) @[MulAddRecFN.scala 106:50]
    node _CIsDominant_T = eq(rawC.isZero, UInt<1>("h0")) @[MulAddRecFN.scala 108:9]
    node _CIsDominant_T_1 = leq(posNatCAlignDist, UInt<5>("h18")) @[MulAddRecFN.scala 108:60]
    node _CIsDominant_T_2 = or(isMinCAlign, _CIsDominant_T_1) @[MulAddRecFN.scala 108:39]
    node CIsDominant = and(_CIsDominant_T, _CIsDominant_T_2) @[MulAddRecFN.scala 108:23]
    node _CAlignDist_T = lt(posNatCAlignDist, UInt<7>("h4a")) @[MulAddRecFN.scala 112:34]
    node _CAlignDist_T_1 = bits(posNatCAlignDist, 6, 0) @[MulAddRecFN.scala 113:33]
    node _CAlignDist_T_2 = mux(_CAlignDist_T, _CAlignDist_T_1, UInt<7>("h4a")) @[MulAddRecFN.scala 112:16]
    node CAlignDist = mux(isMinCAlign, UInt<1>("h0"), _CAlignDist_T_2) @[MulAddRecFN.scala 110:12]
    node _mainAlignedSigC_T = not(rawC.sig) @[MulAddRecFN.scala 118:28]
    node _mainAlignedSigC_T_1 = mux(doSubMags, _mainAlignedSigC_T, rawC.sig) @[MulAddRecFN.scala 118:16]
    node _mainAlignedSigC_T_2 = bits(doSubMags, 0, 0) @[Bitwise.scala 77:15]
    node _mainAlignedSigC_T_3 = mux(_mainAlignedSigC_T_2, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
    node _mainAlignedSigC_T_4 = cat(_mainAlignedSigC_T_1, _mainAlignedSigC_T_3) @[Cat.scala 33:92]
    node _mainAlignedSigC_T_5 = asSInt(_mainAlignedSigC_T_4) @[MulAddRecFN.scala 120:11]
    node mainAlignedSigC = dshr(_mainAlignedSigC_T_5, CAlignDist) @[MulAddRecFN.scala 120:17]
    node _reduced4CExtra_T = shl(rawC.sig, 2) @[MulAddRecFN.scala 122:30]
    wire reduced4CExtra_reducedVec : UInt<1>[7] @[primitives.scala 119:30]
    reduced4CExtra_reducedVec is invalid @[primitives.scala 119:30]
    node _reduced4CExtra_reducedVec_0_T = bits(_reduced4CExtra_T, 3, 0) @[primitives.scala 121:33]
    node _reduced4CExtra_reducedVec_0_T_1 = orr(_reduced4CExtra_reducedVec_0_T) @[primitives.scala 121:54]
    reduced4CExtra_reducedVec[0] <= _reduced4CExtra_reducedVec_0_T_1 @[primitives.scala 121:28]
    node _reduced4CExtra_reducedVec_1_T = bits(_reduced4CExtra_T, 7, 4) @[primitives.scala 121:33]
    node _reduced4CExtra_reducedVec_1_T_1 = orr(_reduced4CExtra_reducedVec_1_T) @[primitives.scala 121:54]
    reduced4CExtra_reducedVec[1] <= _reduced4CExtra_reducedVec_1_T_1 @[primitives.scala 121:28]
    node _reduced4CExtra_reducedVec_2_T = bits(_reduced4CExtra_T, 11, 8) @[primitives.scala 121:33]
    node _reduced4CExtra_reducedVec_2_T_1 = orr(_reduced4CExtra_reducedVec_2_T) @[primitives.scala 121:54]
    reduced4CExtra_reducedVec[2] <= _reduced4CExtra_reducedVec_2_T_1 @[primitives.scala 121:28]
    node _reduced4CExtra_reducedVec_3_T = bits(_reduced4CExtra_T, 15, 12) @[primitives.scala 121:33]
    node _reduced4CExtra_reducedVec_3_T_1 = orr(_reduced4CExtra_reducedVec_3_T) @[primitives.scala 121:54]
    reduced4CExtra_reducedVec[3] <= _reduced4CExtra_reducedVec_3_T_1 @[primitives.scala 121:28]
    node _reduced4CExtra_reducedVec_4_T = bits(_reduced4CExtra_T, 19, 16) @[primitives.scala 121:33]
    node _reduced4CExtra_reducedVec_4_T_1 = orr(_reduced4CExtra_reducedVec_4_T) @[primitives.scala 121:54]
    reduced4CExtra_reducedVec[4] <= _reduced4CExtra_reducedVec_4_T_1 @[primitives.scala 121:28]
    node _reduced4CExtra_reducedVec_5_T = bits(_reduced4CExtra_T, 23, 20) @[primitives.scala 121:33]
    node _reduced4CExtra_reducedVec_5_T_1 = orr(_reduced4CExtra_reducedVec_5_T) @[primitives.scala 121:54]
    reduced4CExtra_reducedVec[5] <= _reduced4CExtra_reducedVec_5_T_1 @[primitives.scala 121:28]
    node _reduced4CExtra_reducedVec_6_T = bits(_reduced4CExtra_T, 26, 24) @[primitives.scala 124:15]
    node _reduced4CExtra_reducedVec_6_T_1 = orr(_reduced4CExtra_reducedVec_6_T) @[primitives.scala 124:57]
    reduced4CExtra_reducedVec[6] <= _reduced4CExtra_reducedVec_6_T_1 @[primitives.scala 123:38]
    node reduced4CExtra_lo_hi = cat(reduced4CExtra_reducedVec[2], reduced4CExtra_reducedVec[1]) @[primitives.scala 125:20]
    node reduced4CExtra_lo = cat(reduced4CExtra_lo_hi, reduced4CExtra_reducedVec[0]) @[primitives.scala 125:20]
    node reduced4CExtra_hi_lo = cat(reduced4CExtra_reducedVec[4], reduced4CExtra_reducedVec[3]) @[primitives.scala 125:20]
    node reduced4CExtra_hi_hi = cat(reduced4CExtra_reducedVec[6], reduced4CExtra_reducedVec[5]) @[primitives.scala 125:20]
    node reduced4CExtra_hi = cat(reduced4CExtra_hi_hi, reduced4CExtra_hi_lo) @[primitives.scala 125:20]
    node _reduced4CExtra_T_1 = cat(reduced4CExtra_hi, reduced4CExtra_lo) @[primitives.scala 125:20]
    node _reduced4CExtra_T_2 = shr(CAlignDist, 2) @[MulAddRecFN.scala 124:28]
    node reduced4CExtra_shift = dshr(asSInt(UInt<33>("h100000000")), _reduced4CExtra_T_2) @[primitives.scala 77:58]
    node _reduced4CExtra_T_3 = bits(reduced4CExtra_shift, 19, 14) @[primitives.scala 79:22]
    node _reduced4CExtra_T_4 = bits(_reduced4CExtra_T_3, 3, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_5 = bits(_reduced4CExtra_T_4, 1, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_6 = bits(_reduced4CExtra_T_5, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_7 = bits(_reduced4CExtra_T_5, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_8 = cat(_reduced4CExtra_T_6, _reduced4CExtra_T_7) @[Cat.scala 33:92]
    node _reduced4CExtra_T_9 = bits(_reduced4CExtra_T_4, 3, 2) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_10 = bits(_reduced4CExtra_T_9, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_11 = bits(_reduced4CExtra_T_9, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_12 = cat(_reduced4CExtra_T_10, _reduced4CExtra_T_11) @[Cat.scala 33:92]
    node _reduced4CExtra_T_13 = cat(_reduced4CExtra_T_8, _reduced4CExtra_T_12) @[Cat.scala 33:92]
    node _reduced4CExtra_T_14 = bits(_reduced4CExtra_T_3, 5, 4) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_15 = bits(_reduced4CExtra_T_14, 0, 0) @[Bitwise.scala 114:18]
    node _reduced4CExtra_T_16 = bits(_reduced4CExtra_T_14, 1, 1) @[Bitwise.scala 114:47]
    node _reduced4CExtra_T_17 = cat(_reduced4CExtra_T_15, _reduced4CExtra_T_16) @[Cat.scala 33:92]
    node _reduced4CExtra_T_18 = cat(_reduced4CExtra_T_13, _reduced4CExtra_T_17) @[Cat.scala 33:92]
    node _reduced4CExtra_T_19 = and(_reduced4CExtra_T_1, _reduced4CExtra_T_18) @[MulAddRecFN.scala 122:68]
    node reduced4CExtra = orr(_reduced4CExtra_T_19) @[MulAddRecFN.scala 130:11]
    node _alignedSigC_T = shr(mainAlignedSigC, 3) @[MulAddRecFN.scala 132:28]
    node _alignedSigC_T_1 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 134:32]
    node _alignedSigC_T_2 = andr(_alignedSigC_T_1) @[MulAddRecFN.scala 134:39]
    node _alignedSigC_T_3 = eq(reduced4CExtra, UInt<1>("h0")) @[MulAddRecFN.scala 134:47]
    node _alignedSigC_T_4 = and(_alignedSigC_T_2, _alignedSigC_T_3) @[MulAddRecFN.scala 134:44]
    node _alignedSigC_T_5 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 135:32]
    node _alignedSigC_T_6 = orr(_alignedSigC_T_5) @[MulAddRecFN.scala 135:39]
    node _alignedSigC_T_7 = or(_alignedSigC_T_6, reduced4CExtra) @[MulAddRecFN.scala 135:44]
    node _alignedSigC_T_8 = mux(doSubMags, _alignedSigC_T_4, _alignedSigC_T_7) @[MulAddRecFN.scala 133:16]
    node alignedSigC_hi = asUInt(_alignedSigC_T) @[Cat.scala 33:92]
    node alignedSigC = cat(alignedSigC_hi, _alignedSigC_T_8) @[Cat.scala 33:92]
    io.mulAddA <= rawA.sig @[MulAddRecFN.scala 141:16]
    io.mulAddB <= rawB.sig @[MulAddRecFN.scala 142:16]
    node _io_mulAddC_T = bits(alignedSigC, 48, 1) @[MulAddRecFN.scala 143:30]
    io.mulAddC <= _io_mulAddC_T @[MulAddRecFN.scala 143:16]
    node _io_toPostMul_isSigNaNAny_T = bits(rawA.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_1 = eq(_io_toPostMul_isSigNaNAny_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_2 = and(rawA.isNaN, _io_toPostMul_isSigNaNAny_T_1) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_3 = bits(rawB.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_4 = eq(_io_toPostMul_isSigNaNAny_T_3, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_5 = and(rawB.isNaN, _io_toPostMul_isSigNaNAny_T_4) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_6 = or(_io_toPostMul_isSigNaNAny_T_2, _io_toPostMul_isSigNaNAny_T_5) @[MulAddRecFN.scala 146:32]
    node _io_toPostMul_isSigNaNAny_T_7 = bits(rawC.sig, 22, 22) @[common.scala 82:56]
    node _io_toPostMul_isSigNaNAny_T_8 = eq(_io_toPostMul_isSigNaNAny_T_7, UInt<1>("h0")) @[common.scala 82:49]
    node _io_toPostMul_isSigNaNAny_T_9 = and(rawC.isNaN, _io_toPostMul_isSigNaNAny_T_8) @[common.scala 82:46]
    node _io_toPostMul_isSigNaNAny_T_10 = or(_io_toPostMul_isSigNaNAny_T_6, _io_toPostMul_isSigNaNAny_T_9) @[MulAddRecFN.scala 146:58]
    io.toPostMul.isSigNaNAny <= _io_toPostMul_isSigNaNAny_T_10 @[MulAddRecFN.scala 145:30]
    node _io_toPostMul_isNaNAOrB_T = or(rawA.isNaN, rawB.isNaN) @[MulAddRecFN.scala 148:42]
    io.toPostMul.isNaNAOrB <= _io_toPostMul_isNaNAOrB_T @[MulAddRecFN.scala 148:28]
    io.toPostMul.isInfA <= rawA.isInf @[MulAddRecFN.scala 149:28]
    io.toPostMul.isZeroA <= rawA.isZero @[MulAddRecFN.scala 150:28]
    io.toPostMul.isInfB <= rawB.isInf @[MulAddRecFN.scala 151:28]
    io.toPostMul.isZeroB <= rawB.isZero @[MulAddRecFN.scala 152:28]
    io.toPostMul.signProd <= signProd @[MulAddRecFN.scala 153:28]
    io.toPostMul.isNaNC <= rawC.isNaN @[MulAddRecFN.scala 154:28]
    io.toPostMul.isInfC <= rawC.isInf @[MulAddRecFN.scala 155:28]
    io.toPostMul.isZeroC <= rawC.isZero @[MulAddRecFN.scala 156:28]
    node _io_toPostMul_sExpSum_T = sub(sExpAlignedProd, asSInt(UInt<6>("h18"))) @[MulAddRecFN.scala 158:53]
    node _io_toPostMul_sExpSum_T_1 = tail(_io_toPostMul_sExpSum_T, 1) @[MulAddRecFN.scala 158:53]
    node _io_toPostMul_sExpSum_T_2 = asSInt(_io_toPostMul_sExpSum_T_1) @[MulAddRecFN.scala 158:53]
    node _io_toPostMul_sExpSum_T_3 = mux(CIsDominant, rawC.sExp, _io_toPostMul_sExpSum_T_2) @[MulAddRecFN.scala 158:12]
    io.toPostMul.sExpSum <= _io_toPostMul_sExpSum_T_3 @[MulAddRecFN.scala 157:28]
    io.toPostMul.doSubMags <= doSubMags @[MulAddRecFN.scala 159:28]
    io.toPostMul.CIsDominant <= CIsDominant @[MulAddRecFN.scala 160:30]
    node _io_toPostMul_CDom_CAlignDist_T = bits(CAlignDist, 4, 0) @[MulAddRecFN.scala 161:47]
    io.toPostMul.CDom_CAlignDist <= _io_toPostMul_CDom_CAlignDist_T @[MulAddRecFN.scala 161:34]
    node _io_toPostMul_highAlignedSigC_T = bits(alignedSigC, 74, 49) @[MulAddRecFN.scala 163:20]
    io.toPostMul.highAlignedSigC <= _io_toPostMul_highAlignedSigC_T @[MulAddRecFN.scala 162:34]
    node _io_toPostMul_bit0AlignedSigC_T = bits(alignedSigC, 0, 0) @[MulAddRecFN.scala 164:48]
    io.toPostMul.bit0AlignedSigC <= _io_toPostMul_bit0AlignedSigC_T @[MulAddRecFN.scala 164:34]

  module MulAddRecFNToRaw_postMul :
    output io : { flip fromPreMul : { isSigNaNAny : UInt<1>, isNaNAOrB : UInt<1>, isInfA : UInt<1>, isZeroA : UInt<1>, isInfB : UInt<1>, isZeroB : UInt<1>, signProd : UInt<1>, isNaNC : UInt<1>, isInfC : UInt<1>, isZeroC : UInt<1>, sExpSum : SInt<10>, doSubMags : UInt<1>, CIsDominant : UInt<1>, CDom_CAlignDist : UInt<5>, highAlignedSigC : UInt<26>, bit0AlignedSigC : UInt<1>}, flip mulAddResult : UInt<49>, flip roundingMode : UInt<3>, invalidExc : UInt<1>, rawOut : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}}

    io is invalid
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[MulAddRecFN.scala 185:45]
    node CDom_sign = xor(io.fromPreMul.signProd, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 189:42]
    node _sigSum_T = bits(io.mulAddResult, 48, 48) @[MulAddRecFN.scala 191:32]
    node _sigSum_T_1 = add(io.fromPreMul.highAlignedSigC, UInt<1>("h1")) @[MulAddRecFN.scala 192:47]
    node _sigSum_T_2 = tail(_sigSum_T_1, 1) @[MulAddRecFN.scala 192:47]
    node _sigSum_T_3 = mux(_sigSum_T, _sigSum_T_2, io.fromPreMul.highAlignedSigC) @[MulAddRecFN.scala 191:16]
    node _sigSum_T_4 = bits(io.mulAddResult, 47, 0) @[MulAddRecFN.scala 195:28]
    node sigSum_hi = cat(_sigSum_T_3, _sigSum_T_4) @[Cat.scala 33:92]
    node sigSum = cat(sigSum_hi, io.fromPreMul.bit0AlignedSigC) @[Cat.scala 33:92]
    node _CDom_sExp_T = cvt(io.fromPreMul.doSubMags) @[MulAddRecFN.scala 202:69]
    node _CDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _CDom_sExp_T) @[MulAddRecFN.scala 202:43]
    node _CDom_sExp_T_2 = tail(_CDom_sExp_T_1, 1) @[MulAddRecFN.scala 202:43]
    node CDom_sExp = asSInt(_CDom_sExp_T_2) @[MulAddRecFN.scala 202:43]
    node _CDom_absSigSum_T = bits(sigSum, 74, 25) @[MulAddRecFN.scala 205:20]
    node _CDom_absSigSum_T_1 = not(_CDom_absSigSum_T) @[MulAddRecFN.scala 205:13]
    node _CDom_absSigSum_T_2 = bits(io.fromPreMul.highAlignedSigC, 25, 24) @[MulAddRecFN.scala 208:46]
    node _CDom_absSigSum_T_3 = bits(sigSum, 72, 26) @[MulAddRecFN.scala 209:23]
    node CDom_absSigSum_hi = cat(UInt<1>("h0"), _CDom_absSigSum_T_2) @[Cat.scala 33:92]
    node _CDom_absSigSum_T_4 = cat(CDom_absSigSum_hi, _CDom_absSigSum_T_3) @[Cat.scala 33:92]
    node CDom_absSigSum = mux(io.fromPreMul.doSubMags, _CDom_absSigSum_T_1, _CDom_absSigSum_T_4) @[MulAddRecFN.scala 204:12]
    node _CDom_absSigSumExtra_T = bits(sigSum, 24, 1) @[MulAddRecFN.scala 214:21]
    node _CDom_absSigSumExtra_T_1 = not(_CDom_absSigSumExtra_T) @[MulAddRecFN.scala 214:14]
    node _CDom_absSigSumExtra_T_2 = orr(_CDom_absSigSumExtra_T_1) @[MulAddRecFN.scala 214:36]
    node _CDom_absSigSumExtra_T_3 = bits(sigSum, 25, 1) @[MulAddRecFN.scala 215:19]
    node _CDom_absSigSumExtra_T_4 = orr(_CDom_absSigSumExtra_T_3) @[MulAddRecFN.scala 215:37]
    node CDom_absSigSumExtra = mux(io.fromPreMul.doSubMags, _CDom_absSigSumExtra_T_2, _CDom_absSigSumExtra_T_4) @[MulAddRecFN.scala 213:12]
    node _CDom_mainSig_T = dshl(CDom_absSigSum, io.fromPreMul.CDom_CAlignDist) @[MulAddRecFN.scala 218:24]
    node CDom_mainSig = bits(_CDom_mainSig_T, 49, 21) @[MulAddRecFN.scala 218:56]
    node _CDom_reduced4SigExtra_T = bits(CDom_absSigSum, 23, 0) @[MulAddRecFN.scala 221:36]
    node _CDom_reduced4SigExtra_T_1 = shl(_CDom_reduced4SigExtra_T, 3) @[MulAddRecFN.scala 221:53]
    wire CDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 119:30]
    CDom_reduced4SigExtra_reducedVec is invalid @[primitives.scala 119:30]
    node _CDom_reduced4SigExtra_reducedVec_0_T = bits(_CDom_reduced4SigExtra_T_1, 3, 0) @[primitives.scala 121:33]
    node _CDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 121:54]
    CDom_reduced4SigExtra_reducedVec[0] <= _CDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 121:28]
    node _CDom_reduced4SigExtra_reducedVec_1_T = bits(_CDom_reduced4SigExtra_T_1, 7, 4) @[primitives.scala 121:33]
    node _CDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 121:54]
    CDom_reduced4SigExtra_reducedVec[1] <= _CDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 121:28]
    node _CDom_reduced4SigExtra_reducedVec_2_T = bits(_CDom_reduced4SigExtra_T_1, 11, 8) @[primitives.scala 121:33]
    node _CDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 121:54]
    CDom_reduced4SigExtra_reducedVec[2] <= _CDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 121:28]
    node _CDom_reduced4SigExtra_reducedVec_3_T = bits(_CDom_reduced4SigExtra_T_1, 15, 12) @[primitives.scala 121:33]
    node _CDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 121:54]
    CDom_reduced4SigExtra_reducedVec[3] <= _CDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 121:28]
    node _CDom_reduced4SigExtra_reducedVec_4_T = bits(_CDom_reduced4SigExtra_T_1, 19, 16) @[primitives.scala 121:33]
    node _CDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 121:54]
    CDom_reduced4SigExtra_reducedVec[4] <= _CDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 121:28]
    node _CDom_reduced4SigExtra_reducedVec_5_T = bits(_CDom_reduced4SigExtra_T_1, 23, 20) @[primitives.scala 121:33]
    node _CDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 121:54]
    CDom_reduced4SigExtra_reducedVec[5] <= _CDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 121:28]
    node _CDom_reduced4SigExtra_reducedVec_6_T = bits(_CDom_reduced4SigExtra_T_1, 26, 24) @[primitives.scala 124:15]
    node _CDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_CDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 124:57]
    CDom_reduced4SigExtra_reducedVec[6] <= _CDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 123:38]
    node CDom_reduced4SigExtra_lo_hi = cat(CDom_reduced4SigExtra_reducedVec[2], CDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 125:20]
    node CDom_reduced4SigExtra_lo = cat(CDom_reduced4SigExtra_lo_hi, CDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 125:20]
    node CDom_reduced4SigExtra_hi_lo = cat(CDom_reduced4SigExtra_reducedVec[4], CDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 125:20]
    node CDom_reduced4SigExtra_hi_hi = cat(CDom_reduced4SigExtra_reducedVec[6], CDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 125:20]
    node CDom_reduced4SigExtra_hi = cat(CDom_reduced4SigExtra_hi_hi, CDom_reduced4SigExtra_hi_lo) @[primitives.scala 125:20]
    node _CDom_reduced4SigExtra_T_2 = cat(CDom_reduced4SigExtra_hi, CDom_reduced4SigExtra_lo) @[primitives.scala 125:20]
    node _CDom_reduced4SigExtra_T_3 = shr(io.fromPreMul.CDom_CAlignDist, 2) @[MulAddRecFN.scala 222:51]
    node _CDom_reduced4SigExtra_T_4 = not(_CDom_reduced4SigExtra_T_3) @[primitives.scala 51:21]
    node CDom_reduced4SigExtra_shift = dshr(asSInt(UInt<9>("h100")), _CDom_reduced4SigExtra_T_4) @[primitives.scala 77:58]
    node _CDom_reduced4SigExtra_T_5 = bits(CDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 79:22]
    node _CDom_reduced4SigExtra_T_6 = bits(_CDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_7 = bits(_CDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_8 = bits(_CDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_9 = bits(_CDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_10 = cat(_CDom_reduced4SigExtra_T_8, _CDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_11 = bits(_CDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_12 = bits(_CDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_13 = bits(_CDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_14 = cat(_CDom_reduced4SigExtra_T_12, _CDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_15 = cat(_CDom_reduced4SigExtra_T_10, _CDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_16 = bits(_CDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_17 = bits(_CDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _CDom_reduced4SigExtra_T_18 = bits(_CDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _CDom_reduced4SigExtra_T_19 = cat(_CDom_reduced4SigExtra_T_17, _CDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_20 = cat(_CDom_reduced4SigExtra_T_15, _CDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _CDom_reduced4SigExtra_T_21 = and(_CDom_reduced4SigExtra_T_2, _CDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 221:72]
    node CDom_reduced4SigExtra = orr(_CDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 222:73]
    node _CDom_sig_T = shr(CDom_mainSig, 3) @[MulAddRecFN.scala 224:25]
    node _CDom_sig_T_1 = bits(CDom_mainSig, 2, 0) @[MulAddRecFN.scala 225:25]
    node _CDom_sig_T_2 = orr(_CDom_sig_T_1) @[MulAddRecFN.scala 225:32]
    node _CDom_sig_T_3 = or(_CDom_sig_T_2, CDom_reduced4SigExtra) @[MulAddRecFN.scala 225:36]
    node _CDom_sig_T_4 = or(_CDom_sig_T_3, CDom_absSigSumExtra) @[MulAddRecFN.scala 225:61]
    node CDom_sig = cat(_CDom_sig_T, _CDom_sig_T_4) @[Cat.scala 33:92]
    node notCDom_signSigSum = bits(sigSum, 51, 51) @[MulAddRecFN.scala 231:36]
    node _notCDom_absSigSum_T = bits(sigSum, 50, 0) @[MulAddRecFN.scala 234:20]
    node _notCDom_absSigSum_T_1 = not(_notCDom_absSigSum_T) @[MulAddRecFN.scala 234:13]
    node _notCDom_absSigSum_T_2 = bits(sigSum, 50, 0) @[MulAddRecFN.scala 235:19]
    node _notCDom_absSigSum_T_3 = add(_notCDom_absSigSum_T_2, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 235:41]
    node _notCDom_absSigSum_T_4 = tail(_notCDom_absSigSum_T_3, 1) @[MulAddRecFN.scala 235:41]
    node notCDom_absSigSum = mux(notCDom_signSigSum, _notCDom_absSigSum_T_1, _notCDom_absSigSum_T_4) @[MulAddRecFN.scala 233:12]
    wire notCDom_reduced2AbsSigSum_reducedVec : UInt<1>[26] @[primitives.scala 102:30]
    notCDom_reduced2AbsSigSum_reducedVec is invalid @[primitives.scala 102:30]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T = bits(notCDom_absSigSum, 1, 0) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_0_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[0] <= _notCDom_reduced2AbsSigSum_reducedVec_0_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T = bits(notCDom_absSigSum, 3, 2) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_1_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[1] <= _notCDom_reduced2AbsSigSum_reducedVec_1_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T = bits(notCDom_absSigSum, 5, 4) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_2_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[2] <= _notCDom_reduced2AbsSigSum_reducedVec_2_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T = bits(notCDom_absSigSum, 7, 6) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_3_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[3] <= _notCDom_reduced2AbsSigSum_reducedVec_3_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T = bits(notCDom_absSigSum, 9, 8) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_4_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[4] <= _notCDom_reduced2AbsSigSum_reducedVec_4_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T = bits(notCDom_absSigSum, 11, 10) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_5_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[5] <= _notCDom_reduced2AbsSigSum_reducedVec_5_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T = bits(notCDom_absSigSum, 13, 12) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_6_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[6] <= _notCDom_reduced2AbsSigSum_reducedVec_6_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T = bits(notCDom_absSigSum, 15, 14) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_7_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[7] <= _notCDom_reduced2AbsSigSum_reducedVec_7_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T = bits(notCDom_absSigSum, 17, 16) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_8_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[8] <= _notCDom_reduced2AbsSigSum_reducedVec_8_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T = bits(notCDom_absSigSum, 19, 18) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_9_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[9] <= _notCDom_reduced2AbsSigSum_reducedVec_9_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T = bits(notCDom_absSigSum, 21, 20) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_10_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[10] <= _notCDom_reduced2AbsSigSum_reducedVec_10_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T = bits(notCDom_absSigSum, 23, 22) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_11_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[11] <= _notCDom_reduced2AbsSigSum_reducedVec_11_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T = bits(notCDom_absSigSum, 25, 24) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_12_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[12] <= _notCDom_reduced2AbsSigSum_reducedVec_12_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T = bits(notCDom_absSigSum, 27, 26) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_13_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[13] <= _notCDom_reduced2AbsSigSum_reducedVec_13_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T = bits(notCDom_absSigSum, 29, 28) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_14_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[14] <= _notCDom_reduced2AbsSigSum_reducedVec_14_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T = bits(notCDom_absSigSum, 31, 30) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_15_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[15] <= _notCDom_reduced2AbsSigSum_reducedVec_15_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T = bits(notCDom_absSigSum, 33, 32) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_16_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[16] <= _notCDom_reduced2AbsSigSum_reducedVec_16_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T = bits(notCDom_absSigSum, 35, 34) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_17_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[17] <= _notCDom_reduced2AbsSigSum_reducedVec_17_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T = bits(notCDom_absSigSum, 37, 36) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_18_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[18] <= _notCDom_reduced2AbsSigSum_reducedVec_18_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T = bits(notCDom_absSigSum, 39, 38) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_19_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[19] <= _notCDom_reduced2AbsSigSum_reducedVec_19_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T = bits(notCDom_absSigSum, 41, 40) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_20_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[20] <= _notCDom_reduced2AbsSigSum_reducedVec_20_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T = bits(notCDom_absSigSum, 43, 42) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_21_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[21] <= _notCDom_reduced2AbsSigSum_reducedVec_21_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T = bits(notCDom_absSigSum, 45, 44) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_22_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[22] <= _notCDom_reduced2AbsSigSum_reducedVec_22_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T = bits(notCDom_absSigSum, 47, 46) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_23_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[23] <= _notCDom_reduced2AbsSigSum_reducedVec_23_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T = bits(notCDom_absSigSum, 49, 48) @[primitives.scala 104:33]
    node _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_24_T) @[primitives.scala 104:54]
    notCDom_reduced2AbsSigSum_reducedVec[24] <= _notCDom_reduced2AbsSigSum_reducedVec_24_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T = bits(notCDom_absSigSum, 50, 50) @[primitives.scala 107:15]
    node _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 = orr(_notCDom_reduced2AbsSigSum_reducedVec_25_T) @[primitives.scala 107:57]
    notCDom_reduced2AbsSigSum_reducedVec[25] <= _notCDom_reduced2AbsSigSum_reducedVec_25_T_1 @[primitives.scala 106:38]
    node notCDom_reduced2AbsSigSum_lo_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[2], notCDom_reduced2AbsSigSum_reducedVec[1]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_lo_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[0]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[5], notCDom_reduced2AbsSigSum_reducedVec[4]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[3]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_lo_lo = cat(notCDom_reduced2AbsSigSum_lo_lo_hi, notCDom_reduced2AbsSigSum_lo_lo_lo) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[8], notCDom_reduced2AbsSigSum_reducedVec[7]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_lo_hi_lo = cat(notCDom_reduced2AbsSigSum_lo_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[6]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[10], notCDom_reduced2AbsSigSum_reducedVec[9]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[12], notCDom_reduced2AbsSigSum_reducedVec[11]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_hi_lo) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_lo_hi = cat(notCDom_reduced2AbsSigSum_lo_hi_hi, notCDom_reduced2AbsSigSum_lo_hi_lo) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_lo = cat(notCDom_reduced2AbsSigSum_lo_hi, notCDom_reduced2AbsSigSum_lo_lo) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[15], notCDom_reduced2AbsSigSum_reducedVec[14]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_hi_lo_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[13]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[18], notCDom_reduced2AbsSigSum_reducedVec[17]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_hi_lo_hi_hi, notCDom_reduced2AbsSigSum_reducedVec[16]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_lo_hi, notCDom_reduced2AbsSigSum_hi_lo_lo) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[21], notCDom_reduced2AbsSigSum_reducedVec[20]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_hi_hi_lo_hi, notCDom_reduced2AbsSigSum_reducedVec[19]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_lo = cat(notCDom_reduced2AbsSigSum_reducedVec[23], notCDom_reduced2AbsSigSum_reducedVec[22]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_reducedVec[25], notCDom_reduced2AbsSigSum_reducedVec[24]) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_hi_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_hi_lo) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_hi_hi = cat(notCDom_reduced2AbsSigSum_hi_hi_hi, notCDom_reduced2AbsSigSum_hi_hi_lo) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum_hi = cat(notCDom_reduced2AbsSigSum_hi_hi, notCDom_reduced2AbsSigSum_hi_lo) @[primitives.scala 108:20]
    node notCDom_reduced2AbsSigSum = cat(notCDom_reduced2AbsSigSum_hi, notCDom_reduced2AbsSigSum_lo) @[primitives.scala 108:20]
    node _notCDom_normDistReduced2_T = bits(notCDom_reduced2AbsSigSum, 0, 0) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_1 = bits(notCDom_reduced2AbsSigSum, 1, 1) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_2 = bits(notCDom_reduced2AbsSigSum, 2, 2) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_3 = bits(notCDom_reduced2AbsSigSum, 3, 3) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_4 = bits(notCDom_reduced2AbsSigSum, 4, 4) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_5 = bits(notCDom_reduced2AbsSigSum, 5, 5) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_6 = bits(notCDom_reduced2AbsSigSum, 6, 6) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_7 = bits(notCDom_reduced2AbsSigSum, 7, 7) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_8 = bits(notCDom_reduced2AbsSigSum, 8, 8) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_9 = bits(notCDom_reduced2AbsSigSum, 9, 9) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_10 = bits(notCDom_reduced2AbsSigSum, 10, 10) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_11 = bits(notCDom_reduced2AbsSigSum, 11, 11) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_12 = bits(notCDom_reduced2AbsSigSum, 12, 12) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_13 = bits(notCDom_reduced2AbsSigSum, 13, 13) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_14 = bits(notCDom_reduced2AbsSigSum, 14, 14) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_15 = bits(notCDom_reduced2AbsSigSum, 15, 15) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_16 = bits(notCDom_reduced2AbsSigSum, 16, 16) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_17 = bits(notCDom_reduced2AbsSigSum, 17, 17) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_18 = bits(notCDom_reduced2AbsSigSum, 18, 18) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_19 = bits(notCDom_reduced2AbsSigSum, 19, 19) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_20 = bits(notCDom_reduced2AbsSigSum, 20, 20) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_21 = bits(notCDom_reduced2AbsSigSum, 21, 21) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_22 = bits(notCDom_reduced2AbsSigSum, 22, 22) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_23 = bits(notCDom_reduced2AbsSigSum, 23, 23) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_24 = bits(notCDom_reduced2AbsSigSum, 24, 24) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_25 = bits(notCDom_reduced2AbsSigSum, 25, 25) @[primitives.scala 92:52]
    node _notCDom_normDistReduced2_T_26 = mux(_notCDom_normDistReduced2_T_1, UInt<5>("h18"), UInt<5>("h19")) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_27 = mux(_notCDom_normDistReduced2_T_2, UInt<5>("h17"), _notCDom_normDistReduced2_T_26) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_28 = mux(_notCDom_normDistReduced2_T_3, UInt<5>("h16"), _notCDom_normDistReduced2_T_27) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_29 = mux(_notCDom_normDistReduced2_T_4, UInt<5>("h15"), _notCDom_normDistReduced2_T_28) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_30 = mux(_notCDom_normDistReduced2_T_5, UInt<5>("h14"), _notCDom_normDistReduced2_T_29) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_31 = mux(_notCDom_normDistReduced2_T_6, UInt<5>("h13"), _notCDom_normDistReduced2_T_30) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_32 = mux(_notCDom_normDistReduced2_T_7, UInt<5>("h12"), _notCDom_normDistReduced2_T_31) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_33 = mux(_notCDom_normDistReduced2_T_8, UInt<5>("h11"), _notCDom_normDistReduced2_T_32) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_34 = mux(_notCDom_normDistReduced2_T_9, UInt<5>("h10"), _notCDom_normDistReduced2_T_33) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_35 = mux(_notCDom_normDistReduced2_T_10, UInt<4>("hf"), _notCDom_normDistReduced2_T_34) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_36 = mux(_notCDom_normDistReduced2_T_11, UInt<4>("he"), _notCDom_normDistReduced2_T_35) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_37 = mux(_notCDom_normDistReduced2_T_12, UInt<4>("hd"), _notCDom_normDistReduced2_T_36) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_38 = mux(_notCDom_normDistReduced2_T_13, UInt<4>("hc"), _notCDom_normDistReduced2_T_37) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_39 = mux(_notCDom_normDistReduced2_T_14, UInt<4>("hb"), _notCDom_normDistReduced2_T_38) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_40 = mux(_notCDom_normDistReduced2_T_15, UInt<4>("ha"), _notCDom_normDistReduced2_T_39) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_41 = mux(_notCDom_normDistReduced2_T_16, UInt<4>("h9"), _notCDom_normDistReduced2_T_40) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_42 = mux(_notCDom_normDistReduced2_T_17, UInt<4>("h8"), _notCDom_normDistReduced2_T_41) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_43 = mux(_notCDom_normDistReduced2_T_18, UInt<3>("h7"), _notCDom_normDistReduced2_T_42) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_44 = mux(_notCDom_normDistReduced2_T_19, UInt<3>("h6"), _notCDom_normDistReduced2_T_43) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_45 = mux(_notCDom_normDistReduced2_T_20, UInt<3>("h5"), _notCDom_normDistReduced2_T_44) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_46 = mux(_notCDom_normDistReduced2_T_21, UInt<3>("h4"), _notCDom_normDistReduced2_T_45) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_47 = mux(_notCDom_normDistReduced2_T_22, UInt<2>("h3"), _notCDom_normDistReduced2_T_46) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_48 = mux(_notCDom_normDistReduced2_T_23, UInt<2>("h2"), _notCDom_normDistReduced2_T_47) @[Mux.scala 47:70]
    node _notCDom_normDistReduced2_T_49 = mux(_notCDom_normDistReduced2_T_24, UInt<1>("h1"), _notCDom_normDistReduced2_T_48) @[Mux.scala 47:70]
    node notCDom_normDistReduced2 = mux(_notCDom_normDistReduced2_T_25, UInt<1>("h0"), _notCDom_normDistReduced2_T_49) @[Mux.scala 47:70]
    node notCDom_nearNormDist = shl(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 239:56]
    node _notCDom_sExp_T = cvt(notCDom_nearNormDist) @[MulAddRecFN.scala 240:69]
    node _notCDom_sExp_T_1 = sub(io.fromPreMul.sExpSum, _notCDom_sExp_T) @[MulAddRecFN.scala 240:46]
    node _notCDom_sExp_T_2 = tail(_notCDom_sExp_T_1, 1) @[MulAddRecFN.scala 240:46]
    node notCDom_sExp = asSInt(_notCDom_sExp_T_2) @[MulAddRecFN.scala 240:46]
    node _notCDom_mainSig_T = dshl(notCDom_absSigSum, notCDom_nearNormDist) @[MulAddRecFN.scala 242:27]
    node notCDom_mainSig = bits(_notCDom_mainSig_T, 51, 23) @[MulAddRecFN.scala 242:50]
    node _notCDom_reduced4SigExtra_T = bits(notCDom_reduced2AbsSigSum, 12, 0) @[MulAddRecFN.scala 246:39]
    node _notCDom_reduced4SigExtra_T_1 = shl(_notCDom_reduced4SigExtra_T, 0) @[MulAddRecFN.scala 246:55]
    wire notCDom_reduced4SigExtra_reducedVec : UInt<1>[7] @[primitives.scala 102:30]
    notCDom_reduced4SigExtra_reducedVec is invalid @[primitives.scala 102:30]
    node _notCDom_reduced4SigExtra_reducedVec_0_T = bits(_notCDom_reduced4SigExtra_T_1, 1, 0) @[primitives.scala 104:33]
    node _notCDom_reduced4SigExtra_reducedVec_0_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_0_T) @[primitives.scala 104:54]
    notCDom_reduced4SigExtra_reducedVec[0] <= _notCDom_reduced4SigExtra_reducedVec_0_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced4SigExtra_reducedVec_1_T = bits(_notCDom_reduced4SigExtra_T_1, 3, 2) @[primitives.scala 104:33]
    node _notCDom_reduced4SigExtra_reducedVec_1_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_1_T) @[primitives.scala 104:54]
    notCDom_reduced4SigExtra_reducedVec[1] <= _notCDom_reduced4SigExtra_reducedVec_1_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced4SigExtra_reducedVec_2_T = bits(_notCDom_reduced4SigExtra_T_1, 5, 4) @[primitives.scala 104:33]
    node _notCDom_reduced4SigExtra_reducedVec_2_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_2_T) @[primitives.scala 104:54]
    notCDom_reduced4SigExtra_reducedVec[2] <= _notCDom_reduced4SigExtra_reducedVec_2_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced4SigExtra_reducedVec_3_T = bits(_notCDom_reduced4SigExtra_T_1, 7, 6) @[primitives.scala 104:33]
    node _notCDom_reduced4SigExtra_reducedVec_3_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_3_T) @[primitives.scala 104:54]
    notCDom_reduced4SigExtra_reducedVec[3] <= _notCDom_reduced4SigExtra_reducedVec_3_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced4SigExtra_reducedVec_4_T = bits(_notCDom_reduced4SigExtra_T_1, 9, 8) @[primitives.scala 104:33]
    node _notCDom_reduced4SigExtra_reducedVec_4_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_4_T) @[primitives.scala 104:54]
    notCDom_reduced4SigExtra_reducedVec[4] <= _notCDom_reduced4SigExtra_reducedVec_4_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced4SigExtra_reducedVec_5_T = bits(_notCDom_reduced4SigExtra_T_1, 11, 10) @[primitives.scala 104:33]
    node _notCDom_reduced4SigExtra_reducedVec_5_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_5_T) @[primitives.scala 104:54]
    notCDom_reduced4SigExtra_reducedVec[5] <= _notCDom_reduced4SigExtra_reducedVec_5_T_1 @[primitives.scala 104:28]
    node _notCDom_reduced4SigExtra_reducedVec_6_T = bits(_notCDom_reduced4SigExtra_T_1, 12, 12) @[primitives.scala 107:15]
    node _notCDom_reduced4SigExtra_reducedVec_6_T_1 = orr(_notCDom_reduced4SigExtra_reducedVec_6_T) @[primitives.scala 107:57]
    notCDom_reduced4SigExtra_reducedVec[6] <= _notCDom_reduced4SigExtra_reducedVec_6_T_1 @[primitives.scala 106:38]
    node notCDom_reduced4SigExtra_lo_hi = cat(notCDom_reduced4SigExtra_reducedVec[2], notCDom_reduced4SigExtra_reducedVec[1]) @[primitives.scala 108:20]
    node notCDom_reduced4SigExtra_lo = cat(notCDom_reduced4SigExtra_lo_hi, notCDom_reduced4SigExtra_reducedVec[0]) @[primitives.scala 108:20]
    node notCDom_reduced4SigExtra_hi_lo = cat(notCDom_reduced4SigExtra_reducedVec[4], notCDom_reduced4SigExtra_reducedVec[3]) @[primitives.scala 108:20]
    node notCDom_reduced4SigExtra_hi_hi = cat(notCDom_reduced4SigExtra_reducedVec[6], notCDom_reduced4SigExtra_reducedVec[5]) @[primitives.scala 108:20]
    node notCDom_reduced4SigExtra_hi = cat(notCDom_reduced4SigExtra_hi_hi, notCDom_reduced4SigExtra_hi_lo) @[primitives.scala 108:20]
    node _notCDom_reduced4SigExtra_T_2 = cat(notCDom_reduced4SigExtra_hi, notCDom_reduced4SigExtra_lo) @[primitives.scala 108:20]
    node _notCDom_reduced4SigExtra_T_3 = shr(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 247:46]
    node _notCDom_reduced4SigExtra_T_4 = not(_notCDom_reduced4SigExtra_T_3) @[primitives.scala 51:21]
    node notCDom_reduced4SigExtra_shift = dshr(asSInt(UInt<17>("h10000")), _notCDom_reduced4SigExtra_T_4) @[primitives.scala 77:58]
    node _notCDom_reduced4SigExtra_T_5 = bits(notCDom_reduced4SigExtra_shift, 6, 1) @[primitives.scala 79:22]
    node _notCDom_reduced4SigExtra_T_6 = bits(_notCDom_reduced4SigExtra_T_5, 3, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_7 = bits(_notCDom_reduced4SigExtra_T_6, 1, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_8 = bits(_notCDom_reduced4SigExtra_T_7, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_9 = bits(_notCDom_reduced4SigExtra_T_7, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_10 = cat(_notCDom_reduced4SigExtra_T_8, _notCDom_reduced4SigExtra_T_9) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_11 = bits(_notCDom_reduced4SigExtra_T_6, 3, 2) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_12 = bits(_notCDom_reduced4SigExtra_T_11, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_13 = bits(_notCDom_reduced4SigExtra_T_11, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_14 = cat(_notCDom_reduced4SigExtra_T_12, _notCDom_reduced4SigExtra_T_13) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_15 = cat(_notCDom_reduced4SigExtra_T_10, _notCDom_reduced4SigExtra_T_14) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_16 = bits(_notCDom_reduced4SigExtra_T_5, 5, 4) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_17 = bits(_notCDom_reduced4SigExtra_T_16, 0, 0) @[Bitwise.scala 114:18]
    node _notCDom_reduced4SigExtra_T_18 = bits(_notCDom_reduced4SigExtra_T_16, 1, 1) @[Bitwise.scala 114:47]
    node _notCDom_reduced4SigExtra_T_19 = cat(_notCDom_reduced4SigExtra_T_17, _notCDom_reduced4SigExtra_T_18) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_20 = cat(_notCDom_reduced4SigExtra_T_15, _notCDom_reduced4SigExtra_T_19) @[Cat.scala 33:92]
    node _notCDom_reduced4SigExtra_T_21 = and(_notCDom_reduced4SigExtra_T_2, _notCDom_reduced4SigExtra_T_20) @[MulAddRecFN.scala 246:78]
    node notCDom_reduced4SigExtra = orr(_notCDom_reduced4SigExtra_T_21) @[MulAddRecFN.scala 248:11]
    node _notCDom_sig_T = shr(notCDom_mainSig, 3) @[MulAddRecFN.scala 250:28]
    node _notCDom_sig_T_1 = bits(notCDom_mainSig, 2, 0) @[MulAddRecFN.scala 251:28]
    node _notCDom_sig_T_2 = orr(_notCDom_sig_T_1) @[MulAddRecFN.scala 251:35]
    node _notCDom_sig_T_3 = or(_notCDom_sig_T_2, notCDom_reduced4SigExtra) @[MulAddRecFN.scala 251:39]
    node notCDom_sig = cat(_notCDom_sig_T, _notCDom_sig_T_3) @[Cat.scala 33:92]
    node _notCDom_completeCancellation_T = bits(notCDom_sig, 26, 25) @[MulAddRecFN.scala 254:21]
    node notCDom_completeCancellation = eq(_notCDom_completeCancellation_T, UInt<1>("h0")) @[MulAddRecFN.scala 254:50]
    node _notCDom_sign_T = xor(io.fromPreMul.signProd, notCDom_signSigSum) @[MulAddRecFN.scala 258:36]
    node notCDom_sign = mux(notCDom_completeCancellation, roundingMode_min, _notCDom_sign_T) @[MulAddRecFN.scala 256:12]
    node notNaN_isInfProd = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 263:49]
    node notNaN_isInfOut = or(notNaN_isInfProd, io.fromPreMul.isInfC) @[MulAddRecFN.scala 264:44]
    node _notNaN_addZeros_T = or(io.fromPreMul.isZeroA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 266:32]
    node notNaN_addZeros = and(_notNaN_addZeros_T, io.fromPreMul.isZeroC) @[MulAddRecFN.scala 266:58]
    node _io_invalidExc_T = and(io.fromPreMul.isInfA, io.fromPreMul.isZeroB) @[MulAddRecFN.scala 271:31]
    node _io_invalidExc_T_1 = or(io.fromPreMul.isSigNaNAny, _io_invalidExc_T) @[MulAddRecFN.scala 270:35]
    node _io_invalidExc_T_2 = and(io.fromPreMul.isZeroA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 272:32]
    node _io_invalidExc_T_3 = or(_io_invalidExc_T_1, _io_invalidExc_T_2) @[MulAddRecFN.scala 271:57]
    node _io_invalidExc_T_4 = eq(io.fromPreMul.isNaNAOrB, UInt<1>("h0")) @[MulAddRecFN.scala 273:10]
    node _io_invalidExc_T_5 = or(io.fromPreMul.isInfA, io.fromPreMul.isInfB) @[MulAddRecFN.scala 274:36]
    node _io_invalidExc_T_6 = and(_io_invalidExc_T_4, _io_invalidExc_T_5) @[MulAddRecFN.scala 273:36]
    node _io_invalidExc_T_7 = and(_io_invalidExc_T_6, io.fromPreMul.isInfC) @[MulAddRecFN.scala 274:61]
    node _io_invalidExc_T_8 = and(_io_invalidExc_T_7, io.fromPreMul.doSubMags) @[MulAddRecFN.scala 275:35]
    node _io_invalidExc_T_9 = or(_io_invalidExc_T_3, _io_invalidExc_T_8) @[MulAddRecFN.scala 272:57]
    io.invalidExc <= _io_invalidExc_T_9 @[MulAddRecFN.scala 269:19]
    node _io_rawOut_isNaN_T = or(io.fromPreMul.isNaNAOrB, io.fromPreMul.isNaNC) @[MulAddRecFN.scala 277:48]
    io.rawOut.isNaN <= _io_rawOut_isNaN_T @[MulAddRecFN.scala 277:21]
    io.rawOut.isInf <= notNaN_isInfOut @[MulAddRecFN.scala 278:21]
    node _io_rawOut_isZero_T = eq(io.fromPreMul.CIsDominant, UInt<1>("h0")) @[MulAddRecFN.scala 282:14]
    node _io_rawOut_isZero_T_1 = and(_io_rawOut_isZero_T, notCDom_completeCancellation) @[MulAddRecFN.scala 282:42]
    node _io_rawOut_isZero_T_2 = or(notNaN_addZeros, _io_rawOut_isZero_T_1) @[MulAddRecFN.scala 281:25]
    io.rawOut.isZero <= _io_rawOut_isZero_T_2 @[MulAddRecFN.scala 280:22]
    node _io_rawOut_sign_T = and(notNaN_isInfProd, io.fromPreMul.signProd) @[MulAddRecFN.scala 284:27]
    node _io_rawOut_sign_T_1 = and(io.fromPreMul.isInfC, CDom_sign) @[MulAddRecFN.scala 285:31]
    node _io_rawOut_sign_T_2 = or(_io_rawOut_sign_T, _io_rawOut_sign_T_1) @[MulAddRecFN.scala 284:54]
    node _io_rawOut_sign_T_3 = eq(roundingMode_min, UInt<1>("h0")) @[MulAddRecFN.scala 286:29]
    node _io_rawOut_sign_T_4 = and(notNaN_addZeros, _io_rawOut_sign_T_3) @[MulAddRecFN.scala 286:26]
    node _io_rawOut_sign_T_5 = and(_io_rawOut_sign_T_4, io.fromPreMul.signProd) @[MulAddRecFN.scala 286:48]
    node _io_rawOut_sign_T_6 = and(_io_rawOut_sign_T_5, CDom_sign) @[MulAddRecFN.scala 287:36]
    node _io_rawOut_sign_T_7 = or(_io_rawOut_sign_T_2, _io_rawOut_sign_T_6) @[MulAddRecFN.scala 285:43]
    node _io_rawOut_sign_T_8 = and(notNaN_addZeros, roundingMode_min) @[MulAddRecFN.scala 288:26]
    node _io_rawOut_sign_T_9 = or(io.fromPreMul.signProd, CDom_sign) @[MulAddRecFN.scala 289:37]
    node _io_rawOut_sign_T_10 = and(_io_rawOut_sign_T_8, _io_rawOut_sign_T_9) @[MulAddRecFN.scala 288:46]
    node _io_rawOut_sign_T_11 = or(_io_rawOut_sign_T_7, _io_rawOut_sign_T_10) @[MulAddRecFN.scala 287:48]
    node _io_rawOut_sign_T_12 = eq(notNaN_isInfOut, UInt<1>("h0")) @[MulAddRecFN.scala 290:10]
    node _io_rawOut_sign_T_13 = eq(notNaN_addZeros, UInt<1>("h0")) @[MulAddRecFN.scala 290:31]
    node _io_rawOut_sign_T_14 = and(_io_rawOut_sign_T_12, _io_rawOut_sign_T_13) @[MulAddRecFN.scala 290:28]
    node _io_rawOut_sign_T_15 = mux(io.fromPreMul.CIsDominant, CDom_sign, notCDom_sign) @[MulAddRecFN.scala 291:17]
    node _io_rawOut_sign_T_16 = and(_io_rawOut_sign_T_14, _io_rawOut_sign_T_15) @[MulAddRecFN.scala 290:49]
    node _io_rawOut_sign_T_17 = or(_io_rawOut_sign_T_11, _io_rawOut_sign_T_16) @[MulAddRecFN.scala 289:50]
    io.rawOut.sign <= _io_rawOut_sign_T_17 @[MulAddRecFN.scala 283:20]
    node _io_rawOut_sExp_T = mux(io.fromPreMul.CIsDominant, CDom_sExp, notCDom_sExp) @[MulAddRecFN.scala 292:26]
    io.rawOut.sExp <= _io_rawOut_sExp_T @[MulAddRecFN.scala 292:20]
    node _io_rawOut_sig_T = mux(io.fromPreMul.CIsDominant, CDom_sig, notCDom_sig) @[MulAddRecFN.scala 293:25]
    io.rawOut.sig <= _io_rawOut_sig_T @[MulAddRecFN.scala 293:19]

  module RoundAnyRawFNToRecFN :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    io is invalid
    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 88:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 89:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 90:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 91:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 92:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 93:53]
    node _roundMagUp_T = and(roundingMode_min, io.in.sign) @[RoundAnyRawFNToRecFN.scala 96:27]
    node _roundMagUp_T_1 = eq(io.in.sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 96:66]
    node _roundMagUp_T_2 = and(roundingMode_max, _roundMagUp_T_1) @[RoundAnyRawFNToRecFN.scala 96:63]
    node roundMagUp = or(_roundMagUp_T, _roundMagUp_T_2) @[RoundAnyRawFNToRecFN.scala 96:42]
    node adjustedSig = shl(io.in.sig, 0) @[RoundAnyRawFNToRecFN.scala 112:22]
    node doShiftSigDown1 = bits(adjustedSig, 26, 26) @[RoundAnyRawFNToRecFN.scala 118:61]
    wire common_expOut : UInt<9> @[RoundAnyRawFNToRecFN.scala 120:31]
    common_expOut is invalid @[RoundAnyRawFNToRecFN.scala 120:31]
    wire common_fractOut : UInt<23> @[RoundAnyRawFNToRecFN.scala 121:31]
    common_fractOut is invalid @[RoundAnyRawFNToRecFN.scala 121:31]
    wire common_overflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 122:37]
    common_overflow is invalid @[RoundAnyRawFNToRecFN.scala 122:37]
    wire common_totalUnderflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 123:37]
    common_totalUnderflow is invalid @[RoundAnyRawFNToRecFN.scala 123:37]
    wire common_underflow : UInt<1> @[RoundAnyRawFNToRecFN.scala 124:37]
    common_underflow is invalid @[RoundAnyRawFNToRecFN.scala 124:37]
    wire common_inexact : UInt<1> @[RoundAnyRawFNToRecFN.scala 125:37]
    common_inexact is invalid @[RoundAnyRawFNToRecFN.scala 125:37]
    node _roundMask_T = bits(io.in.sExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 154:37]
    node _roundMask_T_1 = not(_roundMask_T) @[primitives.scala 51:21]
    node roundMask_msb = bits(_roundMask_T_1, 8, 8) @[primitives.scala 57:25]
    node roundMask_lsbs = bits(_roundMask_T_1, 7, 0) @[primitives.scala 58:26]
    node roundMask_msb_1 = bits(roundMask_lsbs, 7, 7) @[primitives.scala 57:25]
    node roundMask_lsbs_1 = bits(roundMask_lsbs, 6, 0) @[primitives.scala 58:26]
    node roundMask_msb_2 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 57:25]
    node roundMask_lsbs_2 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 58:26]
    node roundMask_shift = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_2) @[primitives.scala 77:58]
    node _roundMask_T_2 = bits(roundMask_shift, 63, 42) @[primitives.scala 79:22]
    node _roundMask_T_3 = bits(_roundMask_T_2, 15, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_4 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 107:52]
    node _roundMask_T_5 = xor(UInt<16>("hffff"), _roundMask_T_4) @[Bitwise.scala 107:21]
    node _roundMask_T_6 = shr(_roundMask_T_3, 8) @[Bitwise.scala 108:21]
    node _roundMask_T_7 = and(_roundMask_T_6, _roundMask_T_5) @[Bitwise.scala 108:31]
    node _roundMask_T_8 = bits(_roundMask_T_3, 7, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_9 = shl(_roundMask_T_8, 8) @[Bitwise.scala 108:70]
    node _roundMask_T_10 = not(_roundMask_T_5) @[Bitwise.scala 108:82]
    node _roundMask_T_11 = and(_roundMask_T_9, _roundMask_T_10) @[Bitwise.scala 108:80]
    node _roundMask_T_12 = or(_roundMask_T_7, _roundMask_T_11) @[Bitwise.scala 108:39]
    node _roundMask_T_13 = bits(_roundMask_T_5, 11, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_14 = shl(_roundMask_T_13, 4) @[Bitwise.scala 107:52]
    node _roundMask_T_15 = xor(_roundMask_T_5, _roundMask_T_14) @[Bitwise.scala 107:21]
    node _roundMask_T_16 = shr(_roundMask_T_12, 4) @[Bitwise.scala 108:21]
    node _roundMask_T_17 = and(_roundMask_T_16, _roundMask_T_15) @[Bitwise.scala 108:31]
    node _roundMask_T_18 = bits(_roundMask_T_12, 11, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_19 = shl(_roundMask_T_18, 4) @[Bitwise.scala 108:70]
    node _roundMask_T_20 = not(_roundMask_T_15) @[Bitwise.scala 108:82]
    node _roundMask_T_21 = and(_roundMask_T_19, _roundMask_T_20) @[Bitwise.scala 108:80]
    node _roundMask_T_22 = or(_roundMask_T_17, _roundMask_T_21) @[Bitwise.scala 108:39]
    node _roundMask_T_23 = bits(_roundMask_T_15, 13, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_24 = shl(_roundMask_T_23, 2) @[Bitwise.scala 107:52]
    node _roundMask_T_25 = xor(_roundMask_T_15, _roundMask_T_24) @[Bitwise.scala 107:21]
    node _roundMask_T_26 = shr(_roundMask_T_22, 2) @[Bitwise.scala 108:21]
    node _roundMask_T_27 = and(_roundMask_T_26, _roundMask_T_25) @[Bitwise.scala 108:31]
    node _roundMask_T_28 = bits(_roundMask_T_22, 13, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_29 = shl(_roundMask_T_28, 2) @[Bitwise.scala 108:70]
    node _roundMask_T_30 = not(_roundMask_T_25) @[Bitwise.scala 108:82]
    node _roundMask_T_31 = and(_roundMask_T_29, _roundMask_T_30) @[Bitwise.scala 108:80]
    node _roundMask_T_32 = or(_roundMask_T_27, _roundMask_T_31) @[Bitwise.scala 108:39]
    node _roundMask_T_33 = bits(_roundMask_T_25, 14, 0) @[Bitwise.scala 107:28]
    node _roundMask_T_34 = shl(_roundMask_T_33, 1) @[Bitwise.scala 107:52]
    node _roundMask_T_35 = xor(_roundMask_T_25, _roundMask_T_34) @[Bitwise.scala 107:21]
    node _roundMask_T_36 = shr(_roundMask_T_32, 1) @[Bitwise.scala 108:21]
    node _roundMask_T_37 = and(_roundMask_T_36, _roundMask_T_35) @[Bitwise.scala 108:31]
    node _roundMask_T_38 = bits(_roundMask_T_32, 14, 0) @[Bitwise.scala 108:46]
    node _roundMask_T_39 = shl(_roundMask_T_38, 1) @[Bitwise.scala 108:70]
    node _roundMask_T_40 = not(_roundMask_T_35) @[Bitwise.scala 108:82]
    node _roundMask_T_41 = and(_roundMask_T_39, _roundMask_T_40) @[Bitwise.scala 108:80]
    node _roundMask_T_42 = or(_roundMask_T_37, _roundMask_T_41) @[Bitwise.scala 108:39]
    node _roundMask_T_43 = bits(_roundMask_T_2, 21, 16) @[Bitwise.scala 114:47]
    node _roundMask_T_44 = bits(_roundMask_T_43, 3, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_45 = bits(_roundMask_T_44, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_46 = bits(_roundMask_T_45, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_47 = bits(_roundMask_T_45, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_48 = cat(_roundMask_T_46, _roundMask_T_47) @[Cat.scala 33:92]
    node _roundMask_T_49 = bits(_roundMask_T_44, 3, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_50 = bits(_roundMask_T_49, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_51 = bits(_roundMask_T_49, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_52 = cat(_roundMask_T_50, _roundMask_T_51) @[Cat.scala 33:92]
    node _roundMask_T_53 = cat(_roundMask_T_48, _roundMask_T_52) @[Cat.scala 33:92]
    node _roundMask_T_54 = bits(_roundMask_T_43, 5, 4) @[Bitwise.scala 114:47]
    node _roundMask_T_55 = bits(_roundMask_T_54, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_56 = bits(_roundMask_T_54, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_57 = cat(_roundMask_T_55, _roundMask_T_56) @[Cat.scala 33:92]
    node _roundMask_T_58 = cat(_roundMask_T_53, _roundMask_T_57) @[Cat.scala 33:92]
    node _roundMask_T_59 = cat(_roundMask_T_42, _roundMask_T_58) @[Cat.scala 33:92]
    node _roundMask_T_60 = not(_roundMask_T_59) @[primitives.scala 74:36]
    node _roundMask_T_61 = mux(roundMask_msb_2, UInt<1>("h0"), _roundMask_T_60) @[primitives.scala 74:21]
    node _roundMask_T_62 = not(_roundMask_T_61) @[primitives.scala 74:17]
    node _roundMask_T_63 = cat(_roundMask_T_62, UInt<3>("h7")) @[Cat.scala 33:92]
    node roundMask_msb_3 = bits(roundMask_lsbs_1, 6, 6) @[primitives.scala 57:25]
    node roundMask_lsbs_3 = bits(roundMask_lsbs_1, 5, 0) @[primitives.scala 58:26]
    node roundMask_shift_1 = dshr(asSInt(UInt<65>("h10000000000000000")), roundMask_lsbs_3) @[primitives.scala 77:58]
    node _roundMask_T_64 = bits(roundMask_shift_1, 2, 0) @[primitives.scala 79:22]
    node _roundMask_T_65 = bits(_roundMask_T_64, 1, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_66 = bits(_roundMask_T_65, 0, 0) @[Bitwise.scala 114:18]
    node _roundMask_T_67 = bits(_roundMask_T_65, 1, 1) @[Bitwise.scala 114:47]
    node _roundMask_T_68 = cat(_roundMask_T_66, _roundMask_T_67) @[Cat.scala 33:92]
    node _roundMask_T_69 = bits(_roundMask_T_64, 2, 2) @[Bitwise.scala 114:47]
    node _roundMask_T_70 = cat(_roundMask_T_68, _roundMask_T_69) @[Cat.scala 33:92]
    node _roundMask_T_71 = mux(roundMask_msb_3, _roundMask_T_70, UInt<1>("h0")) @[primitives.scala 61:24]
    node _roundMask_T_72 = mux(roundMask_msb_1, _roundMask_T_63, _roundMask_T_71) @[primitives.scala 66:24]
    node _roundMask_T_73 = mux(roundMask_msb, _roundMask_T_72, UInt<1>("h0")) @[primitives.scala 61:24]
    node _roundMask_T_74 = or(_roundMask_T_73, doShiftSigDown1) @[RoundAnyRawFNToRecFN.scala 157:23]
    node roundMask = cat(_roundMask_T_74, UInt<2>("h3")) @[Cat.scala 33:92]
    node _shiftedRoundMask_T = shr(roundMask, 1) @[RoundAnyRawFNToRecFN.scala 160:57]
    node shiftedRoundMask = cat(UInt<1>("h0"), _shiftedRoundMask_T) @[Cat.scala 33:92]
    node _roundPosMask_T = not(shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 161:28]
    node roundPosMask = and(_roundPosMask_T, roundMask) @[RoundAnyRawFNToRecFN.scala 161:46]
    node _roundPosBit_T = and(adjustedSig, roundPosMask) @[RoundAnyRawFNToRecFN.scala 162:40]
    node roundPosBit = orr(_roundPosBit_T) @[RoundAnyRawFNToRecFN.scala 162:56]
    node _anyRoundExtra_T = and(adjustedSig, shiftedRoundMask) @[RoundAnyRawFNToRecFN.scala 163:42]
    node anyRoundExtra = orr(_anyRoundExtra_T) @[RoundAnyRawFNToRecFN.scala 163:62]
    node anyRound = or(roundPosBit, anyRoundExtra) @[RoundAnyRawFNToRecFN.scala 164:36]
    node _roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 167:38]
    node _roundIncr_T_1 = and(_roundIncr_T, roundPosBit) @[RoundAnyRawFNToRecFN.scala 167:67]
    node _roundIncr_T_2 = and(roundMagUp, anyRound) @[RoundAnyRawFNToRecFN.scala 169:29]
    node roundIncr = or(_roundIncr_T_1, _roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 168:31]
    node _roundedSig_T = or(adjustedSig, roundMask) @[RoundAnyRawFNToRecFN.scala 172:32]
    node _roundedSig_T_1 = shr(_roundedSig_T, 2) @[RoundAnyRawFNToRecFN.scala 172:44]
    node _roundedSig_T_2 = add(_roundedSig_T_1, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 172:49]
    node _roundedSig_T_3 = and(roundingMode_near_even, roundPosBit) @[RoundAnyRawFNToRecFN.scala 173:49]
    node _roundedSig_T_4 = eq(anyRoundExtra, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 174:30]
    node _roundedSig_T_5 = and(_roundedSig_T_3, _roundedSig_T_4) @[RoundAnyRawFNToRecFN.scala 173:64]
    node _roundedSig_T_6 = shr(roundMask, 1) @[RoundAnyRawFNToRecFN.scala 175:35]
    node _roundedSig_T_7 = mux(_roundedSig_T_5, _roundedSig_T_6, UInt<26>("h0")) @[RoundAnyRawFNToRecFN.scala 173:25]
    node _roundedSig_T_8 = not(_roundedSig_T_7) @[RoundAnyRawFNToRecFN.scala 173:21]
    node _roundedSig_T_9 = and(_roundedSig_T_2, _roundedSig_T_8) @[RoundAnyRawFNToRecFN.scala 172:61]
    node _roundedSig_T_10 = not(roundMask) @[RoundAnyRawFNToRecFN.scala 178:32]
    node _roundedSig_T_11 = and(adjustedSig, _roundedSig_T_10) @[RoundAnyRawFNToRecFN.scala 178:30]
    node _roundedSig_T_12 = shr(_roundedSig_T_11, 2) @[RoundAnyRawFNToRecFN.scala 178:43]
    node _roundedSig_T_13 = and(roundingMode_odd, anyRound) @[RoundAnyRawFNToRecFN.scala 179:42]
    node _roundedSig_T_14 = shr(roundPosMask, 1) @[RoundAnyRawFNToRecFN.scala 179:67]
    node _roundedSig_T_15 = mux(_roundedSig_T_13, _roundedSig_T_14, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 179:24]
    node _roundedSig_T_16 = or(_roundedSig_T_12, _roundedSig_T_15) @[RoundAnyRawFNToRecFN.scala 178:47]
    node roundedSig = mux(roundIncr, _roundedSig_T_9, _roundedSig_T_16) @[RoundAnyRawFNToRecFN.scala 171:16]
    node _sRoundedExp_T = shr(roundedSig, 24) @[RoundAnyRawFNToRecFN.scala 183:54]
    node _sRoundedExp_T_1 = cvt(_sRoundedExp_T) @[RoundAnyRawFNToRecFN.scala 183:69]
    node sRoundedExp = add(io.in.sExp, _sRoundedExp_T_1) @[RoundAnyRawFNToRecFN.scala 183:40]
    node _common_expOut_T = bits(sRoundedExp, 8, 0) @[RoundAnyRawFNToRecFN.scala 185:37]
    common_expOut <= _common_expOut_T @[RoundAnyRawFNToRecFN.scala 185:23]
    node _common_fractOut_T = bits(roundedSig, 23, 1) @[RoundAnyRawFNToRecFN.scala 188:27]
    node _common_fractOut_T_1 = bits(roundedSig, 22, 0) @[RoundAnyRawFNToRecFN.scala 189:27]
    node _common_fractOut_T_2 = mux(doShiftSigDown1, _common_fractOut_T, _common_fractOut_T_1) @[RoundAnyRawFNToRecFN.scala 187:16]
    common_fractOut <= _common_fractOut_T_2 @[RoundAnyRawFNToRecFN.scala 186:25]
    node _common_overflow_T = shr(sRoundedExp, 7) @[RoundAnyRawFNToRecFN.scala 194:30]
    node _common_overflow_T_1 = geq(_common_overflow_T, asSInt(UInt<3>("h3"))) @[RoundAnyRawFNToRecFN.scala 194:50]
    common_overflow <= _common_overflow_T_1 @[RoundAnyRawFNToRecFN.scala 191:25]
    node _common_totalUnderflow_T = lt(sRoundedExp, asSInt(UInt<8>("h6b"))) @[RoundAnyRawFNToRecFN.scala 198:31]
    common_totalUnderflow <= _common_totalUnderflow_T @[RoundAnyRawFNToRecFN.scala 195:31]
    node _unboundedRange_roundPosBit_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 201:45]
    node _unboundedRange_roundPosBit_T_1 = bits(adjustedSig, 1, 1) @[RoundAnyRawFNToRecFN.scala 201:61]
    node unboundedRange_roundPosBit = mux(doShiftSigDown1, _unboundedRange_roundPosBit_T, _unboundedRange_roundPosBit_T_1) @[RoundAnyRawFNToRecFN.scala 201:16]
    node _unboundedRange_anyRound_T = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 203:44]
    node _unboundedRange_anyRound_T_1 = and(doShiftSigDown1, _unboundedRange_anyRound_T) @[RoundAnyRawFNToRecFN.scala 203:30]
    node _unboundedRange_anyRound_T_2 = bits(adjustedSig, 1, 0) @[RoundAnyRawFNToRecFN.scala 203:63]
    node _unboundedRange_anyRound_T_3 = orr(_unboundedRange_anyRound_T_2) @[RoundAnyRawFNToRecFN.scala 203:70]
    node unboundedRange_anyRound = or(_unboundedRange_anyRound_T_1, _unboundedRange_anyRound_T_3) @[RoundAnyRawFNToRecFN.scala 203:49]
    node _unboundedRange_roundIncr_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 205:38]
    node _unboundedRange_roundIncr_T_1 = and(_unboundedRange_roundIncr_T, unboundedRange_roundPosBit) @[RoundAnyRawFNToRecFN.scala 205:67]
    node _unboundedRange_roundIncr_T_2 = and(roundMagUp, unboundedRange_anyRound) @[RoundAnyRawFNToRecFN.scala 207:29]
    node unboundedRange_roundIncr = or(_unboundedRange_roundIncr_T_1, _unboundedRange_roundIncr_T_2) @[RoundAnyRawFNToRecFN.scala 206:46]
    node _roundCarry_T = bits(roundedSig, 25, 25) @[RoundAnyRawFNToRecFN.scala 210:27]
    node _roundCarry_T_1 = bits(roundedSig, 24, 24) @[RoundAnyRawFNToRecFN.scala 211:27]
    node roundCarry = mux(doShiftSigDown1, _roundCarry_T, _roundCarry_T_1) @[RoundAnyRawFNToRecFN.scala 209:16]
    node _common_underflow_T = shr(io.in.sExp, 8) @[RoundAnyRawFNToRecFN.scala 218:48]
    node _common_underflow_T_1 = leq(_common_underflow_T, asSInt(UInt<1>("h0"))) @[RoundAnyRawFNToRecFN.scala 218:62]
    node _common_underflow_T_2 = and(anyRound, _common_underflow_T_1) @[RoundAnyRawFNToRecFN.scala 218:32]
    node _common_underflow_T_3 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 219:57]
    node _common_underflow_T_4 = bits(roundMask, 2, 2) @[RoundAnyRawFNToRecFN.scala 219:71]
    node _common_underflow_T_5 = mux(doShiftSigDown1, _common_underflow_T_3, _common_underflow_T_4) @[RoundAnyRawFNToRecFN.scala 219:30]
    node _common_underflow_T_6 = and(_common_underflow_T_2, _common_underflow_T_5) @[RoundAnyRawFNToRecFN.scala 218:74]
    node _common_underflow_T_7 = eq(io.detectTininess, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 220:49]
    node _common_underflow_T_8 = bits(roundMask, 4, 4) @[RoundAnyRawFNToRecFN.scala 222:49]
    node _common_underflow_T_9 = bits(roundMask, 3, 3) @[RoundAnyRawFNToRecFN.scala 223:49]
    node _common_underflow_T_10 = mux(doShiftSigDown1, _common_underflow_T_8, _common_underflow_T_9) @[RoundAnyRawFNToRecFN.scala 221:39]
    node _common_underflow_T_11 = eq(_common_underflow_T_10, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 221:34]
    node _common_underflow_T_12 = and(_common_underflow_T_7, _common_underflow_T_11) @[RoundAnyRawFNToRecFN.scala 220:77]
    node _common_underflow_T_13 = and(_common_underflow_T_12, roundCarry) @[RoundAnyRawFNToRecFN.scala 224:38]
    node _common_underflow_T_14 = and(_common_underflow_T_13, roundPosBit) @[RoundAnyRawFNToRecFN.scala 225:45]
    node _common_underflow_T_15 = and(_common_underflow_T_14, unboundedRange_roundIncr) @[RoundAnyRawFNToRecFN.scala 225:60]
    node _common_underflow_T_16 = eq(_common_underflow_T_15, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 220:27]
    node _common_underflow_T_17 = and(_common_underflow_T_6, _common_underflow_T_16) @[RoundAnyRawFNToRecFN.scala 219:76]
    node _common_underflow_T_18 = or(common_totalUnderflow, _common_underflow_T_17) @[RoundAnyRawFNToRecFN.scala 215:40]
    common_underflow <= _common_underflow_T_18 @[RoundAnyRawFNToRecFN.scala 213:26]
    node _common_inexact_T = or(common_totalUnderflow, anyRound) @[RoundAnyRawFNToRecFN.scala 228:49]
    common_inexact <= _common_inexact_T @[RoundAnyRawFNToRecFN.scala 228:24]
    node isNaNOut = or(io.invalidExc, io.in.isNaN) @[RoundAnyRawFNToRecFN.scala 233:34]
    node notNaN_isSpecialInfOut = or(io.infiniteExc, io.in.isInf) @[RoundAnyRawFNToRecFN.scala 234:49]
    node _commonCase_T = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 235:22]
    node _commonCase_T_1 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 235:36]
    node _commonCase_T_2 = and(_commonCase_T, _commonCase_T_1) @[RoundAnyRawFNToRecFN.scala 235:33]
    node _commonCase_T_3 = eq(io.in.isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 235:64]
    node commonCase = and(_commonCase_T_2, _commonCase_T_3) @[RoundAnyRawFNToRecFN.scala 235:61]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 236:32]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 237:32]
    node _inexact_T = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 238:43]
    node inexact = or(overflow, _inexact_T) @[RoundAnyRawFNToRecFN.scala 238:28]
    node _overflow_roundMagUp_T = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 241:32]
    node overflow_roundMagUp = or(_overflow_roundMagUp_T, roundMagUp) @[RoundAnyRawFNToRecFN.scala 241:60]
    node _pegMinNonzeroMagOut_T = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 243:20]
    node _pegMinNonzeroMagOut_T_1 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 243:60]
    node pegMinNonzeroMagOut = and(_pegMinNonzeroMagOut_T, _pegMinNonzeroMagOut_T_1) @[RoundAnyRawFNToRecFN.scala 243:45]
    node _pegMaxFiniteMagOut_T = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 244:42]
    node pegMaxFiniteMagOut = and(overflow, _pegMaxFiniteMagOut_T) @[RoundAnyRawFNToRecFN.scala 244:39]
    node _notNaN_isInfOut_T = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 246:45]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _notNaN_isInfOut_T) @[RoundAnyRawFNToRecFN.scala 246:32]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io.in.sign) @[RoundAnyRawFNToRecFN.scala 248:22]
    node _expOut_T = or(io.in.isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 251:32]
    node _expOut_T_1 = mux(_expOut_T, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 251:18]
    node _expOut_T_2 = not(_expOut_T_1) @[RoundAnyRawFNToRecFN.scala 251:14]
    node _expOut_T_3 = and(common_expOut, _expOut_T_2) @[RoundAnyRawFNToRecFN.scala 250:24]
    node _expOut_T_4 = not(UInt<9>("h6b")) @[RoundAnyRawFNToRecFN.scala 256:19]
    node _expOut_T_5 = mux(pegMinNonzeroMagOut, _expOut_T_4, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 255:18]
    node _expOut_T_6 = not(_expOut_T_5) @[RoundAnyRawFNToRecFN.scala 255:14]
    node _expOut_T_7 = and(_expOut_T_3, _expOut_T_6) @[RoundAnyRawFNToRecFN.scala 254:17]
    node _expOut_T_8 = mux(pegMaxFiniteMagOut, UInt<9>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 259:18]
    node _expOut_T_9 = not(_expOut_T_8) @[RoundAnyRawFNToRecFN.scala 259:14]
    node _expOut_T_10 = and(_expOut_T_7, _expOut_T_9) @[RoundAnyRawFNToRecFN.scala 258:17]
    node _expOut_T_11 = mux(notNaN_isInfOut, UInt<9>("h40"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 263:18]
    node _expOut_T_12 = not(_expOut_T_11) @[RoundAnyRawFNToRecFN.scala 263:14]
    node _expOut_T_13 = and(_expOut_T_10, _expOut_T_12) @[RoundAnyRawFNToRecFN.scala 262:17]
    node _expOut_T_14 = mux(pegMinNonzeroMagOut, UInt<9>("h6b"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 267:16]
    node _expOut_T_15 = or(_expOut_T_13, _expOut_T_14) @[RoundAnyRawFNToRecFN.scala 266:18]
    node _expOut_T_16 = mux(pegMaxFiniteMagOut, UInt<9>("h17f"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 271:16]
    node _expOut_T_17 = or(_expOut_T_15, _expOut_T_16) @[RoundAnyRawFNToRecFN.scala 270:15]
    node _expOut_T_18 = mux(notNaN_isInfOut, UInt<9>("h180"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 275:16]
    node _expOut_T_19 = or(_expOut_T_17, _expOut_T_18) @[RoundAnyRawFNToRecFN.scala 274:15]
    node _expOut_T_20 = mux(isNaNOut, UInt<9>("h1c0"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16]
    node expOut = or(_expOut_T_19, _expOut_T_20) @[RoundAnyRawFNToRecFN.scala 275:77]
    node _fractOut_T = or(isNaNOut, io.in.isZero) @[RoundAnyRawFNToRecFN.scala 278:22]
    node _fractOut_T_1 = or(_fractOut_T, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 278:38]
    node _fractOut_T_2 = mux(isNaNOut, UInt<23>("h400000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 279:16]
    node _fractOut_T_3 = mux(_fractOut_T_1, _fractOut_T_2, common_fractOut) @[RoundAnyRawFNToRecFN.scala 278:12]
    node _fractOut_T_4 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 77:15]
    node _fractOut_T_5 = mux(_fractOut_T_4, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node fractOut = or(_fractOut_T_3, _fractOut_T_5) @[RoundAnyRawFNToRecFN.scala 281:11]
    node io_out_hi = cat(signOut, expOut) @[Cat.scala 33:92]
    node _io_out_T = cat(io_out_hi, fractOut) @[Cat.scala 33:92]
    io.out <= _io_out_T @[RoundAnyRawFNToRecFN.scala 284:12]
    node io_exceptionFlags_lo = cat(underflow, inexact) @[Cat.scala 33:92]
    node io_exceptionFlags_hi_hi = cat(io.invalidExc, io.infiniteExc) @[Cat.scala 33:92]
    node io_exceptionFlags_hi = cat(io_exceptionFlags_hi_hi, overflow) @[Cat.scala 33:92]
    node _io_exceptionFlags_T = cat(io_exceptionFlags_hi, io_exceptionFlags_lo) @[Cat.scala 33:92]
    io.exceptionFlags <= _io_exceptionFlags_T @[RoundAnyRawFNToRecFN.scala 285:23]

  module RoundRawFNToRecFN :
    output io : { flip invalidExc : UInt<1>, flip infiniteExc : UInt<1>, flip in : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<27>}, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    io is invalid
    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN @[RoundAnyRawFNToRecFN.scala 307:15]
    roundAnyRawFNToRecFN.io is invalid
    roundAnyRawFNToRecFN.io.invalidExc <= io.invalidExc @[RoundAnyRawFNToRecFN.scala 310:44]
    roundAnyRawFNToRecFN.io.infiniteExc <= io.infiniteExc @[RoundAnyRawFNToRecFN.scala 311:44]
    roundAnyRawFNToRecFN.io.in <- io.in @[RoundAnyRawFNToRecFN.scala 312:44]
    roundAnyRawFNToRecFN.io.roundingMode <= io.roundingMode @[RoundAnyRawFNToRecFN.scala 313:44]
    roundAnyRawFNToRecFN.io.detectTininess <= io.detectTininess @[RoundAnyRawFNToRecFN.scala 314:44]
    io.out <= roundAnyRawFNToRecFN.io.out @[RoundAnyRawFNToRecFN.scala 315:23]
    io.exceptionFlags <= roundAnyRawFNToRecFN.io.exceptionFlags @[RoundAnyRawFNToRecFN.scala 316:23]

  module MulAddRecFN :
    output io : { flip op : UInt<2>, flip a : UInt<33>, flip b : UInt<33>, flip c : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    io is invalid
    inst mulAddRecFNToRaw_preMul of MulAddRecFNToRaw_preMul @[MulAddRecFN.scala 315:15]
    mulAddRecFNToRaw_preMul.io is invalid
    inst mulAddRecFNToRaw_postMul of MulAddRecFNToRaw_postMul @[MulAddRecFN.scala 317:15]
    mulAddRecFNToRaw_postMul.io is invalid
    mulAddRecFNToRaw_preMul.io.op <= io.op @[MulAddRecFN.scala 319:35]
    mulAddRecFNToRaw_preMul.io.a <= io.a @[MulAddRecFN.scala 320:35]
    mulAddRecFNToRaw_preMul.io.b <= io.b @[MulAddRecFN.scala 321:35]
    mulAddRecFNToRaw_preMul.io.c <= io.c @[MulAddRecFN.scala 322:35]
    node _mulAddResult_T = mul(mulAddRecFNToRaw_preMul.io.mulAddA, mulAddRecFNToRaw_preMul.io.mulAddB) @[MulAddRecFN.scala 325:45]
    node mulAddResult = add(_mulAddResult_T, mulAddRecFNToRaw_preMul.io.mulAddC) @[MulAddRecFN.scala 326:50]
    mulAddRecFNToRaw_postMul.io.fromPreMul <- mulAddRecFNToRaw_preMul.io.toPostMul @[MulAddRecFN.scala 329:44]
    mulAddRecFNToRaw_postMul.io.mulAddResult <= mulAddResult @[MulAddRecFN.scala 331:46]
    mulAddRecFNToRaw_postMul.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 332:46]
    inst roundRawFNToRecFN of RoundRawFNToRecFN @[MulAddRecFN.scala 337:15]
    roundRawFNToRecFN.io is invalid
    roundRawFNToRecFN.io.invalidExc <= mulAddRecFNToRaw_postMul.io.invalidExc @[MulAddRecFN.scala 338:39]
    roundRawFNToRecFN.io.infiniteExc <= UInt<1>("h0") @[MulAddRecFN.scala 339:39]
    roundRawFNToRecFN.io.in <- mulAddRecFNToRaw_postMul.io.rawOut @[MulAddRecFN.scala 340:39]
    roundRawFNToRecFN.io.roundingMode <= io.roundingMode @[MulAddRecFN.scala 341:39]
    roundRawFNToRecFN.io.detectTininess <= io.detectTininess @[MulAddRecFN.scala 342:41]
    io.out <= roundRawFNToRecFN.io.out @[MulAddRecFN.scala 343:23]
    io.exceptionFlags <= roundRawFNToRecFN.io.exceptionFlags @[MulAddRecFN.scala 344:23]

  module RecFNToRecFN :
    output io : { flip in : UInt<33>, flip roundingMode : UInt<3>, flip detectTininess : UInt<1>, out : UInt<33>, exceptionFlags : UInt<5>}

    io is invalid
    node rawIn_exp = bits(io.in, 31, 23) @[rawFloatFromRecFN.scala 50:21]
    node _rawIn_isZero_T = bits(rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 51:29]
    node rawIn_isZero = eq(_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
    node _rawIn_isSpecial_T = bits(rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 52:29]
    node rawIn_isSpecial = eq(_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
    wire rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
    rawIn is invalid @[rawFloatFromRecFN.scala 54:23]
    node _rawIn_out_isNaN_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 55:41]
    node _rawIn_out_isNaN_T_1 = and(rawIn_isSpecial, _rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 55:33]
    rawIn.isNaN <= _rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 55:20]
    node _rawIn_out_isInf_T = bits(rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _rawIn_out_isInf_T_1 = eq(_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
    node _rawIn_out_isInf_T_2 = and(rawIn_isSpecial, _rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 56:33]
    rawIn.isInf <= _rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 56:20]
    rawIn.isZero <= rawIn_isZero @[rawFloatFromRecFN.scala 57:20]
    node _rawIn_out_sign_T = bits(io.in, 32, 32) @[rawFloatFromRecFN.scala 58:25]
    rawIn.sign <= _rawIn_out_sign_T @[rawFloatFromRecFN.scala 58:20]
    node _rawIn_out_sExp_T = cvt(rawIn_exp) @[rawFloatFromRecFN.scala 59:27]
    rawIn.sExp <= _rawIn_out_sExp_T @[rawFloatFromRecFN.scala 59:20]
    node _rawIn_out_sig_T = eq(rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
    node _rawIn_out_sig_T_1 = bits(io.in, 22, 0) @[rawFloatFromRecFN.scala 60:51]
    node rawIn_out_sig_hi = cat(UInt<1>("h0"), _rawIn_out_sig_T) @[Cat.scala 33:92]
    node _rawIn_out_sig_T_2 = cat(rawIn_out_sig_hi, _rawIn_out_sig_T_1) @[Cat.scala 33:92]
    rawIn.sig <= _rawIn_out_sig_T_2 @[rawFloatFromRecFN.scala 60:20]
    node _io_out_T = shl(io.in, 0) @[RecFNToRecFN.scala 64:35]
    io.out <= _io_out_T @[RecFNToRecFN.scala 64:27]
    node _io_exceptionFlags_T = bits(rawIn.sig, 22, 22) @[common.scala 82:56]
    node _io_exceptionFlags_T_1 = eq(_io_exceptionFlags_T, UInt<1>("h0")) @[common.scala 82:49]
    node _io_exceptionFlags_T_2 = and(rawIn.isNaN, _io_exceptionFlags_T_1) @[common.scala 82:46]
    node _io_exceptionFlags_T_3 = cat(_io_exceptionFlags_T_2, UInt<4>("h0")) @[Cat.scala 33:92]
    io.exceptionFlags <= _io_exceptionFlags_T_3 @[RecFNToRecFN.scala 65:27]

  module PE :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip in_a : { bits : UInt<32>}, flip in_b : { bits : UInt<32>}, flip in_d : { bits : UInt<32>}, out_a : { bits : UInt<32>}, out_b : { bits : UInt<32>}, out_c : { bits : UInt<32>}, flip in_control : { dataflow : UInt<1>, propagate : UInt<1>, shift : UInt<5>}, out_control : { dataflow : UInt<1>, propagate : UInt<1>, shift : UInt<5>}, flip in_id : UInt<4>, out_id : UInt<4>, flip in_last : UInt<1>, out_last : UInt<1>, flip in_valid : UInt<1>, out_valid : UInt<1>, bad_dataflow : UInt<1>}

    reg c1 : { bits : UInt<32>}, clock with :
      reset => (UInt<1>("h0"), c1) @[PE.scala 51:15]
    reg c2 : { bits : UInt<32>}, clock with :
      reset => (UInt<1>("h0"), c2) @[PE.scala 52:15]
    io.out_a <= io.in_a @[PE.scala 60:12]
    io.out_control.dataflow <= io.in_control.dataflow @[PE.scala 61:27]
    io.out_control.propagate <= io.in_control.propagate @[PE.scala 62:28]
    io.out_control.shift <= io.in_control.shift @[PE.scala 63:24]
    io.out_id <= io.in_id @[PE.scala 64:13]
    io.out_last <= io.in_last @[PE.scala 65:15]
    io.out_valid <= io.in_valid @[PE.scala 66:16]
    reg last_s : UInt<1>, clock with :
      reset => (UInt<1>("h0"), last_s) @[Reg.scala 19:16]
    when io.in_valid : @[Reg.scala 20:18]
      last_s <= io.in_control.propagate @[Reg.scala 20:22]
    node flip = neq(last_s, io.in_control.propagate) @[PE.scala 69:21]
    node shift_offset = mux(flip, io.in_control.shift, UInt<1>("h0")) @[PE.scala 70:25]
    io.bad_dataflow <= UInt<1>("h0") @[PE.scala 80:19]
    node _T = eq(io.in_control.dataflow, UInt<1>("h0")) @[PE.scala 81:71]
    node _T_1 = and(UInt<1>("h1"), _T) @[PE.scala 81:59]
    node _T_2 = or(UInt<1>("h0"), _T_1) @[PE.scala 81:31]
    when _T_2 : @[PE.scala 81:95]
      node _T_3 = eq(io.in_control.propagate, UInt<1>("h1")) @[PE.scala 82:15]
      when _T_3 : @[PE.scala 82:30]
        node io_out_c_self_rec_rawIn_sign = bits(c1.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
        node io_out_c_self_rec_rawIn_expIn = bits(c1.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
        node io_out_c_self_rec_rawIn_fractIn = bits(c1.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
        node io_out_c_self_rec_rawIn_isZeroExpIn = eq(io_out_c_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
        node io_out_c_self_rec_rawIn_isZeroFractIn = eq(io_out_c_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
        node _io_out_c_self_rec_rawIn_normDist_T = bits(io_out_c_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_1 = bits(io_out_c_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_2 = bits(io_out_c_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_3 = bits(io_out_c_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_4 = bits(io_out_c_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_5 = bits(io_out_c_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_6 = bits(io_out_c_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_7 = bits(io_out_c_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_8 = bits(io_out_c_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_9 = bits(io_out_c_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_10 = bits(io_out_c_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_11 = bits(io_out_c_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_12 = bits(io_out_c_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_13 = bits(io_out_c_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_14 = bits(io_out_c_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_15 = bits(io_out_c_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_16 = bits(io_out_c_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_17 = bits(io_out_c_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_18 = bits(io_out_c_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_19 = bits(io_out_c_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_20 = bits(io_out_c_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_21 = bits(io_out_c_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_22 = bits(io_out_c_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_23 = mux(_io_out_c_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_24 = mux(_io_out_c_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _io_out_c_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_25 = mux(_io_out_c_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _io_out_c_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_26 = mux(_io_out_c_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _io_out_c_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_27 = mux(_io_out_c_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _io_out_c_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_28 = mux(_io_out_c_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _io_out_c_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_29 = mux(_io_out_c_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _io_out_c_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_30 = mux(_io_out_c_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _io_out_c_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_31 = mux(_io_out_c_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _io_out_c_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_32 = mux(_io_out_c_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _io_out_c_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_33 = mux(_io_out_c_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _io_out_c_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_34 = mux(_io_out_c_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _io_out_c_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_35 = mux(_io_out_c_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _io_out_c_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_36 = mux(_io_out_c_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _io_out_c_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_37 = mux(_io_out_c_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _io_out_c_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_38 = mux(_io_out_c_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _io_out_c_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_39 = mux(_io_out_c_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _io_out_c_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_40 = mux(_io_out_c_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _io_out_c_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_41 = mux(_io_out_c_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _io_out_c_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_42 = mux(_io_out_c_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _io_out_c_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_43 = mux(_io_out_c_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _io_out_c_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
        node io_out_c_self_rec_rawIn_normDist = mux(_io_out_c_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _io_out_c_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_subnormFract_T = dshl(io_out_c_self_rec_rawIn_fractIn, io_out_c_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 54:36]
        node _io_out_c_self_rec_rawIn_subnormFract_T_1 = bits(_io_out_c_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 54:47]
        node io_out_c_self_rec_rawIn_subnormFract = shl(_io_out_c_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 54:64]
        node _io_out_c_self_rec_rawIn_adjustedExp_T = xor(io_out_c_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_1 = mux(io_out_c_self_rec_rawIn_isZeroExpIn, _io_out_c_self_rec_rawIn_adjustedExp_T, io_out_c_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 56:16]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_2 = mux(io_out_c_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _io_out_c_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 60:22]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_4 = add(_io_out_c_self_rec_rawIn_adjustedExp_T_1, _io_out_c_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 59:15]
        node io_out_c_self_rec_rawIn_adjustedExp = tail(_io_out_c_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 59:15]
        node io_out_c_self_rec_rawIn_isZero = and(io_out_c_self_rec_rawIn_isZeroExpIn, io_out_c_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 62:34]
        node _io_out_c_self_rec_rawIn_isSpecial_T = bits(io_out_c_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 63:37]
        node io_out_c_self_rec_rawIn_isSpecial = eq(_io_out_c_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
        wire io_out_c_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
        io_out_c_self_rec_rawIn is invalid @[rawFloatFromFN.scala 65:23]
        node _io_out_c_self_rec_rawIn_out_isNaN_T = eq(io_out_c_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
        node _io_out_c_self_rec_rawIn_out_isNaN_T_1 = and(io_out_c_self_rec_rawIn_isSpecial, _io_out_c_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 66:33]
        io_out_c_self_rec_rawIn.isNaN <= _io_out_c_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 66:20]
        node _io_out_c_self_rec_rawIn_out_isInf_T = and(io_out_c_self_rec_rawIn_isSpecial, io_out_c_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 67:33]
        io_out_c_self_rec_rawIn.isInf <= _io_out_c_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 67:20]
        io_out_c_self_rec_rawIn.isZero <= io_out_c_self_rec_rawIn_isZero @[rawFloatFromFN.scala 68:20]
        io_out_c_self_rec_rawIn.sign <= io_out_c_self_rec_rawIn_sign @[rawFloatFromFN.scala 69:20]
        node _io_out_c_self_rec_rawIn_out_sExp_T = bits(io_out_c_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 70:34]
        node _io_out_c_self_rec_rawIn_out_sExp_T_1 = cvt(_io_out_c_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 70:48]
        io_out_c_self_rec_rawIn.sExp <= _io_out_c_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 70:20]
        node _io_out_c_self_rec_rawIn_out_sig_T = eq(io_out_c_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
        node _io_out_c_self_rec_rawIn_out_sig_T_1 = mux(io_out_c_self_rec_rawIn_isZeroExpIn, io_out_c_self_rec_rawIn_subnormFract, io_out_c_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 72:42]
        node io_out_c_self_rec_rawIn_out_sig_hi = cat(UInt<1>("h0"), _io_out_c_self_rec_rawIn_out_sig_T) @[Cat.scala 33:92]
        node _io_out_c_self_rec_rawIn_out_sig_T_2 = cat(io_out_c_self_rec_rawIn_out_sig_hi, _io_out_c_self_rec_rawIn_out_sig_T_1) @[Cat.scala 33:92]
        io_out_c_self_rec_rawIn.sig <= _io_out_c_self_rec_rawIn_out_sig_T_2 @[rawFloatFromFN.scala 71:17]
        node _io_out_c_self_rec_T = bits(io_out_c_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:53]
        node _io_out_c_self_rec_T_1 = mux(io_out_c_self_rec_rawIn.isZero, UInt<3>("h0"), _io_out_c_self_rec_T) @[recFNFromFN.scala 48:16]
        node _io_out_c_self_rec_T_2 = mux(io_out_c_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
        node _io_out_c_self_rec_T_3 = or(_io_out_c_self_rec_T_1, _io_out_c_self_rec_T_2) @[recFNFromFN.scala 48:79]
        node _io_out_c_self_rec_T_4 = bits(io_out_c_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
        node _io_out_c_self_rec_T_5 = bits(io_out_c_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
        node io_out_c_self_rec_lo = cat(_io_out_c_self_rec_T_4, _io_out_c_self_rec_T_5) @[Cat.scala 33:92]
        node io_out_c_self_rec_hi = cat(io_out_c_self_rec_rawIn.sign, _io_out_c_self_rec_T_3) @[Cat.scala 33:92]
        node io_out_c_self_rec = cat(io_out_c_self_rec_hi, io_out_c_self_rec_lo) @[Cat.scala 33:92]
        wire io_out_c_shift_exp : UInt<8> @[Arithmetic.scala 238:29]
        node _io_out_c_shift_exp_T = sub(UInt<7>("h7f"), shift_offset) @[Arithmetic.scala 239:34]
        node _io_out_c_shift_exp_T_1 = tail(_io_out_c_shift_exp_T, 1) @[Arithmetic.scala 239:34]
        io_out_c_shift_exp <= _io_out_c_shift_exp_T_1 @[Arithmetic.scala 239:19]
        node io_out_c_shift_fn_hi = cat(UInt<1>("h0"), io_out_c_shift_exp) @[Cat.scala 33:92]
        node io_out_c_shift_fn = cat(io_out_c_shift_fn_hi, UInt<23>("h0")) @[Cat.scala 33:92]
        node io_out_c_shift_rec_rawIn_sign = bits(io_out_c_shift_fn, 31, 31) @[rawFloatFromFN.scala 46:22]
        node io_out_c_shift_rec_rawIn_expIn = bits(io_out_c_shift_fn, 30, 23) @[rawFloatFromFN.scala 47:23]
        node io_out_c_shift_rec_rawIn_fractIn = bits(io_out_c_shift_fn, 22, 0) @[rawFloatFromFN.scala 48:25]
        node io_out_c_shift_rec_rawIn_isZeroExpIn = eq(io_out_c_shift_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
        node io_out_c_shift_rec_rawIn_isZeroFractIn = eq(io_out_c_shift_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
        node _io_out_c_shift_rec_rawIn_normDist_T = bits(io_out_c_shift_rec_rawIn_fractIn, 0, 0) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_1 = bits(io_out_c_shift_rec_rawIn_fractIn, 1, 1) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_2 = bits(io_out_c_shift_rec_rawIn_fractIn, 2, 2) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_3 = bits(io_out_c_shift_rec_rawIn_fractIn, 3, 3) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_4 = bits(io_out_c_shift_rec_rawIn_fractIn, 4, 4) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_5 = bits(io_out_c_shift_rec_rawIn_fractIn, 5, 5) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_6 = bits(io_out_c_shift_rec_rawIn_fractIn, 6, 6) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_7 = bits(io_out_c_shift_rec_rawIn_fractIn, 7, 7) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_8 = bits(io_out_c_shift_rec_rawIn_fractIn, 8, 8) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_9 = bits(io_out_c_shift_rec_rawIn_fractIn, 9, 9) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_10 = bits(io_out_c_shift_rec_rawIn_fractIn, 10, 10) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_11 = bits(io_out_c_shift_rec_rawIn_fractIn, 11, 11) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_12 = bits(io_out_c_shift_rec_rawIn_fractIn, 12, 12) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_13 = bits(io_out_c_shift_rec_rawIn_fractIn, 13, 13) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_14 = bits(io_out_c_shift_rec_rawIn_fractIn, 14, 14) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_15 = bits(io_out_c_shift_rec_rawIn_fractIn, 15, 15) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_16 = bits(io_out_c_shift_rec_rawIn_fractIn, 16, 16) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_17 = bits(io_out_c_shift_rec_rawIn_fractIn, 17, 17) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_18 = bits(io_out_c_shift_rec_rawIn_fractIn, 18, 18) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_19 = bits(io_out_c_shift_rec_rawIn_fractIn, 19, 19) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_20 = bits(io_out_c_shift_rec_rawIn_fractIn, 20, 20) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_21 = bits(io_out_c_shift_rec_rawIn_fractIn, 21, 21) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_22 = bits(io_out_c_shift_rec_rawIn_fractIn, 22, 22) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_23 = mux(_io_out_c_shift_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_24 = mux(_io_out_c_shift_rec_rawIn_normDist_T_2, UInt<5>("h14"), _io_out_c_shift_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_25 = mux(_io_out_c_shift_rec_rawIn_normDist_T_3, UInt<5>("h13"), _io_out_c_shift_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_26 = mux(_io_out_c_shift_rec_rawIn_normDist_T_4, UInt<5>("h12"), _io_out_c_shift_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_27 = mux(_io_out_c_shift_rec_rawIn_normDist_T_5, UInt<5>("h11"), _io_out_c_shift_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_28 = mux(_io_out_c_shift_rec_rawIn_normDist_T_6, UInt<5>("h10"), _io_out_c_shift_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_29 = mux(_io_out_c_shift_rec_rawIn_normDist_T_7, UInt<4>("hf"), _io_out_c_shift_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_30 = mux(_io_out_c_shift_rec_rawIn_normDist_T_8, UInt<4>("he"), _io_out_c_shift_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_31 = mux(_io_out_c_shift_rec_rawIn_normDist_T_9, UInt<4>("hd"), _io_out_c_shift_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_32 = mux(_io_out_c_shift_rec_rawIn_normDist_T_10, UInt<4>("hc"), _io_out_c_shift_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_33 = mux(_io_out_c_shift_rec_rawIn_normDist_T_11, UInt<4>("hb"), _io_out_c_shift_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_34 = mux(_io_out_c_shift_rec_rawIn_normDist_T_12, UInt<4>("ha"), _io_out_c_shift_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_35 = mux(_io_out_c_shift_rec_rawIn_normDist_T_13, UInt<4>("h9"), _io_out_c_shift_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_36 = mux(_io_out_c_shift_rec_rawIn_normDist_T_14, UInt<4>("h8"), _io_out_c_shift_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_37 = mux(_io_out_c_shift_rec_rawIn_normDist_T_15, UInt<3>("h7"), _io_out_c_shift_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_38 = mux(_io_out_c_shift_rec_rawIn_normDist_T_16, UInt<3>("h6"), _io_out_c_shift_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_39 = mux(_io_out_c_shift_rec_rawIn_normDist_T_17, UInt<3>("h5"), _io_out_c_shift_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_40 = mux(_io_out_c_shift_rec_rawIn_normDist_T_18, UInt<3>("h4"), _io_out_c_shift_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_41 = mux(_io_out_c_shift_rec_rawIn_normDist_T_19, UInt<2>("h3"), _io_out_c_shift_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_42 = mux(_io_out_c_shift_rec_rawIn_normDist_T_20, UInt<2>("h2"), _io_out_c_shift_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_43 = mux(_io_out_c_shift_rec_rawIn_normDist_T_21, UInt<1>("h1"), _io_out_c_shift_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
        node io_out_c_shift_rec_rawIn_normDist = mux(_io_out_c_shift_rec_rawIn_normDist_T_22, UInt<1>("h0"), _io_out_c_shift_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_subnormFract_T = dshl(io_out_c_shift_rec_rawIn_fractIn, io_out_c_shift_rec_rawIn_normDist) @[rawFloatFromFN.scala 54:36]
        node _io_out_c_shift_rec_rawIn_subnormFract_T_1 = bits(_io_out_c_shift_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 54:47]
        node io_out_c_shift_rec_rawIn_subnormFract = shl(_io_out_c_shift_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 54:64]
        node _io_out_c_shift_rec_rawIn_adjustedExp_T = xor(io_out_c_shift_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
        node _io_out_c_shift_rec_rawIn_adjustedExp_T_1 = mux(io_out_c_shift_rec_rawIn_isZeroExpIn, _io_out_c_shift_rec_rawIn_adjustedExp_T, io_out_c_shift_rec_rawIn_expIn) @[rawFloatFromFN.scala 56:16]
        node _io_out_c_shift_rec_rawIn_adjustedExp_T_2 = mux(io_out_c_shift_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
        node _io_out_c_shift_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _io_out_c_shift_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 60:22]
        node _io_out_c_shift_rec_rawIn_adjustedExp_T_4 = add(_io_out_c_shift_rec_rawIn_adjustedExp_T_1, _io_out_c_shift_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 59:15]
        node io_out_c_shift_rec_rawIn_adjustedExp = tail(_io_out_c_shift_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 59:15]
        node io_out_c_shift_rec_rawIn_isZero = and(io_out_c_shift_rec_rawIn_isZeroExpIn, io_out_c_shift_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 62:34]
        node _io_out_c_shift_rec_rawIn_isSpecial_T = bits(io_out_c_shift_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 63:37]
        node io_out_c_shift_rec_rawIn_isSpecial = eq(_io_out_c_shift_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
        wire io_out_c_shift_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
        io_out_c_shift_rec_rawIn is invalid @[rawFloatFromFN.scala 65:23]
        node _io_out_c_shift_rec_rawIn_out_isNaN_T = eq(io_out_c_shift_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
        node _io_out_c_shift_rec_rawIn_out_isNaN_T_1 = and(io_out_c_shift_rec_rawIn_isSpecial, _io_out_c_shift_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 66:33]
        io_out_c_shift_rec_rawIn.isNaN <= _io_out_c_shift_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 66:20]
        node _io_out_c_shift_rec_rawIn_out_isInf_T = and(io_out_c_shift_rec_rawIn_isSpecial, io_out_c_shift_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 67:33]
        io_out_c_shift_rec_rawIn.isInf <= _io_out_c_shift_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 67:20]
        io_out_c_shift_rec_rawIn.isZero <= io_out_c_shift_rec_rawIn_isZero @[rawFloatFromFN.scala 68:20]
        io_out_c_shift_rec_rawIn.sign <= io_out_c_shift_rec_rawIn_sign @[rawFloatFromFN.scala 69:20]
        node _io_out_c_shift_rec_rawIn_out_sExp_T = bits(io_out_c_shift_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 70:34]
        node _io_out_c_shift_rec_rawIn_out_sExp_T_1 = cvt(_io_out_c_shift_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 70:48]
        io_out_c_shift_rec_rawIn.sExp <= _io_out_c_shift_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 70:20]
        node _io_out_c_shift_rec_rawIn_out_sig_T = eq(io_out_c_shift_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
        node _io_out_c_shift_rec_rawIn_out_sig_T_1 = mux(io_out_c_shift_rec_rawIn_isZeroExpIn, io_out_c_shift_rec_rawIn_subnormFract, io_out_c_shift_rec_rawIn_fractIn) @[rawFloatFromFN.scala 72:42]
        node io_out_c_shift_rec_rawIn_out_sig_hi = cat(UInt<1>("h0"), _io_out_c_shift_rec_rawIn_out_sig_T) @[Cat.scala 33:92]
        node _io_out_c_shift_rec_rawIn_out_sig_T_2 = cat(io_out_c_shift_rec_rawIn_out_sig_hi, _io_out_c_shift_rec_rawIn_out_sig_T_1) @[Cat.scala 33:92]
        io_out_c_shift_rec_rawIn.sig <= _io_out_c_shift_rec_rawIn_out_sig_T_2 @[rawFloatFromFN.scala 71:17]
        node _io_out_c_shift_rec_T = bits(io_out_c_shift_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:53]
        node _io_out_c_shift_rec_T_1 = mux(io_out_c_shift_rec_rawIn.isZero, UInt<3>("h0"), _io_out_c_shift_rec_T) @[recFNFromFN.scala 48:16]
        node _io_out_c_shift_rec_T_2 = mux(io_out_c_shift_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
        node _io_out_c_shift_rec_T_3 = or(_io_out_c_shift_rec_T_1, _io_out_c_shift_rec_T_2) @[recFNFromFN.scala 48:79]
        node _io_out_c_shift_rec_T_4 = bits(io_out_c_shift_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
        node _io_out_c_shift_rec_T_5 = bits(io_out_c_shift_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
        node io_out_c_shift_rec_lo = cat(_io_out_c_shift_rec_T_4, _io_out_c_shift_rec_T_5) @[Cat.scala 33:92]
        node io_out_c_shift_rec_hi = cat(io_out_c_shift_rec_rawIn.sign, _io_out_c_shift_rec_T_3) @[Cat.scala 33:92]
        node io_out_c_shift_rec = cat(io_out_c_shift_rec_hi, io_out_c_shift_rec_lo) @[Cat.scala 33:92]
        node _io_out_c_T = neq(io_out_c_shift_exp, UInt<1>("h0")) @[Arithmetic.scala 243:26]
        node _io_out_c_T_1 = asUInt(reset) @[Arithmetic.scala 243:15]
        node _io_out_c_T_2 = eq(_io_out_c_T_1, UInt<1>("h0")) @[Arithmetic.scala 243:15]
        when _io_out_c_T_2 : @[Arithmetic.scala 243:15]
          node _io_out_c_T_3 = eq(_io_out_c_T, UInt<1>("h0")) @[Arithmetic.scala 243:15]
          when _io_out_c_T_3 : @[Arithmetic.scala 243:15]
            skip
          assert(clock, _io_out_c_T, UInt<1>("h1"), "") : io_out_c_assert @[Arithmetic.scala 243:15]
        inst io_out_c_muladder of MulAddRecFN @[Arithmetic.scala 246:30]
        io_out_c_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 248:24]
        io_out_c_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 249:34]
        io_out_c_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 250:36]
        io_out_c_muladder.io.a <= io_out_c_self_rec @[Arithmetic.scala 252:23]
        io_out_c_muladder.io.b <= io_out_c_shift_rec @[Arithmetic.scala 253:23]
        io_out_c_muladder.io.c <= UInt<1>("h0") @[Arithmetic.scala 254:23]
        wire io_out_c_result : { bits : UInt<32>} @[Arithmetic.scala 256:26]
        node io_out_c_result_bits_rawIn_exp = bits(io_out_c_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 50:21]
        node _io_out_c_result_bits_rawIn_isZero_T = bits(io_out_c_result_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 51:29]
        node io_out_c_result_bits_rawIn_isZero = eq(_io_out_c_result_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
        node _io_out_c_result_bits_rawIn_isSpecial_T = bits(io_out_c_result_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 52:29]
        node io_out_c_result_bits_rawIn_isSpecial = eq(_io_out_c_result_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
        wire io_out_c_result_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
        io_out_c_result_bits_rawIn is invalid @[rawFloatFromRecFN.scala 54:23]
        node _io_out_c_result_bits_rawIn_out_isNaN_T = bits(io_out_c_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 55:41]
        node _io_out_c_result_bits_rawIn_out_isNaN_T_1 = and(io_out_c_result_bits_rawIn_isSpecial, _io_out_c_result_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 55:33]
        io_out_c_result_bits_rawIn.isNaN <= _io_out_c_result_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 55:20]
        node _io_out_c_result_bits_rawIn_out_isInf_T = bits(io_out_c_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
        node _io_out_c_result_bits_rawIn_out_isInf_T_1 = eq(_io_out_c_result_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
        node _io_out_c_result_bits_rawIn_out_isInf_T_2 = and(io_out_c_result_bits_rawIn_isSpecial, _io_out_c_result_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 56:33]
        io_out_c_result_bits_rawIn.isInf <= _io_out_c_result_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 56:20]
        io_out_c_result_bits_rawIn.isZero <= io_out_c_result_bits_rawIn_isZero @[rawFloatFromRecFN.scala 57:20]
        node _io_out_c_result_bits_rawIn_out_sign_T = bits(io_out_c_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 58:25]
        io_out_c_result_bits_rawIn.sign <= _io_out_c_result_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 58:20]
        node _io_out_c_result_bits_rawIn_out_sExp_T = cvt(io_out_c_result_bits_rawIn_exp) @[rawFloatFromRecFN.scala 59:27]
        io_out_c_result_bits_rawIn.sExp <= _io_out_c_result_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 59:20]
        node _io_out_c_result_bits_rawIn_out_sig_T = eq(io_out_c_result_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
        node _io_out_c_result_bits_rawIn_out_sig_T_1 = bits(io_out_c_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 60:51]
        node io_out_c_result_bits_rawIn_out_sig_hi = cat(UInt<1>("h0"), _io_out_c_result_bits_rawIn_out_sig_T) @[Cat.scala 33:92]
        node _io_out_c_result_bits_rawIn_out_sig_T_2 = cat(io_out_c_result_bits_rawIn_out_sig_hi, _io_out_c_result_bits_rawIn_out_sig_T_1) @[Cat.scala 33:92]
        io_out_c_result_bits_rawIn.sig <= _io_out_c_result_bits_rawIn_out_sig_T_2 @[rawFloatFromRecFN.scala 60:20]
        node io_out_c_result_bits_isSubnormal = lt(io_out_c_result_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 50:39]
        node _io_out_c_result_bits_denormShiftDist_T = bits(io_out_c_result_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 51:51]
        node _io_out_c_result_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _io_out_c_result_bits_denormShiftDist_T) @[fNFromRecFN.scala 51:39]
        node io_out_c_result_bits_denormShiftDist = tail(_io_out_c_result_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 51:39]
        node _io_out_c_result_bits_denormFract_T = shr(io_out_c_result_bits_rawIn.sig, 1) @[fNFromRecFN.scala 52:38]
        node _io_out_c_result_bits_denormFract_T_1 = dshr(_io_out_c_result_bits_denormFract_T, io_out_c_result_bits_denormShiftDist) @[fNFromRecFN.scala 52:42]
        node io_out_c_result_bits_denormFract = bits(_io_out_c_result_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 52:60]
        node _io_out_c_result_bits_expOut_T = bits(io_out_c_result_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 57:27]
        node _io_out_c_result_bits_expOut_T_1 = sub(_io_out_c_result_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 57:45]
        node _io_out_c_result_bits_expOut_T_2 = tail(_io_out_c_result_bits_expOut_T_1, 1) @[fNFromRecFN.scala 57:45]
        node _io_out_c_result_bits_expOut_T_3 = mux(io_out_c_result_bits_isSubnormal, UInt<1>("h0"), _io_out_c_result_bits_expOut_T_2) @[fNFromRecFN.scala 55:16]
        node _io_out_c_result_bits_expOut_T_4 = or(io_out_c_result_bits_rawIn.isNaN, io_out_c_result_bits_rawIn.isInf) @[fNFromRecFN.scala 59:44]
        node _io_out_c_result_bits_expOut_T_5 = bits(_io_out_c_result_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
        node _io_out_c_result_bits_expOut_T_6 = mux(_io_out_c_result_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
        node io_out_c_result_bits_expOut = or(_io_out_c_result_bits_expOut_T_3, _io_out_c_result_bits_expOut_T_6) @[fNFromRecFN.scala 59:15]
        node _io_out_c_result_bits_fractOut_T = bits(io_out_c_result_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 63:52]
        node _io_out_c_result_bits_fractOut_T_1 = mux(io_out_c_result_bits_rawIn.isInf, UInt<1>("h0"), _io_out_c_result_bits_fractOut_T) @[fNFromRecFN.scala 63:20]
        node io_out_c_result_bits_fractOut = mux(io_out_c_result_bits_isSubnormal, io_out_c_result_bits_denormFract, _io_out_c_result_bits_fractOut_T_1) @[fNFromRecFN.scala 61:16]
        node io_out_c_result_bits_hi = cat(io_out_c_result_bits_rawIn.sign, io_out_c_result_bits_expOut) @[Cat.scala 33:92]
        node _io_out_c_result_bits_T = cat(io_out_c_result_bits_hi, io_out_c_result_bits_fractOut) @[Cat.scala 33:92]
        io_out_c_result.bits <= _io_out_c_result_bits_T @[Arithmetic.scala 257:21]
        node io_out_c_self_rec_rawIn_sign_1 = bits(io_out_c_result.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
        node io_out_c_self_rec_rawIn_expIn_1 = bits(io_out_c_result.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
        node io_out_c_self_rec_rawIn_fractIn_1 = bits(io_out_c_result.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
        node io_out_c_self_rec_rawIn_isZeroExpIn_1 = eq(io_out_c_self_rec_rawIn_expIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
        node io_out_c_self_rec_rawIn_isZeroFractIn_1 = eq(io_out_c_self_rec_rawIn_fractIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
        node _io_out_c_self_rec_rawIn_normDist_T_44 = bits(io_out_c_self_rec_rawIn_fractIn_1, 0, 0) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_45 = bits(io_out_c_self_rec_rawIn_fractIn_1, 1, 1) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_46 = bits(io_out_c_self_rec_rawIn_fractIn_1, 2, 2) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_47 = bits(io_out_c_self_rec_rawIn_fractIn_1, 3, 3) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_48 = bits(io_out_c_self_rec_rawIn_fractIn_1, 4, 4) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_49 = bits(io_out_c_self_rec_rawIn_fractIn_1, 5, 5) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_50 = bits(io_out_c_self_rec_rawIn_fractIn_1, 6, 6) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_51 = bits(io_out_c_self_rec_rawIn_fractIn_1, 7, 7) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_52 = bits(io_out_c_self_rec_rawIn_fractIn_1, 8, 8) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_53 = bits(io_out_c_self_rec_rawIn_fractIn_1, 9, 9) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_54 = bits(io_out_c_self_rec_rawIn_fractIn_1, 10, 10) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_55 = bits(io_out_c_self_rec_rawIn_fractIn_1, 11, 11) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_56 = bits(io_out_c_self_rec_rawIn_fractIn_1, 12, 12) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_57 = bits(io_out_c_self_rec_rawIn_fractIn_1, 13, 13) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_58 = bits(io_out_c_self_rec_rawIn_fractIn_1, 14, 14) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_59 = bits(io_out_c_self_rec_rawIn_fractIn_1, 15, 15) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_60 = bits(io_out_c_self_rec_rawIn_fractIn_1, 16, 16) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_61 = bits(io_out_c_self_rec_rawIn_fractIn_1, 17, 17) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_62 = bits(io_out_c_self_rec_rawIn_fractIn_1, 18, 18) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_63 = bits(io_out_c_self_rec_rawIn_fractIn_1, 19, 19) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_64 = bits(io_out_c_self_rec_rawIn_fractIn_1, 20, 20) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_65 = bits(io_out_c_self_rec_rawIn_fractIn_1, 21, 21) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_66 = bits(io_out_c_self_rec_rawIn_fractIn_1, 22, 22) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_67 = mux(_io_out_c_self_rec_rawIn_normDist_T_45, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_68 = mux(_io_out_c_self_rec_rawIn_normDist_T_46, UInt<5>("h14"), _io_out_c_self_rec_rawIn_normDist_T_67) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_69 = mux(_io_out_c_self_rec_rawIn_normDist_T_47, UInt<5>("h13"), _io_out_c_self_rec_rawIn_normDist_T_68) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_70 = mux(_io_out_c_self_rec_rawIn_normDist_T_48, UInt<5>("h12"), _io_out_c_self_rec_rawIn_normDist_T_69) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_71 = mux(_io_out_c_self_rec_rawIn_normDist_T_49, UInt<5>("h11"), _io_out_c_self_rec_rawIn_normDist_T_70) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_72 = mux(_io_out_c_self_rec_rawIn_normDist_T_50, UInt<5>("h10"), _io_out_c_self_rec_rawIn_normDist_T_71) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_73 = mux(_io_out_c_self_rec_rawIn_normDist_T_51, UInt<4>("hf"), _io_out_c_self_rec_rawIn_normDist_T_72) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_74 = mux(_io_out_c_self_rec_rawIn_normDist_T_52, UInt<4>("he"), _io_out_c_self_rec_rawIn_normDist_T_73) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_75 = mux(_io_out_c_self_rec_rawIn_normDist_T_53, UInt<4>("hd"), _io_out_c_self_rec_rawIn_normDist_T_74) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_76 = mux(_io_out_c_self_rec_rawIn_normDist_T_54, UInt<4>("hc"), _io_out_c_self_rec_rawIn_normDist_T_75) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_77 = mux(_io_out_c_self_rec_rawIn_normDist_T_55, UInt<4>("hb"), _io_out_c_self_rec_rawIn_normDist_T_76) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_78 = mux(_io_out_c_self_rec_rawIn_normDist_T_56, UInt<4>("ha"), _io_out_c_self_rec_rawIn_normDist_T_77) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_79 = mux(_io_out_c_self_rec_rawIn_normDist_T_57, UInt<4>("h9"), _io_out_c_self_rec_rawIn_normDist_T_78) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_80 = mux(_io_out_c_self_rec_rawIn_normDist_T_58, UInt<4>("h8"), _io_out_c_self_rec_rawIn_normDist_T_79) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_81 = mux(_io_out_c_self_rec_rawIn_normDist_T_59, UInt<3>("h7"), _io_out_c_self_rec_rawIn_normDist_T_80) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_82 = mux(_io_out_c_self_rec_rawIn_normDist_T_60, UInt<3>("h6"), _io_out_c_self_rec_rawIn_normDist_T_81) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_83 = mux(_io_out_c_self_rec_rawIn_normDist_T_61, UInt<3>("h5"), _io_out_c_self_rec_rawIn_normDist_T_82) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_84 = mux(_io_out_c_self_rec_rawIn_normDist_T_62, UInt<3>("h4"), _io_out_c_self_rec_rawIn_normDist_T_83) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_85 = mux(_io_out_c_self_rec_rawIn_normDist_T_63, UInt<2>("h3"), _io_out_c_self_rec_rawIn_normDist_T_84) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_86 = mux(_io_out_c_self_rec_rawIn_normDist_T_64, UInt<2>("h2"), _io_out_c_self_rec_rawIn_normDist_T_85) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_87 = mux(_io_out_c_self_rec_rawIn_normDist_T_65, UInt<1>("h1"), _io_out_c_self_rec_rawIn_normDist_T_86) @[Mux.scala 47:70]
        node io_out_c_self_rec_rawIn_normDist_1 = mux(_io_out_c_self_rec_rawIn_normDist_T_66, UInt<1>("h0"), _io_out_c_self_rec_rawIn_normDist_T_87) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_subnormFract_T_2 = dshl(io_out_c_self_rec_rawIn_fractIn_1, io_out_c_self_rec_rawIn_normDist_1) @[rawFloatFromFN.scala 54:36]
        node _io_out_c_self_rec_rawIn_subnormFract_T_3 = bits(_io_out_c_self_rec_rawIn_subnormFract_T_2, 21, 0) @[rawFloatFromFN.scala 54:47]
        node io_out_c_self_rec_rawIn_subnormFract_1 = shl(_io_out_c_self_rec_rawIn_subnormFract_T_3, 1) @[rawFloatFromFN.scala 54:64]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_5 = xor(io_out_c_self_rec_rawIn_normDist_1, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_6 = mux(io_out_c_self_rec_rawIn_isZeroExpIn_1, _io_out_c_self_rec_rawIn_adjustedExp_T_5, io_out_c_self_rec_rawIn_expIn_1) @[rawFloatFromFN.scala 56:16]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_7 = mux(io_out_c_self_rec_rawIn_isZeroExpIn_1, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_8 = or(UInt<8>("h80"), _io_out_c_self_rec_rawIn_adjustedExp_T_7) @[rawFloatFromFN.scala 60:22]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_9 = add(_io_out_c_self_rec_rawIn_adjustedExp_T_6, _io_out_c_self_rec_rawIn_adjustedExp_T_8) @[rawFloatFromFN.scala 59:15]
        node io_out_c_self_rec_rawIn_adjustedExp_1 = tail(_io_out_c_self_rec_rawIn_adjustedExp_T_9, 1) @[rawFloatFromFN.scala 59:15]
        node io_out_c_self_rec_rawIn_isZero_1 = and(io_out_c_self_rec_rawIn_isZeroExpIn_1, io_out_c_self_rec_rawIn_isZeroFractIn_1) @[rawFloatFromFN.scala 62:34]
        node _io_out_c_self_rec_rawIn_isSpecial_T_1 = bits(io_out_c_self_rec_rawIn_adjustedExp_1, 8, 7) @[rawFloatFromFN.scala 63:37]
        node io_out_c_self_rec_rawIn_isSpecial_1 = eq(_io_out_c_self_rec_rawIn_isSpecial_T_1, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
        wire io_out_c_self_rec_rawIn_1 : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
        io_out_c_self_rec_rawIn_1 is invalid @[rawFloatFromFN.scala 65:23]
        node _io_out_c_self_rec_rawIn_out_isNaN_T_2 = eq(io_out_c_self_rec_rawIn_isZeroFractIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
        node _io_out_c_self_rec_rawIn_out_isNaN_T_3 = and(io_out_c_self_rec_rawIn_isSpecial_1, _io_out_c_self_rec_rawIn_out_isNaN_T_2) @[rawFloatFromFN.scala 66:33]
        io_out_c_self_rec_rawIn_1.isNaN <= _io_out_c_self_rec_rawIn_out_isNaN_T_3 @[rawFloatFromFN.scala 66:20]
        node _io_out_c_self_rec_rawIn_out_isInf_T_1 = and(io_out_c_self_rec_rawIn_isSpecial_1, io_out_c_self_rec_rawIn_isZeroFractIn_1) @[rawFloatFromFN.scala 67:33]
        io_out_c_self_rec_rawIn_1.isInf <= _io_out_c_self_rec_rawIn_out_isInf_T_1 @[rawFloatFromFN.scala 67:20]
        io_out_c_self_rec_rawIn_1.isZero <= io_out_c_self_rec_rawIn_isZero_1 @[rawFloatFromFN.scala 68:20]
        io_out_c_self_rec_rawIn_1.sign <= io_out_c_self_rec_rawIn_sign_1 @[rawFloatFromFN.scala 69:20]
        node _io_out_c_self_rec_rawIn_out_sExp_T_2 = bits(io_out_c_self_rec_rawIn_adjustedExp_1, 8, 0) @[rawFloatFromFN.scala 70:34]
        node _io_out_c_self_rec_rawIn_out_sExp_T_3 = cvt(_io_out_c_self_rec_rawIn_out_sExp_T_2) @[rawFloatFromFN.scala 70:48]
        io_out_c_self_rec_rawIn_1.sExp <= _io_out_c_self_rec_rawIn_out_sExp_T_3 @[rawFloatFromFN.scala 70:20]
        node _io_out_c_self_rec_rawIn_out_sig_T_3 = eq(io_out_c_self_rec_rawIn_isZero_1, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
        node _io_out_c_self_rec_rawIn_out_sig_T_4 = mux(io_out_c_self_rec_rawIn_isZeroExpIn_1, io_out_c_self_rec_rawIn_subnormFract_1, io_out_c_self_rec_rawIn_fractIn_1) @[rawFloatFromFN.scala 72:42]
        node io_out_c_self_rec_rawIn_out_sig_hi_1 = cat(UInt<1>("h0"), _io_out_c_self_rec_rawIn_out_sig_T_3) @[Cat.scala 33:92]
        node _io_out_c_self_rec_rawIn_out_sig_T_5 = cat(io_out_c_self_rec_rawIn_out_sig_hi_1, _io_out_c_self_rec_rawIn_out_sig_T_4) @[Cat.scala 33:92]
        io_out_c_self_rec_rawIn_1.sig <= _io_out_c_self_rec_rawIn_out_sig_T_5 @[rawFloatFromFN.scala 71:17]
        node _io_out_c_self_rec_T_6 = bits(io_out_c_self_rec_rawIn_1.sExp, 8, 6) @[recFNFromFN.scala 48:53]
        node _io_out_c_self_rec_T_7 = mux(io_out_c_self_rec_rawIn_1.isZero, UInt<3>("h0"), _io_out_c_self_rec_T_6) @[recFNFromFN.scala 48:16]
        node _io_out_c_self_rec_T_8 = mux(io_out_c_self_rec_rawIn_1.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
        node _io_out_c_self_rec_T_9 = or(_io_out_c_self_rec_T_7, _io_out_c_self_rec_T_8) @[recFNFromFN.scala 48:79]
        node _io_out_c_self_rec_T_10 = bits(io_out_c_self_rec_rawIn_1.sExp, 5, 0) @[recFNFromFN.scala 50:23]
        node _io_out_c_self_rec_T_11 = bits(io_out_c_self_rec_rawIn_1.sig, 22, 0) @[recFNFromFN.scala 51:22]
        node io_out_c_self_rec_lo_1 = cat(_io_out_c_self_rec_T_10, _io_out_c_self_rec_T_11) @[Cat.scala 33:92]
        node io_out_c_self_rec_hi_1 = cat(io_out_c_self_rec_rawIn_1.sign, _io_out_c_self_rec_T_9) @[Cat.scala 33:92]
        node io_out_c_self_rec_1 = cat(io_out_c_self_rec_hi_1, io_out_c_self_rec_lo_1) @[Cat.scala 33:92]
        inst io_out_c_resizer of RecFNToRecFN @[Arithmetic.scala 298:29]
        io_out_c_resizer.io.in <= io_out_c_self_rec_1 @[Arithmetic.scala 299:23]
        io_out_c_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 300:33]
        io_out_c_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 301:35]
        wire io_out_c_result_1 : { bits : UInt<32>} @[Arithmetic.scala 303:26]
        node io_out_c_result_bits_rawIn_exp_1 = bits(io_out_c_resizer.io.out, 31, 23) @[rawFloatFromRecFN.scala 50:21]
        node _io_out_c_result_bits_rawIn_isZero_T_1 = bits(io_out_c_result_bits_rawIn_exp_1, 8, 6) @[rawFloatFromRecFN.scala 51:29]
        node io_out_c_result_bits_rawIn_isZero_1 = eq(_io_out_c_result_bits_rawIn_isZero_T_1, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
        node _io_out_c_result_bits_rawIn_isSpecial_T_1 = bits(io_out_c_result_bits_rawIn_exp_1, 8, 7) @[rawFloatFromRecFN.scala 52:29]
        node io_out_c_result_bits_rawIn_isSpecial_1 = eq(_io_out_c_result_bits_rawIn_isSpecial_T_1, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
        wire io_out_c_result_bits_rawIn_1 : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
        io_out_c_result_bits_rawIn_1 is invalid @[rawFloatFromRecFN.scala 54:23]
        node _io_out_c_result_bits_rawIn_out_isNaN_T_2 = bits(io_out_c_result_bits_rawIn_exp_1, 6, 6) @[rawFloatFromRecFN.scala 55:41]
        node _io_out_c_result_bits_rawIn_out_isNaN_T_3 = and(io_out_c_result_bits_rawIn_isSpecial_1, _io_out_c_result_bits_rawIn_out_isNaN_T_2) @[rawFloatFromRecFN.scala 55:33]
        io_out_c_result_bits_rawIn_1.isNaN <= _io_out_c_result_bits_rawIn_out_isNaN_T_3 @[rawFloatFromRecFN.scala 55:20]
        node _io_out_c_result_bits_rawIn_out_isInf_T_3 = bits(io_out_c_result_bits_rawIn_exp_1, 6, 6) @[rawFloatFromRecFN.scala 56:41]
        node _io_out_c_result_bits_rawIn_out_isInf_T_4 = eq(_io_out_c_result_bits_rawIn_out_isInf_T_3, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
        node _io_out_c_result_bits_rawIn_out_isInf_T_5 = and(io_out_c_result_bits_rawIn_isSpecial_1, _io_out_c_result_bits_rawIn_out_isInf_T_4) @[rawFloatFromRecFN.scala 56:33]
        io_out_c_result_bits_rawIn_1.isInf <= _io_out_c_result_bits_rawIn_out_isInf_T_5 @[rawFloatFromRecFN.scala 56:20]
        io_out_c_result_bits_rawIn_1.isZero <= io_out_c_result_bits_rawIn_isZero_1 @[rawFloatFromRecFN.scala 57:20]
        node _io_out_c_result_bits_rawIn_out_sign_T_1 = bits(io_out_c_resizer.io.out, 32, 32) @[rawFloatFromRecFN.scala 58:25]
        io_out_c_result_bits_rawIn_1.sign <= _io_out_c_result_bits_rawIn_out_sign_T_1 @[rawFloatFromRecFN.scala 58:20]
        node _io_out_c_result_bits_rawIn_out_sExp_T_1 = cvt(io_out_c_result_bits_rawIn_exp_1) @[rawFloatFromRecFN.scala 59:27]
        io_out_c_result_bits_rawIn_1.sExp <= _io_out_c_result_bits_rawIn_out_sExp_T_1 @[rawFloatFromRecFN.scala 59:20]
        node _io_out_c_result_bits_rawIn_out_sig_T_3 = eq(io_out_c_result_bits_rawIn_isZero_1, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
        node _io_out_c_result_bits_rawIn_out_sig_T_4 = bits(io_out_c_resizer.io.out, 22, 0) @[rawFloatFromRecFN.scala 60:51]
        node io_out_c_result_bits_rawIn_out_sig_hi_1 = cat(UInt<1>("h0"), _io_out_c_result_bits_rawIn_out_sig_T_3) @[Cat.scala 33:92]
        node _io_out_c_result_bits_rawIn_out_sig_T_5 = cat(io_out_c_result_bits_rawIn_out_sig_hi_1, _io_out_c_result_bits_rawIn_out_sig_T_4) @[Cat.scala 33:92]
        io_out_c_result_bits_rawIn_1.sig <= _io_out_c_result_bits_rawIn_out_sig_T_5 @[rawFloatFromRecFN.scala 60:20]
        node io_out_c_result_bits_isSubnormal_1 = lt(io_out_c_result_bits_rawIn_1.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 50:39]
        node _io_out_c_result_bits_denormShiftDist_T_2 = bits(io_out_c_result_bits_rawIn_1.sExp, 4, 0) @[fNFromRecFN.scala 51:51]
        node _io_out_c_result_bits_denormShiftDist_T_3 = sub(UInt<1>("h1"), _io_out_c_result_bits_denormShiftDist_T_2) @[fNFromRecFN.scala 51:39]
        node io_out_c_result_bits_denormShiftDist_1 = tail(_io_out_c_result_bits_denormShiftDist_T_3, 1) @[fNFromRecFN.scala 51:39]
        node _io_out_c_result_bits_denormFract_T_2 = shr(io_out_c_result_bits_rawIn_1.sig, 1) @[fNFromRecFN.scala 52:38]
        node _io_out_c_result_bits_denormFract_T_3 = dshr(_io_out_c_result_bits_denormFract_T_2, io_out_c_result_bits_denormShiftDist_1) @[fNFromRecFN.scala 52:42]
        node io_out_c_result_bits_denormFract_1 = bits(_io_out_c_result_bits_denormFract_T_3, 22, 0) @[fNFromRecFN.scala 52:60]
        node _io_out_c_result_bits_expOut_T_7 = bits(io_out_c_result_bits_rawIn_1.sExp, 7, 0) @[fNFromRecFN.scala 57:27]
        node _io_out_c_result_bits_expOut_T_8 = sub(_io_out_c_result_bits_expOut_T_7, UInt<8>("h81")) @[fNFromRecFN.scala 57:45]
        node _io_out_c_result_bits_expOut_T_9 = tail(_io_out_c_result_bits_expOut_T_8, 1) @[fNFromRecFN.scala 57:45]
        node _io_out_c_result_bits_expOut_T_10 = mux(io_out_c_result_bits_isSubnormal_1, UInt<1>("h0"), _io_out_c_result_bits_expOut_T_9) @[fNFromRecFN.scala 55:16]
        node _io_out_c_result_bits_expOut_T_11 = or(io_out_c_result_bits_rawIn_1.isNaN, io_out_c_result_bits_rawIn_1.isInf) @[fNFromRecFN.scala 59:44]
        node _io_out_c_result_bits_expOut_T_12 = bits(_io_out_c_result_bits_expOut_T_11, 0, 0) @[Bitwise.scala 77:15]
        node _io_out_c_result_bits_expOut_T_13 = mux(_io_out_c_result_bits_expOut_T_12, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
        node io_out_c_result_bits_expOut_1 = or(_io_out_c_result_bits_expOut_T_10, _io_out_c_result_bits_expOut_T_13) @[fNFromRecFN.scala 59:15]
        node _io_out_c_result_bits_fractOut_T_2 = bits(io_out_c_result_bits_rawIn_1.sig, 22, 0) @[fNFromRecFN.scala 63:52]
        node _io_out_c_result_bits_fractOut_T_3 = mux(io_out_c_result_bits_rawIn_1.isInf, UInt<1>("h0"), _io_out_c_result_bits_fractOut_T_2) @[fNFromRecFN.scala 63:20]
        node io_out_c_result_bits_fractOut_1 = mux(io_out_c_result_bits_isSubnormal_1, io_out_c_result_bits_denormFract_1, _io_out_c_result_bits_fractOut_T_3) @[fNFromRecFN.scala 61:16]
        node io_out_c_result_bits_hi_1 = cat(io_out_c_result_bits_rawIn_1.sign, io_out_c_result_bits_expOut_1) @[Cat.scala 33:92]
        node _io_out_c_result_bits_T_1 = cat(io_out_c_result_bits_hi_1, io_out_c_result_bits_fractOut_1) @[Cat.scala 33:92]
        io_out_c_result_1.bits <= _io_out_c_result_bits_T_1 @[Arithmetic.scala 304:21]
        io.out_c <= io_out_c_result_1 @[PE.scala 83:16]
        io.out_b <= io.in_b @[PE.scala 84:16]
        wire _c2_WIRE : { bits : UInt<32>} @[PE.scala 85:33]
        wire _c2_WIRE_1 : UInt<32> @[PE.scala 85:33]
        _c2_WIRE_1 <= io.in_b.bits @[PE.scala 85:33]
        node _c2_T = bits(_c2_WIRE_1, 31, 0) @[PE.scala 85:33]
        _c2_WIRE.bits <= _c2_T @[PE.scala 85:33]
        node c2_m1_rec_rawIn_sign = bits(io.in_a.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
        node c2_m1_rec_rawIn_expIn = bits(io.in_a.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
        node c2_m1_rec_rawIn_fractIn = bits(io.in_a.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
        node c2_m1_rec_rawIn_isZeroExpIn = eq(c2_m1_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
        node c2_m1_rec_rawIn_isZeroFractIn = eq(c2_m1_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
        node _c2_m1_rec_rawIn_normDist_T = bits(c2_m1_rec_rawIn_fractIn, 0, 0) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_1 = bits(c2_m1_rec_rawIn_fractIn, 1, 1) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_2 = bits(c2_m1_rec_rawIn_fractIn, 2, 2) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_3 = bits(c2_m1_rec_rawIn_fractIn, 3, 3) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_4 = bits(c2_m1_rec_rawIn_fractIn, 4, 4) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_5 = bits(c2_m1_rec_rawIn_fractIn, 5, 5) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_6 = bits(c2_m1_rec_rawIn_fractIn, 6, 6) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_7 = bits(c2_m1_rec_rawIn_fractIn, 7, 7) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_8 = bits(c2_m1_rec_rawIn_fractIn, 8, 8) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_9 = bits(c2_m1_rec_rawIn_fractIn, 9, 9) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_10 = bits(c2_m1_rec_rawIn_fractIn, 10, 10) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_11 = bits(c2_m1_rec_rawIn_fractIn, 11, 11) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_12 = bits(c2_m1_rec_rawIn_fractIn, 12, 12) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_13 = bits(c2_m1_rec_rawIn_fractIn, 13, 13) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_14 = bits(c2_m1_rec_rawIn_fractIn, 14, 14) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_15 = bits(c2_m1_rec_rawIn_fractIn, 15, 15) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_16 = bits(c2_m1_rec_rawIn_fractIn, 16, 16) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_17 = bits(c2_m1_rec_rawIn_fractIn, 17, 17) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_18 = bits(c2_m1_rec_rawIn_fractIn, 18, 18) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_19 = bits(c2_m1_rec_rawIn_fractIn, 19, 19) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_20 = bits(c2_m1_rec_rawIn_fractIn, 20, 20) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_21 = bits(c2_m1_rec_rawIn_fractIn, 21, 21) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_22 = bits(c2_m1_rec_rawIn_fractIn, 22, 22) @[primitives.scala 92:52]
        node _c2_m1_rec_rawIn_normDist_T_23 = mux(_c2_m1_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_24 = mux(_c2_m1_rec_rawIn_normDist_T_2, UInt<5>("h14"), _c2_m1_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_25 = mux(_c2_m1_rec_rawIn_normDist_T_3, UInt<5>("h13"), _c2_m1_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_26 = mux(_c2_m1_rec_rawIn_normDist_T_4, UInt<5>("h12"), _c2_m1_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_27 = mux(_c2_m1_rec_rawIn_normDist_T_5, UInt<5>("h11"), _c2_m1_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_28 = mux(_c2_m1_rec_rawIn_normDist_T_6, UInt<5>("h10"), _c2_m1_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_29 = mux(_c2_m1_rec_rawIn_normDist_T_7, UInt<4>("hf"), _c2_m1_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_30 = mux(_c2_m1_rec_rawIn_normDist_T_8, UInt<4>("he"), _c2_m1_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_31 = mux(_c2_m1_rec_rawIn_normDist_T_9, UInt<4>("hd"), _c2_m1_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_32 = mux(_c2_m1_rec_rawIn_normDist_T_10, UInt<4>("hc"), _c2_m1_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_33 = mux(_c2_m1_rec_rawIn_normDist_T_11, UInt<4>("hb"), _c2_m1_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_34 = mux(_c2_m1_rec_rawIn_normDist_T_12, UInt<4>("ha"), _c2_m1_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_35 = mux(_c2_m1_rec_rawIn_normDist_T_13, UInt<4>("h9"), _c2_m1_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_36 = mux(_c2_m1_rec_rawIn_normDist_T_14, UInt<4>("h8"), _c2_m1_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_37 = mux(_c2_m1_rec_rawIn_normDist_T_15, UInt<3>("h7"), _c2_m1_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_38 = mux(_c2_m1_rec_rawIn_normDist_T_16, UInt<3>("h6"), _c2_m1_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_39 = mux(_c2_m1_rec_rawIn_normDist_T_17, UInt<3>("h5"), _c2_m1_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_40 = mux(_c2_m1_rec_rawIn_normDist_T_18, UInt<3>("h4"), _c2_m1_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_41 = mux(_c2_m1_rec_rawIn_normDist_T_19, UInt<2>("h3"), _c2_m1_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_42 = mux(_c2_m1_rec_rawIn_normDist_T_20, UInt<2>("h2"), _c2_m1_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_normDist_T_43 = mux(_c2_m1_rec_rawIn_normDist_T_21, UInt<1>("h1"), _c2_m1_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
        node c2_m1_rec_rawIn_normDist = mux(_c2_m1_rec_rawIn_normDist_T_22, UInt<1>("h0"), _c2_m1_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
        node _c2_m1_rec_rawIn_subnormFract_T = dshl(c2_m1_rec_rawIn_fractIn, c2_m1_rec_rawIn_normDist) @[rawFloatFromFN.scala 54:36]
        node _c2_m1_rec_rawIn_subnormFract_T_1 = bits(_c2_m1_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 54:47]
        node c2_m1_rec_rawIn_subnormFract = shl(_c2_m1_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 54:64]
        node _c2_m1_rec_rawIn_adjustedExp_T = xor(c2_m1_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
        node _c2_m1_rec_rawIn_adjustedExp_T_1 = mux(c2_m1_rec_rawIn_isZeroExpIn, _c2_m1_rec_rawIn_adjustedExp_T, c2_m1_rec_rawIn_expIn) @[rawFloatFromFN.scala 56:16]
        node _c2_m1_rec_rawIn_adjustedExp_T_2 = mux(c2_m1_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
        node _c2_m1_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _c2_m1_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 60:22]
        node _c2_m1_rec_rawIn_adjustedExp_T_4 = add(_c2_m1_rec_rawIn_adjustedExp_T_1, _c2_m1_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 59:15]
        node c2_m1_rec_rawIn_adjustedExp = tail(_c2_m1_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 59:15]
        node c2_m1_rec_rawIn_isZero = and(c2_m1_rec_rawIn_isZeroExpIn, c2_m1_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 62:34]
        node _c2_m1_rec_rawIn_isSpecial_T = bits(c2_m1_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 63:37]
        node c2_m1_rec_rawIn_isSpecial = eq(_c2_m1_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
        wire c2_m1_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
        c2_m1_rec_rawIn is invalid @[rawFloatFromFN.scala 65:23]
        node _c2_m1_rec_rawIn_out_isNaN_T = eq(c2_m1_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
        node _c2_m1_rec_rawIn_out_isNaN_T_1 = and(c2_m1_rec_rawIn_isSpecial, _c2_m1_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 66:33]
        c2_m1_rec_rawIn.isNaN <= _c2_m1_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 66:20]
        node _c2_m1_rec_rawIn_out_isInf_T = and(c2_m1_rec_rawIn_isSpecial, c2_m1_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 67:33]
        c2_m1_rec_rawIn.isInf <= _c2_m1_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 67:20]
        c2_m1_rec_rawIn.isZero <= c2_m1_rec_rawIn_isZero @[rawFloatFromFN.scala 68:20]
        c2_m1_rec_rawIn.sign <= c2_m1_rec_rawIn_sign @[rawFloatFromFN.scala 69:20]
        node _c2_m1_rec_rawIn_out_sExp_T = bits(c2_m1_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 70:34]
        node _c2_m1_rec_rawIn_out_sExp_T_1 = cvt(_c2_m1_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 70:48]
        c2_m1_rec_rawIn.sExp <= _c2_m1_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 70:20]
        node _c2_m1_rec_rawIn_out_sig_T = eq(c2_m1_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
        node _c2_m1_rec_rawIn_out_sig_T_1 = mux(c2_m1_rec_rawIn_isZeroExpIn, c2_m1_rec_rawIn_subnormFract, c2_m1_rec_rawIn_fractIn) @[rawFloatFromFN.scala 72:42]
        node c2_m1_rec_rawIn_out_sig_hi = cat(UInt<1>("h0"), _c2_m1_rec_rawIn_out_sig_T) @[Cat.scala 33:92]
        node _c2_m1_rec_rawIn_out_sig_T_2 = cat(c2_m1_rec_rawIn_out_sig_hi, _c2_m1_rec_rawIn_out_sig_T_1) @[Cat.scala 33:92]
        c2_m1_rec_rawIn.sig <= _c2_m1_rec_rawIn_out_sig_T_2 @[rawFloatFromFN.scala 71:17]
        node _c2_m1_rec_T = bits(c2_m1_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:53]
        node _c2_m1_rec_T_1 = mux(c2_m1_rec_rawIn.isZero, UInt<3>("h0"), _c2_m1_rec_T) @[recFNFromFN.scala 48:16]
        node _c2_m1_rec_T_2 = mux(c2_m1_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
        node _c2_m1_rec_T_3 = or(_c2_m1_rec_T_1, _c2_m1_rec_T_2) @[recFNFromFN.scala 48:79]
        node _c2_m1_rec_T_4 = bits(c2_m1_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
        node _c2_m1_rec_T_5 = bits(c2_m1_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
        node c2_m1_rec_lo = cat(_c2_m1_rec_T_4, _c2_m1_rec_T_5) @[Cat.scala 33:92]
        node c2_m1_rec_hi = cat(c2_m1_rec_rawIn.sign, _c2_m1_rec_T_3) @[Cat.scala 33:92]
        node c2_m1_rec = cat(c2_m1_rec_hi, c2_m1_rec_lo) @[Cat.scala 33:92]
        node c2_m2_rec_rawIn_sign = bits(_c2_WIRE.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
        node c2_m2_rec_rawIn_expIn = bits(_c2_WIRE.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
        node c2_m2_rec_rawIn_fractIn = bits(_c2_WIRE.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
        node c2_m2_rec_rawIn_isZeroExpIn = eq(c2_m2_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
        node c2_m2_rec_rawIn_isZeroFractIn = eq(c2_m2_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
        node _c2_m2_rec_rawIn_normDist_T = bits(c2_m2_rec_rawIn_fractIn, 0, 0) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_1 = bits(c2_m2_rec_rawIn_fractIn, 1, 1) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_2 = bits(c2_m2_rec_rawIn_fractIn, 2, 2) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_3 = bits(c2_m2_rec_rawIn_fractIn, 3, 3) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_4 = bits(c2_m2_rec_rawIn_fractIn, 4, 4) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_5 = bits(c2_m2_rec_rawIn_fractIn, 5, 5) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_6 = bits(c2_m2_rec_rawIn_fractIn, 6, 6) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_7 = bits(c2_m2_rec_rawIn_fractIn, 7, 7) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_8 = bits(c2_m2_rec_rawIn_fractIn, 8, 8) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_9 = bits(c2_m2_rec_rawIn_fractIn, 9, 9) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_10 = bits(c2_m2_rec_rawIn_fractIn, 10, 10) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_11 = bits(c2_m2_rec_rawIn_fractIn, 11, 11) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_12 = bits(c2_m2_rec_rawIn_fractIn, 12, 12) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_13 = bits(c2_m2_rec_rawIn_fractIn, 13, 13) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_14 = bits(c2_m2_rec_rawIn_fractIn, 14, 14) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_15 = bits(c2_m2_rec_rawIn_fractIn, 15, 15) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_16 = bits(c2_m2_rec_rawIn_fractIn, 16, 16) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_17 = bits(c2_m2_rec_rawIn_fractIn, 17, 17) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_18 = bits(c2_m2_rec_rawIn_fractIn, 18, 18) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_19 = bits(c2_m2_rec_rawIn_fractIn, 19, 19) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_20 = bits(c2_m2_rec_rawIn_fractIn, 20, 20) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_21 = bits(c2_m2_rec_rawIn_fractIn, 21, 21) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_22 = bits(c2_m2_rec_rawIn_fractIn, 22, 22) @[primitives.scala 92:52]
        node _c2_m2_rec_rawIn_normDist_T_23 = mux(_c2_m2_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_24 = mux(_c2_m2_rec_rawIn_normDist_T_2, UInt<5>("h14"), _c2_m2_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_25 = mux(_c2_m2_rec_rawIn_normDist_T_3, UInt<5>("h13"), _c2_m2_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_26 = mux(_c2_m2_rec_rawIn_normDist_T_4, UInt<5>("h12"), _c2_m2_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_27 = mux(_c2_m2_rec_rawIn_normDist_T_5, UInt<5>("h11"), _c2_m2_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_28 = mux(_c2_m2_rec_rawIn_normDist_T_6, UInt<5>("h10"), _c2_m2_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_29 = mux(_c2_m2_rec_rawIn_normDist_T_7, UInt<4>("hf"), _c2_m2_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_30 = mux(_c2_m2_rec_rawIn_normDist_T_8, UInt<4>("he"), _c2_m2_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_31 = mux(_c2_m2_rec_rawIn_normDist_T_9, UInt<4>("hd"), _c2_m2_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_32 = mux(_c2_m2_rec_rawIn_normDist_T_10, UInt<4>("hc"), _c2_m2_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_33 = mux(_c2_m2_rec_rawIn_normDist_T_11, UInt<4>("hb"), _c2_m2_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_34 = mux(_c2_m2_rec_rawIn_normDist_T_12, UInt<4>("ha"), _c2_m2_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_35 = mux(_c2_m2_rec_rawIn_normDist_T_13, UInt<4>("h9"), _c2_m2_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_36 = mux(_c2_m2_rec_rawIn_normDist_T_14, UInt<4>("h8"), _c2_m2_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_37 = mux(_c2_m2_rec_rawIn_normDist_T_15, UInt<3>("h7"), _c2_m2_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_38 = mux(_c2_m2_rec_rawIn_normDist_T_16, UInt<3>("h6"), _c2_m2_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_39 = mux(_c2_m2_rec_rawIn_normDist_T_17, UInt<3>("h5"), _c2_m2_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_40 = mux(_c2_m2_rec_rawIn_normDist_T_18, UInt<3>("h4"), _c2_m2_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_41 = mux(_c2_m2_rec_rawIn_normDist_T_19, UInt<2>("h3"), _c2_m2_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_42 = mux(_c2_m2_rec_rawIn_normDist_T_20, UInt<2>("h2"), _c2_m2_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_normDist_T_43 = mux(_c2_m2_rec_rawIn_normDist_T_21, UInt<1>("h1"), _c2_m2_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
        node c2_m2_rec_rawIn_normDist = mux(_c2_m2_rec_rawIn_normDist_T_22, UInt<1>("h0"), _c2_m2_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
        node _c2_m2_rec_rawIn_subnormFract_T = dshl(c2_m2_rec_rawIn_fractIn, c2_m2_rec_rawIn_normDist) @[rawFloatFromFN.scala 54:36]
        node _c2_m2_rec_rawIn_subnormFract_T_1 = bits(_c2_m2_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 54:47]
        node c2_m2_rec_rawIn_subnormFract = shl(_c2_m2_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 54:64]
        node _c2_m2_rec_rawIn_adjustedExp_T = xor(c2_m2_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
        node _c2_m2_rec_rawIn_adjustedExp_T_1 = mux(c2_m2_rec_rawIn_isZeroExpIn, _c2_m2_rec_rawIn_adjustedExp_T, c2_m2_rec_rawIn_expIn) @[rawFloatFromFN.scala 56:16]
        node _c2_m2_rec_rawIn_adjustedExp_T_2 = mux(c2_m2_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
        node _c2_m2_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _c2_m2_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 60:22]
        node _c2_m2_rec_rawIn_adjustedExp_T_4 = add(_c2_m2_rec_rawIn_adjustedExp_T_1, _c2_m2_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 59:15]
        node c2_m2_rec_rawIn_adjustedExp = tail(_c2_m2_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 59:15]
        node c2_m2_rec_rawIn_isZero = and(c2_m2_rec_rawIn_isZeroExpIn, c2_m2_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 62:34]
        node _c2_m2_rec_rawIn_isSpecial_T = bits(c2_m2_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 63:37]
        node c2_m2_rec_rawIn_isSpecial = eq(_c2_m2_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
        wire c2_m2_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
        c2_m2_rec_rawIn is invalid @[rawFloatFromFN.scala 65:23]
        node _c2_m2_rec_rawIn_out_isNaN_T = eq(c2_m2_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
        node _c2_m2_rec_rawIn_out_isNaN_T_1 = and(c2_m2_rec_rawIn_isSpecial, _c2_m2_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 66:33]
        c2_m2_rec_rawIn.isNaN <= _c2_m2_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 66:20]
        node _c2_m2_rec_rawIn_out_isInf_T = and(c2_m2_rec_rawIn_isSpecial, c2_m2_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 67:33]
        c2_m2_rec_rawIn.isInf <= _c2_m2_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 67:20]
        c2_m2_rec_rawIn.isZero <= c2_m2_rec_rawIn_isZero @[rawFloatFromFN.scala 68:20]
        c2_m2_rec_rawIn.sign <= c2_m2_rec_rawIn_sign @[rawFloatFromFN.scala 69:20]
        node _c2_m2_rec_rawIn_out_sExp_T = bits(c2_m2_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 70:34]
        node _c2_m2_rec_rawIn_out_sExp_T_1 = cvt(_c2_m2_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 70:48]
        c2_m2_rec_rawIn.sExp <= _c2_m2_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 70:20]
        node _c2_m2_rec_rawIn_out_sig_T = eq(c2_m2_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
        node _c2_m2_rec_rawIn_out_sig_T_1 = mux(c2_m2_rec_rawIn_isZeroExpIn, c2_m2_rec_rawIn_subnormFract, c2_m2_rec_rawIn_fractIn) @[rawFloatFromFN.scala 72:42]
        node c2_m2_rec_rawIn_out_sig_hi = cat(UInt<1>("h0"), _c2_m2_rec_rawIn_out_sig_T) @[Cat.scala 33:92]
        node _c2_m2_rec_rawIn_out_sig_T_2 = cat(c2_m2_rec_rawIn_out_sig_hi, _c2_m2_rec_rawIn_out_sig_T_1) @[Cat.scala 33:92]
        c2_m2_rec_rawIn.sig <= _c2_m2_rec_rawIn_out_sig_T_2 @[rawFloatFromFN.scala 71:17]
        node _c2_m2_rec_T = bits(c2_m2_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:53]
        node _c2_m2_rec_T_1 = mux(c2_m2_rec_rawIn.isZero, UInt<3>("h0"), _c2_m2_rec_T) @[recFNFromFN.scala 48:16]
        node _c2_m2_rec_T_2 = mux(c2_m2_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
        node _c2_m2_rec_T_3 = or(_c2_m2_rec_T_1, _c2_m2_rec_T_2) @[recFNFromFN.scala 48:79]
        node _c2_m2_rec_T_4 = bits(c2_m2_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
        node _c2_m2_rec_T_5 = bits(c2_m2_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
        node c2_m2_rec_lo = cat(_c2_m2_rec_T_4, _c2_m2_rec_T_5) @[Cat.scala 33:92]
        node c2_m2_rec_hi = cat(c2_m2_rec_rawIn.sign, _c2_m2_rec_T_3) @[Cat.scala 33:92]
        node c2_m2_rec = cat(c2_m2_rec_hi, c2_m2_rec_lo) @[Cat.scala 33:92]
        node c2_self_rec_rawIn_sign = bits(c2.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
        node c2_self_rec_rawIn_expIn = bits(c2.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
        node c2_self_rec_rawIn_fractIn = bits(c2.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
        node c2_self_rec_rawIn_isZeroExpIn = eq(c2_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
        node c2_self_rec_rawIn_isZeroFractIn = eq(c2_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
        node _c2_self_rec_rawIn_normDist_T = bits(c2_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_1 = bits(c2_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_2 = bits(c2_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_3 = bits(c2_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_4 = bits(c2_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_5 = bits(c2_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_6 = bits(c2_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_7 = bits(c2_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_8 = bits(c2_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_9 = bits(c2_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_10 = bits(c2_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_11 = bits(c2_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_12 = bits(c2_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_13 = bits(c2_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_14 = bits(c2_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_15 = bits(c2_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_16 = bits(c2_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_17 = bits(c2_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_18 = bits(c2_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_19 = bits(c2_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_20 = bits(c2_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_21 = bits(c2_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_22 = bits(c2_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_23 = mux(_c2_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_24 = mux(_c2_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _c2_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_25 = mux(_c2_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _c2_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_26 = mux(_c2_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _c2_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_27 = mux(_c2_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _c2_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_28 = mux(_c2_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _c2_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_29 = mux(_c2_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _c2_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_30 = mux(_c2_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _c2_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_31 = mux(_c2_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _c2_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_32 = mux(_c2_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _c2_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_33 = mux(_c2_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _c2_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_34 = mux(_c2_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _c2_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_35 = mux(_c2_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _c2_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_36 = mux(_c2_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _c2_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_37 = mux(_c2_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _c2_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_38 = mux(_c2_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _c2_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_39 = mux(_c2_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _c2_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_40 = mux(_c2_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _c2_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_41 = mux(_c2_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _c2_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_42 = mux(_c2_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _c2_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_43 = mux(_c2_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _c2_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
        node c2_self_rec_rawIn_normDist = mux(_c2_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _c2_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_subnormFract_T = dshl(c2_self_rec_rawIn_fractIn, c2_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 54:36]
        node _c2_self_rec_rawIn_subnormFract_T_1 = bits(_c2_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 54:47]
        node c2_self_rec_rawIn_subnormFract = shl(_c2_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 54:64]
        node _c2_self_rec_rawIn_adjustedExp_T = xor(c2_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
        node _c2_self_rec_rawIn_adjustedExp_T_1 = mux(c2_self_rec_rawIn_isZeroExpIn, _c2_self_rec_rawIn_adjustedExp_T, c2_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 56:16]
        node _c2_self_rec_rawIn_adjustedExp_T_2 = mux(c2_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
        node _c2_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _c2_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 60:22]
        node _c2_self_rec_rawIn_adjustedExp_T_4 = add(_c2_self_rec_rawIn_adjustedExp_T_1, _c2_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 59:15]
        node c2_self_rec_rawIn_adjustedExp = tail(_c2_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 59:15]
        node c2_self_rec_rawIn_isZero = and(c2_self_rec_rawIn_isZeroExpIn, c2_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 62:34]
        node _c2_self_rec_rawIn_isSpecial_T = bits(c2_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 63:37]
        node c2_self_rec_rawIn_isSpecial = eq(_c2_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
        wire c2_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
        c2_self_rec_rawIn is invalid @[rawFloatFromFN.scala 65:23]
        node _c2_self_rec_rawIn_out_isNaN_T = eq(c2_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
        node _c2_self_rec_rawIn_out_isNaN_T_1 = and(c2_self_rec_rawIn_isSpecial, _c2_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 66:33]
        c2_self_rec_rawIn.isNaN <= _c2_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 66:20]
        node _c2_self_rec_rawIn_out_isInf_T = and(c2_self_rec_rawIn_isSpecial, c2_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 67:33]
        c2_self_rec_rawIn.isInf <= _c2_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 67:20]
        c2_self_rec_rawIn.isZero <= c2_self_rec_rawIn_isZero @[rawFloatFromFN.scala 68:20]
        c2_self_rec_rawIn.sign <= c2_self_rec_rawIn_sign @[rawFloatFromFN.scala 69:20]
        node _c2_self_rec_rawIn_out_sExp_T = bits(c2_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 70:34]
        node _c2_self_rec_rawIn_out_sExp_T_1 = cvt(_c2_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 70:48]
        c2_self_rec_rawIn.sExp <= _c2_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 70:20]
        node _c2_self_rec_rawIn_out_sig_T = eq(c2_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
        node _c2_self_rec_rawIn_out_sig_T_1 = mux(c2_self_rec_rawIn_isZeroExpIn, c2_self_rec_rawIn_subnormFract, c2_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 72:42]
        node c2_self_rec_rawIn_out_sig_hi = cat(UInt<1>("h0"), _c2_self_rec_rawIn_out_sig_T) @[Cat.scala 33:92]
        node _c2_self_rec_rawIn_out_sig_T_2 = cat(c2_self_rec_rawIn_out_sig_hi, _c2_self_rec_rawIn_out_sig_T_1) @[Cat.scala 33:92]
        c2_self_rec_rawIn.sig <= _c2_self_rec_rawIn_out_sig_T_2 @[rawFloatFromFN.scala 71:17]
        node _c2_self_rec_T = bits(c2_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:53]
        node _c2_self_rec_T_1 = mux(c2_self_rec_rawIn.isZero, UInt<3>("h0"), _c2_self_rec_T) @[recFNFromFN.scala 48:16]
        node _c2_self_rec_T_2 = mux(c2_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
        node _c2_self_rec_T_3 = or(_c2_self_rec_T_1, _c2_self_rec_T_2) @[recFNFromFN.scala 48:79]
        node _c2_self_rec_T_4 = bits(c2_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
        node _c2_self_rec_T_5 = bits(c2_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
        node c2_self_rec_lo = cat(_c2_self_rec_T_4, _c2_self_rec_T_5) @[Cat.scala 33:92]
        node c2_self_rec_hi = cat(c2_self_rec_rawIn.sign, _c2_self_rec_T_3) @[Cat.scala 33:92]
        node c2_self_rec = cat(c2_self_rec_hi, c2_self_rec_lo) @[Cat.scala 33:92]
        inst c2_m1_resizer of RecFNToRecFN @[Arithmetic.scala 164:32]
        c2_m1_resizer.io.in <= c2_m1_rec @[Arithmetic.scala 165:26]
        c2_m1_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 166:36]
        c2_m1_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 167:38]
        inst c2_m2_resizer of RecFNToRecFN @[Arithmetic.scala 171:32]
        c2_m2_resizer.io.in <= c2_m2_rec @[Arithmetic.scala 172:26]
        c2_m2_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 173:36]
        c2_m2_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 174:38]
        inst c2_muladder of MulAddRecFN @[Arithmetic.scala 178:30]
        c2_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 180:24]
        c2_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 181:34]
        c2_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 182:36]
        c2_muladder.io.a <= c2_m1_resizer.io.out @[Arithmetic.scala 184:23]
        c2_muladder.io.b <= c2_m2_resizer.io.out @[Arithmetic.scala 185:23]
        c2_muladder.io.c <= c2_self_rec @[Arithmetic.scala 186:23]
        wire c2_out : { bits : UInt<32>} @[Arithmetic.scala 189:23]
        node c2_out_bits_rawIn_exp = bits(c2_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 50:21]
        node _c2_out_bits_rawIn_isZero_T = bits(c2_out_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 51:29]
        node c2_out_bits_rawIn_isZero = eq(_c2_out_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
        node _c2_out_bits_rawIn_isSpecial_T = bits(c2_out_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 52:29]
        node c2_out_bits_rawIn_isSpecial = eq(_c2_out_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
        wire c2_out_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
        c2_out_bits_rawIn is invalid @[rawFloatFromRecFN.scala 54:23]
        node _c2_out_bits_rawIn_out_isNaN_T = bits(c2_out_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 55:41]
        node _c2_out_bits_rawIn_out_isNaN_T_1 = and(c2_out_bits_rawIn_isSpecial, _c2_out_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 55:33]
        c2_out_bits_rawIn.isNaN <= _c2_out_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 55:20]
        node _c2_out_bits_rawIn_out_isInf_T = bits(c2_out_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
        node _c2_out_bits_rawIn_out_isInf_T_1 = eq(_c2_out_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
        node _c2_out_bits_rawIn_out_isInf_T_2 = and(c2_out_bits_rawIn_isSpecial, _c2_out_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 56:33]
        c2_out_bits_rawIn.isInf <= _c2_out_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 56:20]
        c2_out_bits_rawIn.isZero <= c2_out_bits_rawIn_isZero @[rawFloatFromRecFN.scala 57:20]
        node _c2_out_bits_rawIn_out_sign_T = bits(c2_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 58:25]
        c2_out_bits_rawIn.sign <= _c2_out_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 58:20]
        node _c2_out_bits_rawIn_out_sExp_T = cvt(c2_out_bits_rawIn_exp) @[rawFloatFromRecFN.scala 59:27]
        c2_out_bits_rawIn.sExp <= _c2_out_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 59:20]
        node _c2_out_bits_rawIn_out_sig_T = eq(c2_out_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
        node _c2_out_bits_rawIn_out_sig_T_1 = bits(c2_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 60:51]
        node c2_out_bits_rawIn_out_sig_hi = cat(UInt<1>("h0"), _c2_out_bits_rawIn_out_sig_T) @[Cat.scala 33:92]
        node _c2_out_bits_rawIn_out_sig_T_2 = cat(c2_out_bits_rawIn_out_sig_hi, _c2_out_bits_rawIn_out_sig_T_1) @[Cat.scala 33:92]
        c2_out_bits_rawIn.sig <= _c2_out_bits_rawIn_out_sig_T_2 @[rawFloatFromRecFN.scala 60:20]
        node c2_out_bits_isSubnormal = lt(c2_out_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 50:39]
        node _c2_out_bits_denormShiftDist_T = bits(c2_out_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 51:51]
        node _c2_out_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _c2_out_bits_denormShiftDist_T) @[fNFromRecFN.scala 51:39]
        node c2_out_bits_denormShiftDist = tail(_c2_out_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 51:39]
        node _c2_out_bits_denormFract_T = shr(c2_out_bits_rawIn.sig, 1) @[fNFromRecFN.scala 52:38]
        node _c2_out_bits_denormFract_T_1 = dshr(_c2_out_bits_denormFract_T, c2_out_bits_denormShiftDist) @[fNFromRecFN.scala 52:42]
        node c2_out_bits_denormFract = bits(_c2_out_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 52:60]
        node _c2_out_bits_expOut_T = bits(c2_out_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 57:27]
        node _c2_out_bits_expOut_T_1 = sub(_c2_out_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 57:45]
        node _c2_out_bits_expOut_T_2 = tail(_c2_out_bits_expOut_T_1, 1) @[fNFromRecFN.scala 57:45]
        node _c2_out_bits_expOut_T_3 = mux(c2_out_bits_isSubnormal, UInt<1>("h0"), _c2_out_bits_expOut_T_2) @[fNFromRecFN.scala 55:16]
        node _c2_out_bits_expOut_T_4 = or(c2_out_bits_rawIn.isNaN, c2_out_bits_rawIn.isInf) @[fNFromRecFN.scala 59:44]
        node _c2_out_bits_expOut_T_5 = bits(_c2_out_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
        node _c2_out_bits_expOut_T_6 = mux(_c2_out_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
        node c2_out_bits_expOut = or(_c2_out_bits_expOut_T_3, _c2_out_bits_expOut_T_6) @[fNFromRecFN.scala 59:15]
        node _c2_out_bits_fractOut_T = bits(c2_out_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 63:52]
        node _c2_out_bits_fractOut_T_1 = mux(c2_out_bits_rawIn.isInf, UInt<1>("h0"), _c2_out_bits_fractOut_T) @[fNFromRecFN.scala 63:20]
        node c2_out_bits_fractOut = mux(c2_out_bits_isSubnormal, c2_out_bits_denormFract, _c2_out_bits_fractOut_T_1) @[fNFromRecFN.scala 61:16]
        node c2_out_bits_hi = cat(c2_out_bits_rawIn.sign, c2_out_bits_expOut) @[Cat.scala 33:92]
        node _c2_out_bits_T = cat(c2_out_bits_hi, c2_out_bits_fractOut) @[Cat.scala 33:92]
        c2_out.bits <= _c2_out_bits_T @[Arithmetic.scala 190:18]
        c2 <= c2_out @[PE.scala 85:10]
        node c1_self_rec_rawIn_sign = bits(io.in_d.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
        node c1_self_rec_rawIn_expIn = bits(io.in_d.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
        node c1_self_rec_rawIn_fractIn = bits(io.in_d.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
        node c1_self_rec_rawIn_isZeroExpIn = eq(c1_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
        node c1_self_rec_rawIn_isZeroFractIn = eq(c1_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
        node _c1_self_rec_rawIn_normDist_T = bits(c1_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_1 = bits(c1_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_2 = bits(c1_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_3 = bits(c1_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_4 = bits(c1_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_5 = bits(c1_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_6 = bits(c1_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_7 = bits(c1_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_8 = bits(c1_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_9 = bits(c1_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_10 = bits(c1_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_11 = bits(c1_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_12 = bits(c1_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_13 = bits(c1_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_14 = bits(c1_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_15 = bits(c1_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_16 = bits(c1_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_17 = bits(c1_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_18 = bits(c1_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_19 = bits(c1_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_20 = bits(c1_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_21 = bits(c1_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_22 = bits(c1_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_23 = mux(_c1_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_24 = mux(_c1_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _c1_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_25 = mux(_c1_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _c1_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_26 = mux(_c1_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _c1_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_27 = mux(_c1_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _c1_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_28 = mux(_c1_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _c1_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_29 = mux(_c1_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _c1_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_30 = mux(_c1_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _c1_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_31 = mux(_c1_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _c1_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_32 = mux(_c1_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _c1_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_33 = mux(_c1_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _c1_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_34 = mux(_c1_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _c1_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_35 = mux(_c1_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _c1_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_36 = mux(_c1_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _c1_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_37 = mux(_c1_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _c1_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_38 = mux(_c1_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _c1_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_39 = mux(_c1_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _c1_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_40 = mux(_c1_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _c1_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_41 = mux(_c1_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _c1_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_42 = mux(_c1_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _c1_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_43 = mux(_c1_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _c1_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
        node c1_self_rec_rawIn_normDist = mux(_c1_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _c1_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_subnormFract_T = dshl(c1_self_rec_rawIn_fractIn, c1_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 54:36]
        node _c1_self_rec_rawIn_subnormFract_T_1 = bits(_c1_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 54:47]
        node c1_self_rec_rawIn_subnormFract = shl(_c1_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 54:64]
        node _c1_self_rec_rawIn_adjustedExp_T = xor(c1_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
        node _c1_self_rec_rawIn_adjustedExp_T_1 = mux(c1_self_rec_rawIn_isZeroExpIn, _c1_self_rec_rawIn_adjustedExp_T, c1_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 56:16]
        node _c1_self_rec_rawIn_adjustedExp_T_2 = mux(c1_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
        node _c1_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _c1_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 60:22]
        node _c1_self_rec_rawIn_adjustedExp_T_4 = add(_c1_self_rec_rawIn_adjustedExp_T_1, _c1_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 59:15]
        node c1_self_rec_rawIn_adjustedExp = tail(_c1_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 59:15]
        node c1_self_rec_rawIn_isZero = and(c1_self_rec_rawIn_isZeroExpIn, c1_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 62:34]
        node _c1_self_rec_rawIn_isSpecial_T = bits(c1_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 63:37]
        node c1_self_rec_rawIn_isSpecial = eq(_c1_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
        wire c1_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
        c1_self_rec_rawIn is invalid @[rawFloatFromFN.scala 65:23]
        node _c1_self_rec_rawIn_out_isNaN_T = eq(c1_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
        node _c1_self_rec_rawIn_out_isNaN_T_1 = and(c1_self_rec_rawIn_isSpecial, _c1_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 66:33]
        c1_self_rec_rawIn.isNaN <= _c1_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 66:20]
        node _c1_self_rec_rawIn_out_isInf_T = and(c1_self_rec_rawIn_isSpecial, c1_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 67:33]
        c1_self_rec_rawIn.isInf <= _c1_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 67:20]
        c1_self_rec_rawIn.isZero <= c1_self_rec_rawIn_isZero @[rawFloatFromFN.scala 68:20]
        c1_self_rec_rawIn.sign <= c1_self_rec_rawIn_sign @[rawFloatFromFN.scala 69:20]
        node _c1_self_rec_rawIn_out_sExp_T = bits(c1_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 70:34]
        node _c1_self_rec_rawIn_out_sExp_T_1 = cvt(_c1_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 70:48]
        c1_self_rec_rawIn.sExp <= _c1_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 70:20]
        node _c1_self_rec_rawIn_out_sig_T = eq(c1_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
        node _c1_self_rec_rawIn_out_sig_T_1 = mux(c1_self_rec_rawIn_isZeroExpIn, c1_self_rec_rawIn_subnormFract, c1_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 72:42]
        node c1_self_rec_rawIn_out_sig_hi = cat(UInt<1>("h0"), _c1_self_rec_rawIn_out_sig_T) @[Cat.scala 33:92]
        node _c1_self_rec_rawIn_out_sig_T_2 = cat(c1_self_rec_rawIn_out_sig_hi, _c1_self_rec_rawIn_out_sig_T_1) @[Cat.scala 33:92]
        c1_self_rec_rawIn.sig <= _c1_self_rec_rawIn_out_sig_T_2 @[rawFloatFromFN.scala 71:17]
        node _c1_self_rec_T = bits(c1_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:53]
        node _c1_self_rec_T_1 = mux(c1_self_rec_rawIn.isZero, UInt<3>("h0"), _c1_self_rec_T) @[recFNFromFN.scala 48:16]
        node _c1_self_rec_T_2 = mux(c1_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
        node _c1_self_rec_T_3 = or(_c1_self_rec_T_1, _c1_self_rec_T_2) @[recFNFromFN.scala 48:79]
        node _c1_self_rec_T_4 = bits(c1_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
        node _c1_self_rec_T_5 = bits(c1_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
        node c1_self_rec_lo = cat(_c1_self_rec_T_4, _c1_self_rec_T_5) @[Cat.scala 33:92]
        node c1_self_rec_hi = cat(c1_self_rec_rawIn.sign, _c1_self_rec_T_3) @[Cat.scala 33:92]
        node c1_self_rec = cat(c1_self_rec_hi, c1_self_rec_lo) @[Cat.scala 33:92]
        inst c1_resizer of RecFNToRecFN @[Arithmetic.scala 284:29]
        c1_resizer.io.in <= c1_self_rec @[Arithmetic.scala 285:23]
        c1_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 286:33]
        c1_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 287:35]
        wire c1_result : { bits : UInt<32>} @[Arithmetic.scala 289:26]
        node c1_result_bits_rawIn_exp = bits(c1_resizer.io.out, 31, 23) @[rawFloatFromRecFN.scala 50:21]
        node _c1_result_bits_rawIn_isZero_T = bits(c1_result_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 51:29]
        node c1_result_bits_rawIn_isZero = eq(_c1_result_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
        node _c1_result_bits_rawIn_isSpecial_T = bits(c1_result_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 52:29]
        node c1_result_bits_rawIn_isSpecial = eq(_c1_result_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
        wire c1_result_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
        c1_result_bits_rawIn is invalid @[rawFloatFromRecFN.scala 54:23]
        node _c1_result_bits_rawIn_out_isNaN_T = bits(c1_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 55:41]
        node _c1_result_bits_rawIn_out_isNaN_T_1 = and(c1_result_bits_rawIn_isSpecial, _c1_result_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 55:33]
        c1_result_bits_rawIn.isNaN <= _c1_result_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 55:20]
        node _c1_result_bits_rawIn_out_isInf_T = bits(c1_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
        node _c1_result_bits_rawIn_out_isInf_T_1 = eq(_c1_result_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
        node _c1_result_bits_rawIn_out_isInf_T_2 = and(c1_result_bits_rawIn_isSpecial, _c1_result_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 56:33]
        c1_result_bits_rawIn.isInf <= _c1_result_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 56:20]
        c1_result_bits_rawIn.isZero <= c1_result_bits_rawIn_isZero @[rawFloatFromRecFN.scala 57:20]
        node _c1_result_bits_rawIn_out_sign_T = bits(c1_resizer.io.out, 32, 32) @[rawFloatFromRecFN.scala 58:25]
        c1_result_bits_rawIn.sign <= _c1_result_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 58:20]
        node _c1_result_bits_rawIn_out_sExp_T = cvt(c1_result_bits_rawIn_exp) @[rawFloatFromRecFN.scala 59:27]
        c1_result_bits_rawIn.sExp <= _c1_result_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 59:20]
        node _c1_result_bits_rawIn_out_sig_T = eq(c1_result_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
        node _c1_result_bits_rawIn_out_sig_T_1 = bits(c1_resizer.io.out, 22, 0) @[rawFloatFromRecFN.scala 60:51]
        node c1_result_bits_rawIn_out_sig_hi = cat(UInt<1>("h0"), _c1_result_bits_rawIn_out_sig_T) @[Cat.scala 33:92]
        node _c1_result_bits_rawIn_out_sig_T_2 = cat(c1_result_bits_rawIn_out_sig_hi, _c1_result_bits_rawIn_out_sig_T_1) @[Cat.scala 33:92]
        c1_result_bits_rawIn.sig <= _c1_result_bits_rawIn_out_sig_T_2 @[rawFloatFromRecFN.scala 60:20]
        node c1_result_bits_isSubnormal = lt(c1_result_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 50:39]
        node _c1_result_bits_denormShiftDist_T = bits(c1_result_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 51:51]
        node _c1_result_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _c1_result_bits_denormShiftDist_T) @[fNFromRecFN.scala 51:39]
        node c1_result_bits_denormShiftDist = tail(_c1_result_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 51:39]
        node _c1_result_bits_denormFract_T = shr(c1_result_bits_rawIn.sig, 1) @[fNFromRecFN.scala 52:38]
        node _c1_result_bits_denormFract_T_1 = dshr(_c1_result_bits_denormFract_T, c1_result_bits_denormShiftDist) @[fNFromRecFN.scala 52:42]
        node c1_result_bits_denormFract = bits(_c1_result_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 52:60]
        node _c1_result_bits_expOut_T = bits(c1_result_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 57:27]
        node _c1_result_bits_expOut_T_1 = sub(_c1_result_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 57:45]
        node _c1_result_bits_expOut_T_2 = tail(_c1_result_bits_expOut_T_1, 1) @[fNFromRecFN.scala 57:45]
        node _c1_result_bits_expOut_T_3 = mux(c1_result_bits_isSubnormal, UInt<1>("h0"), _c1_result_bits_expOut_T_2) @[fNFromRecFN.scala 55:16]
        node _c1_result_bits_expOut_T_4 = or(c1_result_bits_rawIn.isNaN, c1_result_bits_rawIn.isInf) @[fNFromRecFN.scala 59:44]
        node _c1_result_bits_expOut_T_5 = bits(_c1_result_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
        node _c1_result_bits_expOut_T_6 = mux(_c1_result_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
        node c1_result_bits_expOut = or(_c1_result_bits_expOut_T_3, _c1_result_bits_expOut_T_6) @[fNFromRecFN.scala 59:15]
        node _c1_result_bits_fractOut_T = bits(c1_result_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 63:52]
        node _c1_result_bits_fractOut_T_1 = mux(c1_result_bits_rawIn.isInf, UInt<1>("h0"), _c1_result_bits_fractOut_T) @[fNFromRecFN.scala 63:20]
        node c1_result_bits_fractOut = mux(c1_result_bits_isSubnormal, c1_result_bits_denormFract, _c1_result_bits_fractOut_T_1) @[fNFromRecFN.scala 61:16]
        node c1_result_bits_hi = cat(c1_result_bits_rawIn.sign, c1_result_bits_expOut) @[Cat.scala 33:92]
        node _c1_result_bits_T = cat(c1_result_bits_hi, c1_result_bits_fractOut) @[Cat.scala 33:92]
        c1_result.bits <= _c1_result_bits_T @[Arithmetic.scala 290:21]
        c1 <= c1_result @[PE.scala 86:10]
      else :
        node io_out_c_self_rec_rawIn_sign_2 = bits(c2.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
        node io_out_c_self_rec_rawIn_expIn_2 = bits(c2.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
        node io_out_c_self_rec_rawIn_fractIn_2 = bits(c2.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
        node io_out_c_self_rec_rawIn_isZeroExpIn_2 = eq(io_out_c_self_rec_rawIn_expIn_2, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
        node io_out_c_self_rec_rawIn_isZeroFractIn_2 = eq(io_out_c_self_rec_rawIn_fractIn_2, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
        node _io_out_c_self_rec_rawIn_normDist_T_88 = bits(io_out_c_self_rec_rawIn_fractIn_2, 0, 0) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_89 = bits(io_out_c_self_rec_rawIn_fractIn_2, 1, 1) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_90 = bits(io_out_c_self_rec_rawIn_fractIn_2, 2, 2) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_91 = bits(io_out_c_self_rec_rawIn_fractIn_2, 3, 3) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_92 = bits(io_out_c_self_rec_rawIn_fractIn_2, 4, 4) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_93 = bits(io_out_c_self_rec_rawIn_fractIn_2, 5, 5) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_94 = bits(io_out_c_self_rec_rawIn_fractIn_2, 6, 6) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_95 = bits(io_out_c_self_rec_rawIn_fractIn_2, 7, 7) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_96 = bits(io_out_c_self_rec_rawIn_fractIn_2, 8, 8) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_97 = bits(io_out_c_self_rec_rawIn_fractIn_2, 9, 9) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_98 = bits(io_out_c_self_rec_rawIn_fractIn_2, 10, 10) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_99 = bits(io_out_c_self_rec_rawIn_fractIn_2, 11, 11) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_100 = bits(io_out_c_self_rec_rawIn_fractIn_2, 12, 12) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_101 = bits(io_out_c_self_rec_rawIn_fractIn_2, 13, 13) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_102 = bits(io_out_c_self_rec_rawIn_fractIn_2, 14, 14) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_103 = bits(io_out_c_self_rec_rawIn_fractIn_2, 15, 15) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_104 = bits(io_out_c_self_rec_rawIn_fractIn_2, 16, 16) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_105 = bits(io_out_c_self_rec_rawIn_fractIn_2, 17, 17) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_106 = bits(io_out_c_self_rec_rawIn_fractIn_2, 18, 18) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_107 = bits(io_out_c_self_rec_rawIn_fractIn_2, 19, 19) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_108 = bits(io_out_c_self_rec_rawIn_fractIn_2, 20, 20) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_109 = bits(io_out_c_self_rec_rawIn_fractIn_2, 21, 21) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_110 = bits(io_out_c_self_rec_rawIn_fractIn_2, 22, 22) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_111 = mux(_io_out_c_self_rec_rawIn_normDist_T_89, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_112 = mux(_io_out_c_self_rec_rawIn_normDist_T_90, UInt<5>("h14"), _io_out_c_self_rec_rawIn_normDist_T_111) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_113 = mux(_io_out_c_self_rec_rawIn_normDist_T_91, UInt<5>("h13"), _io_out_c_self_rec_rawIn_normDist_T_112) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_114 = mux(_io_out_c_self_rec_rawIn_normDist_T_92, UInt<5>("h12"), _io_out_c_self_rec_rawIn_normDist_T_113) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_115 = mux(_io_out_c_self_rec_rawIn_normDist_T_93, UInt<5>("h11"), _io_out_c_self_rec_rawIn_normDist_T_114) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_116 = mux(_io_out_c_self_rec_rawIn_normDist_T_94, UInt<5>("h10"), _io_out_c_self_rec_rawIn_normDist_T_115) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_117 = mux(_io_out_c_self_rec_rawIn_normDist_T_95, UInt<4>("hf"), _io_out_c_self_rec_rawIn_normDist_T_116) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_118 = mux(_io_out_c_self_rec_rawIn_normDist_T_96, UInt<4>("he"), _io_out_c_self_rec_rawIn_normDist_T_117) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_119 = mux(_io_out_c_self_rec_rawIn_normDist_T_97, UInt<4>("hd"), _io_out_c_self_rec_rawIn_normDist_T_118) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_120 = mux(_io_out_c_self_rec_rawIn_normDist_T_98, UInt<4>("hc"), _io_out_c_self_rec_rawIn_normDist_T_119) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_121 = mux(_io_out_c_self_rec_rawIn_normDist_T_99, UInt<4>("hb"), _io_out_c_self_rec_rawIn_normDist_T_120) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_122 = mux(_io_out_c_self_rec_rawIn_normDist_T_100, UInt<4>("ha"), _io_out_c_self_rec_rawIn_normDist_T_121) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_123 = mux(_io_out_c_self_rec_rawIn_normDist_T_101, UInt<4>("h9"), _io_out_c_self_rec_rawIn_normDist_T_122) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_124 = mux(_io_out_c_self_rec_rawIn_normDist_T_102, UInt<4>("h8"), _io_out_c_self_rec_rawIn_normDist_T_123) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_125 = mux(_io_out_c_self_rec_rawIn_normDist_T_103, UInt<3>("h7"), _io_out_c_self_rec_rawIn_normDist_T_124) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_126 = mux(_io_out_c_self_rec_rawIn_normDist_T_104, UInt<3>("h6"), _io_out_c_self_rec_rawIn_normDist_T_125) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_127 = mux(_io_out_c_self_rec_rawIn_normDist_T_105, UInt<3>("h5"), _io_out_c_self_rec_rawIn_normDist_T_126) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_128 = mux(_io_out_c_self_rec_rawIn_normDist_T_106, UInt<3>("h4"), _io_out_c_self_rec_rawIn_normDist_T_127) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_129 = mux(_io_out_c_self_rec_rawIn_normDist_T_107, UInt<2>("h3"), _io_out_c_self_rec_rawIn_normDist_T_128) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_130 = mux(_io_out_c_self_rec_rawIn_normDist_T_108, UInt<2>("h2"), _io_out_c_self_rec_rawIn_normDist_T_129) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_131 = mux(_io_out_c_self_rec_rawIn_normDist_T_109, UInt<1>("h1"), _io_out_c_self_rec_rawIn_normDist_T_130) @[Mux.scala 47:70]
        node io_out_c_self_rec_rawIn_normDist_2 = mux(_io_out_c_self_rec_rawIn_normDist_T_110, UInt<1>("h0"), _io_out_c_self_rec_rawIn_normDist_T_131) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_subnormFract_T_4 = dshl(io_out_c_self_rec_rawIn_fractIn_2, io_out_c_self_rec_rawIn_normDist_2) @[rawFloatFromFN.scala 54:36]
        node _io_out_c_self_rec_rawIn_subnormFract_T_5 = bits(_io_out_c_self_rec_rawIn_subnormFract_T_4, 21, 0) @[rawFloatFromFN.scala 54:47]
        node io_out_c_self_rec_rawIn_subnormFract_2 = shl(_io_out_c_self_rec_rawIn_subnormFract_T_5, 1) @[rawFloatFromFN.scala 54:64]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_10 = xor(io_out_c_self_rec_rawIn_normDist_2, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_11 = mux(io_out_c_self_rec_rawIn_isZeroExpIn_2, _io_out_c_self_rec_rawIn_adjustedExp_T_10, io_out_c_self_rec_rawIn_expIn_2) @[rawFloatFromFN.scala 56:16]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_12 = mux(io_out_c_self_rec_rawIn_isZeroExpIn_2, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_13 = or(UInt<8>("h80"), _io_out_c_self_rec_rawIn_adjustedExp_T_12) @[rawFloatFromFN.scala 60:22]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_14 = add(_io_out_c_self_rec_rawIn_adjustedExp_T_11, _io_out_c_self_rec_rawIn_adjustedExp_T_13) @[rawFloatFromFN.scala 59:15]
        node io_out_c_self_rec_rawIn_adjustedExp_2 = tail(_io_out_c_self_rec_rawIn_adjustedExp_T_14, 1) @[rawFloatFromFN.scala 59:15]
        node io_out_c_self_rec_rawIn_isZero_2 = and(io_out_c_self_rec_rawIn_isZeroExpIn_2, io_out_c_self_rec_rawIn_isZeroFractIn_2) @[rawFloatFromFN.scala 62:34]
        node _io_out_c_self_rec_rawIn_isSpecial_T_2 = bits(io_out_c_self_rec_rawIn_adjustedExp_2, 8, 7) @[rawFloatFromFN.scala 63:37]
        node io_out_c_self_rec_rawIn_isSpecial_2 = eq(_io_out_c_self_rec_rawIn_isSpecial_T_2, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
        wire io_out_c_self_rec_rawIn_2 : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
        io_out_c_self_rec_rawIn_2 is invalid @[rawFloatFromFN.scala 65:23]
        node _io_out_c_self_rec_rawIn_out_isNaN_T_4 = eq(io_out_c_self_rec_rawIn_isZeroFractIn_2, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
        node _io_out_c_self_rec_rawIn_out_isNaN_T_5 = and(io_out_c_self_rec_rawIn_isSpecial_2, _io_out_c_self_rec_rawIn_out_isNaN_T_4) @[rawFloatFromFN.scala 66:33]
        io_out_c_self_rec_rawIn_2.isNaN <= _io_out_c_self_rec_rawIn_out_isNaN_T_5 @[rawFloatFromFN.scala 66:20]
        node _io_out_c_self_rec_rawIn_out_isInf_T_2 = and(io_out_c_self_rec_rawIn_isSpecial_2, io_out_c_self_rec_rawIn_isZeroFractIn_2) @[rawFloatFromFN.scala 67:33]
        io_out_c_self_rec_rawIn_2.isInf <= _io_out_c_self_rec_rawIn_out_isInf_T_2 @[rawFloatFromFN.scala 67:20]
        io_out_c_self_rec_rawIn_2.isZero <= io_out_c_self_rec_rawIn_isZero_2 @[rawFloatFromFN.scala 68:20]
        io_out_c_self_rec_rawIn_2.sign <= io_out_c_self_rec_rawIn_sign_2 @[rawFloatFromFN.scala 69:20]
        node _io_out_c_self_rec_rawIn_out_sExp_T_4 = bits(io_out_c_self_rec_rawIn_adjustedExp_2, 8, 0) @[rawFloatFromFN.scala 70:34]
        node _io_out_c_self_rec_rawIn_out_sExp_T_5 = cvt(_io_out_c_self_rec_rawIn_out_sExp_T_4) @[rawFloatFromFN.scala 70:48]
        io_out_c_self_rec_rawIn_2.sExp <= _io_out_c_self_rec_rawIn_out_sExp_T_5 @[rawFloatFromFN.scala 70:20]
        node _io_out_c_self_rec_rawIn_out_sig_T_6 = eq(io_out_c_self_rec_rawIn_isZero_2, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
        node _io_out_c_self_rec_rawIn_out_sig_T_7 = mux(io_out_c_self_rec_rawIn_isZeroExpIn_2, io_out_c_self_rec_rawIn_subnormFract_2, io_out_c_self_rec_rawIn_fractIn_2) @[rawFloatFromFN.scala 72:42]
        node io_out_c_self_rec_rawIn_out_sig_hi_2 = cat(UInt<1>("h0"), _io_out_c_self_rec_rawIn_out_sig_T_6) @[Cat.scala 33:92]
        node _io_out_c_self_rec_rawIn_out_sig_T_8 = cat(io_out_c_self_rec_rawIn_out_sig_hi_2, _io_out_c_self_rec_rawIn_out_sig_T_7) @[Cat.scala 33:92]
        io_out_c_self_rec_rawIn_2.sig <= _io_out_c_self_rec_rawIn_out_sig_T_8 @[rawFloatFromFN.scala 71:17]
        node _io_out_c_self_rec_T_12 = bits(io_out_c_self_rec_rawIn_2.sExp, 8, 6) @[recFNFromFN.scala 48:53]
        node _io_out_c_self_rec_T_13 = mux(io_out_c_self_rec_rawIn_2.isZero, UInt<3>("h0"), _io_out_c_self_rec_T_12) @[recFNFromFN.scala 48:16]
        node _io_out_c_self_rec_T_14 = mux(io_out_c_self_rec_rawIn_2.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
        node _io_out_c_self_rec_T_15 = or(_io_out_c_self_rec_T_13, _io_out_c_self_rec_T_14) @[recFNFromFN.scala 48:79]
        node _io_out_c_self_rec_T_16 = bits(io_out_c_self_rec_rawIn_2.sExp, 5, 0) @[recFNFromFN.scala 50:23]
        node _io_out_c_self_rec_T_17 = bits(io_out_c_self_rec_rawIn_2.sig, 22, 0) @[recFNFromFN.scala 51:22]
        node io_out_c_self_rec_lo_2 = cat(_io_out_c_self_rec_T_16, _io_out_c_self_rec_T_17) @[Cat.scala 33:92]
        node io_out_c_self_rec_hi_2 = cat(io_out_c_self_rec_rawIn_2.sign, _io_out_c_self_rec_T_15) @[Cat.scala 33:92]
        node io_out_c_self_rec_2 = cat(io_out_c_self_rec_hi_2, io_out_c_self_rec_lo_2) @[Cat.scala 33:92]
        wire io_out_c_shift_exp_1 : UInt<8> @[Arithmetic.scala 238:29]
        node _io_out_c_shift_exp_T_2 = sub(UInt<7>("h7f"), shift_offset) @[Arithmetic.scala 239:34]
        node _io_out_c_shift_exp_T_3 = tail(_io_out_c_shift_exp_T_2, 1) @[Arithmetic.scala 239:34]
        io_out_c_shift_exp_1 <= _io_out_c_shift_exp_T_3 @[Arithmetic.scala 239:19]
        node io_out_c_shift_fn_hi_1 = cat(UInt<1>("h0"), io_out_c_shift_exp_1) @[Cat.scala 33:92]
        node io_out_c_shift_fn_1 = cat(io_out_c_shift_fn_hi_1, UInt<23>("h0")) @[Cat.scala 33:92]
        node io_out_c_shift_rec_rawIn_sign_1 = bits(io_out_c_shift_fn_1, 31, 31) @[rawFloatFromFN.scala 46:22]
        node io_out_c_shift_rec_rawIn_expIn_1 = bits(io_out_c_shift_fn_1, 30, 23) @[rawFloatFromFN.scala 47:23]
        node io_out_c_shift_rec_rawIn_fractIn_1 = bits(io_out_c_shift_fn_1, 22, 0) @[rawFloatFromFN.scala 48:25]
        node io_out_c_shift_rec_rawIn_isZeroExpIn_1 = eq(io_out_c_shift_rec_rawIn_expIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
        node io_out_c_shift_rec_rawIn_isZeroFractIn_1 = eq(io_out_c_shift_rec_rawIn_fractIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
        node _io_out_c_shift_rec_rawIn_normDist_T_44 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 0, 0) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_45 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 1, 1) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_46 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 2, 2) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_47 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 3, 3) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_48 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 4, 4) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_49 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 5, 5) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_50 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 6, 6) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_51 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 7, 7) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_52 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 8, 8) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_53 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 9, 9) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_54 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 10, 10) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_55 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 11, 11) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_56 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 12, 12) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_57 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 13, 13) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_58 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 14, 14) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_59 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 15, 15) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_60 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 16, 16) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_61 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 17, 17) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_62 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 18, 18) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_63 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 19, 19) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_64 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 20, 20) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_65 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 21, 21) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_66 = bits(io_out_c_shift_rec_rawIn_fractIn_1, 22, 22) @[primitives.scala 92:52]
        node _io_out_c_shift_rec_rawIn_normDist_T_67 = mux(_io_out_c_shift_rec_rawIn_normDist_T_45, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_68 = mux(_io_out_c_shift_rec_rawIn_normDist_T_46, UInt<5>("h14"), _io_out_c_shift_rec_rawIn_normDist_T_67) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_69 = mux(_io_out_c_shift_rec_rawIn_normDist_T_47, UInt<5>("h13"), _io_out_c_shift_rec_rawIn_normDist_T_68) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_70 = mux(_io_out_c_shift_rec_rawIn_normDist_T_48, UInt<5>("h12"), _io_out_c_shift_rec_rawIn_normDist_T_69) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_71 = mux(_io_out_c_shift_rec_rawIn_normDist_T_49, UInt<5>("h11"), _io_out_c_shift_rec_rawIn_normDist_T_70) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_72 = mux(_io_out_c_shift_rec_rawIn_normDist_T_50, UInt<5>("h10"), _io_out_c_shift_rec_rawIn_normDist_T_71) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_73 = mux(_io_out_c_shift_rec_rawIn_normDist_T_51, UInt<4>("hf"), _io_out_c_shift_rec_rawIn_normDist_T_72) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_74 = mux(_io_out_c_shift_rec_rawIn_normDist_T_52, UInt<4>("he"), _io_out_c_shift_rec_rawIn_normDist_T_73) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_75 = mux(_io_out_c_shift_rec_rawIn_normDist_T_53, UInt<4>("hd"), _io_out_c_shift_rec_rawIn_normDist_T_74) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_76 = mux(_io_out_c_shift_rec_rawIn_normDist_T_54, UInt<4>("hc"), _io_out_c_shift_rec_rawIn_normDist_T_75) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_77 = mux(_io_out_c_shift_rec_rawIn_normDist_T_55, UInt<4>("hb"), _io_out_c_shift_rec_rawIn_normDist_T_76) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_78 = mux(_io_out_c_shift_rec_rawIn_normDist_T_56, UInt<4>("ha"), _io_out_c_shift_rec_rawIn_normDist_T_77) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_79 = mux(_io_out_c_shift_rec_rawIn_normDist_T_57, UInt<4>("h9"), _io_out_c_shift_rec_rawIn_normDist_T_78) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_80 = mux(_io_out_c_shift_rec_rawIn_normDist_T_58, UInt<4>("h8"), _io_out_c_shift_rec_rawIn_normDist_T_79) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_81 = mux(_io_out_c_shift_rec_rawIn_normDist_T_59, UInt<3>("h7"), _io_out_c_shift_rec_rawIn_normDist_T_80) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_82 = mux(_io_out_c_shift_rec_rawIn_normDist_T_60, UInt<3>("h6"), _io_out_c_shift_rec_rawIn_normDist_T_81) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_83 = mux(_io_out_c_shift_rec_rawIn_normDist_T_61, UInt<3>("h5"), _io_out_c_shift_rec_rawIn_normDist_T_82) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_84 = mux(_io_out_c_shift_rec_rawIn_normDist_T_62, UInt<3>("h4"), _io_out_c_shift_rec_rawIn_normDist_T_83) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_85 = mux(_io_out_c_shift_rec_rawIn_normDist_T_63, UInt<2>("h3"), _io_out_c_shift_rec_rawIn_normDist_T_84) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_86 = mux(_io_out_c_shift_rec_rawIn_normDist_T_64, UInt<2>("h2"), _io_out_c_shift_rec_rawIn_normDist_T_85) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_normDist_T_87 = mux(_io_out_c_shift_rec_rawIn_normDist_T_65, UInt<1>("h1"), _io_out_c_shift_rec_rawIn_normDist_T_86) @[Mux.scala 47:70]
        node io_out_c_shift_rec_rawIn_normDist_1 = mux(_io_out_c_shift_rec_rawIn_normDist_T_66, UInt<1>("h0"), _io_out_c_shift_rec_rawIn_normDist_T_87) @[Mux.scala 47:70]
        node _io_out_c_shift_rec_rawIn_subnormFract_T_2 = dshl(io_out_c_shift_rec_rawIn_fractIn_1, io_out_c_shift_rec_rawIn_normDist_1) @[rawFloatFromFN.scala 54:36]
        node _io_out_c_shift_rec_rawIn_subnormFract_T_3 = bits(_io_out_c_shift_rec_rawIn_subnormFract_T_2, 21, 0) @[rawFloatFromFN.scala 54:47]
        node io_out_c_shift_rec_rawIn_subnormFract_1 = shl(_io_out_c_shift_rec_rawIn_subnormFract_T_3, 1) @[rawFloatFromFN.scala 54:64]
        node _io_out_c_shift_rec_rawIn_adjustedExp_T_5 = xor(io_out_c_shift_rec_rawIn_normDist_1, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
        node _io_out_c_shift_rec_rawIn_adjustedExp_T_6 = mux(io_out_c_shift_rec_rawIn_isZeroExpIn_1, _io_out_c_shift_rec_rawIn_adjustedExp_T_5, io_out_c_shift_rec_rawIn_expIn_1) @[rawFloatFromFN.scala 56:16]
        node _io_out_c_shift_rec_rawIn_adjustedExp_T_7 = mux(io_out_c_shift_rec_rawIn_isZeroExpIn_1, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
        node _io_out_c_shift_rec_rawIn_adjustedExp_T_8 = or(UInt<8>("h80"), _io_out_c_shift_rec_rawIn_adjustedExp_T_7) @[rawFloatFromFN.scala 60:22]
        node _io_out_c_shift_rec_rawIn_adjustedExp_T_9 = add(_io_out_c_shift_rec_rawIn_adjustedExp_T_6, _io_out_c_shift_rec_rawIn_adjustedExp_T_8) @[rawFloatFromFN.scala 59:15]
        node io_out_c_shift_rec_rawIn_adjustedExp_1 = tail(_io_out_c_shift_rec_rawIn_adjustedExp_T_9, 1) @[rawFloatFromFN.scala 59:15]
        node io_out_c_shift_rec_rawIn_isZero_1 = and(io_out_c_shift_rec_rawIn_isZeroExpIn_1, io_out_c_shift_rec_rawIn_isZeroFractIn_1) @[rawFloatFromFN.scala 62:34]
        node _io_out_c_shift_rec_rawIn_isSpecial_T_1 = bits(io_out_c_shift_rec_rawIn_adjustedExp_1, 8, 7) @[rawFloatFromFN.scala 63:37]
        node io_out_c_shift_rec_rawIn_isSpecial_1 = eq(_io_out_c_shift_rec_rawIn_isSpecial_T_1, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
        wire io_out_c_shift_rec_rawIn_1 : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
        io_out_c_shift_rec_rawIn_1 is invalid @[rawFloatFromFN.scala 65:23]
        node _io_out_c_shift_rec_rawIn_out_isNaN_T_2 = eq(io_out_c_shift_rec_rawIn_isZeroFractIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
        node _io_out_c_shift_rec_rawIn_out_isNaN_T_3 = and(io_out_c_shift_rec_rawIn_isSpecial_1, _io_out_c_shift_rec_rawIn_out_isNaN_T_2) @[rawFloatFromFN.scala 66:33]
        io_out_c_shift_rec_rawIn_1.isNaN <= _io_out_c_shift_rec_rawIn_out_isNaN_T_3 @[rawFloatFromFN.scala 66:20]
        node _io_out_c_shift_rec_rawIn_out_isInf_T_1 = and(io_out_c_shift_rec_rawIn_isSpecial_1, io_out_c_shift_rec_rawIn_isZeroFractIn_1) @[rawFloatFromFN.scala 67:33]
        io_out_c_shift_rec_rawIn_1.isInf <= _io_out_c_shift_rec_rawIn_out_isInf_T_1 @[rawFloatFromFN.scala 67:20]
        io_out_c_shift_rec_rawIn_1.isZero <= io_out_c_shift_rec_rawIn_isZero_1 @[rawFloatFromFN.scala 68:20]
        io_out_c_shift_rec_rawIn_1.sign <= io_out_c_shift_rec_rawIn_sign_1 @[rawFloatFromFN.scala 69:20]
        node _io_out_c_shift_rec_rawIn_out_sExp_T_2 = bits(io_out_c_shift_rec_rawIn_adjustedExp_1, 8, 0) @[rawFloatFromFN.scala 70:34]
        node _io_out_c_shift_rec_rawIn_out_sExp_T_3 = cvt(_io_out_c_shift_rec_rawIn_out_sExp_T_2) @[rawFloatFromFN.scala 70:48]
        io_out_c_shift_rec_rawIn_1.sExp <= _io_out_c_shift_rec_rawIn_out_sExp_T_3 @[rawFloatFromFN.scala 70:20]
        node _io_out_c_shift_rec_rawIn_out_sig_T_3 = eq(io_out_c_shift_rec_rawIn_isZero_1, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
        node _io_out_c_shift_rec_rawIn_out_sig_T_4 = mux(io_out_c_shift_rec_rawIn_isZeroExpIn_1, io_out_c_shift_rec_rawIn_subnormFract_1, io_out_c_shift_rec_rawIn_fractIn_1) @[rawFloatFromFN.scala 72:42]
        node io_out_c_shift_rec_rawIn_out_sig_hi_1 = cat(UInt<1>("h0"), _io_out_c_shift_rec_rawIn_out_sig_T_3) @[Cat.scala 33:92]
        node _io_out_c_shift_rec_rawIn_out_sig_T_5 = cat(io_out_c_shift_rec_rawIn_out_sig_hi_1, _io_out_c_shift_rec_rawIn_out_sig_T_4) @[Cat.scala 33:92]
        io_out_c_shift_rec_rawIn_1.sig <= _io_out_c_shift_rec_rawIn_out_sig_T_5 @[rawFloatFromFN.scala 71:17]
        node _io_out_c_shift_rec_T_6 = bits(io_out_c_shift_rec_rawIn_1.sExp, 8, 6) @[recFNFromFN.scala 48:53]
        node _io_out_c_shift_rec_T_7 = mux(io_out_c_shift_rec_rawIn_1.isZero, UInt<3>("h0"), _io_out_c_shift_rec_T_6) @[recFNFromFN.scala 48:16]
        node _io_out_c_shift_rec_T_8 = mux(io_out_c_shift_rec_rawIn_1.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
        node _io_out_c_shift_rec_T_9 = or(_io_out_c_shift_rec_T_7, _io_out_c_shift_rec_T_8) @[recFNFromFN.scala 48:79]
        node _io_out_c_shift_rec_T_10 = bits(io_out_c_shift_rec_rawIn_1.sExp, 5, 0) @[recFNFromFN.scala 50:23]
        node _io_out_c_shift_rec_T_11 = bits(io_out_c_shift_rec_rawIn_1.sig, 22, 0) @[recFNFromFN.scala 51:22]
        node io_out_c_shift_rec_lo_1 = cat(_io_out_c_shift_rec_T_10, _io_out_c_shift_rec_T_11) @[Cat.scala 33:92]
        node io_out_c_shift_rec_hi_1 = cat(io_out_c_shift_rec_rawIn_1.sign, _io_out_c_shift_rec_T_9) @[Cat.scala 33:92]
        node io_out_c_shift_rec_1 = cat(io_out_c_shift_rec_hi_1, io_out_c_shift_rec_lo_1) @[Cat.scala 33:92]
        node _io_out_c_T_4 = neq(io_out_c_shift_exp_1, UInt<1>("h0")) @[Arithmetic.scala 243:26]
        node _io_out_c_T_5 = asUInt(reset) @[Arithmetic.scala 243:15]
        node _io_out_c_T_6 = eq(_io_out_c_T_5, UInt<1>("h0")) @[Arithmetic.scala 243:15]
        when _io_out_c_T_6 : @[Arithmetic.scala 243:15]
          node _io_out_c_T_7 = eq(_io_out_c_T_4, UInt<1>("h0")) @[Arithmetic.scala 243:15]
          when _io_out_c_T_7 : @[Arithmetic.scala 243:15]
            skip
          assert(clock, _io_out_c_T_4, UInt<1>("h1"), "") : io_out_c_assert_1 @[Arithmetic.scala 243:15]
        inst io_out_c_muladder_1 of MulAddRecFN @[Arithmetic.scala 246:30]
        io_out_c_muladder_1.io.op <= UInt<1>("h0") @[Arithmetic.scala 248:24]
        io_out_c_muladder_1.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 249:34]
        io_out_c_muladder_1.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 250:36]
        io_out_c_muladder_1.io.a <= io_out_c_self_rec_2 @[Arithmetic.scala 252:23]
        io_out_c_muladder_1.io.b <= io_out_c_shift_rec_1 @[Arithmetic.scala 253:23]
        io_out_c_muladder_1.io.c <= UInt<1>("h0") @[Arithmetic.scala 254:23]
        wire io_out_c_result_2 : { bits : UInt<32>} @[Arithmetic.scala 256:26]
        node io_out_c_result_bits_rawIn_exp_2 = bits(io_out_c_muladder_1.io.out, 31, 23) @[rawFloatFromRecFN.scala 50:21]
        node _io_out_c_result_bits_rawIn_isZero_T_2 = bits(io_out_c_result_bits_rawIn_exp_2, 8, 6) @[rawFloatFromRecFN.scala 51:29]
        node io_out_c_result_bits_rawIn_isZero_2 = eq(_io_out_c_result_bits_rawIn_isZero_T_2, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
        node _io_out_c_result_bits_rawIn_isSpecial_T_2 = bits(io_out_c_result_bits_rawIn_exp_2, 8, 7) @[rawFloatFromRecFN.scala 52:29]
        node io_out_c_result_bits_rawIn_isSpecial_2 = eq(_io_out_c_result_bits_rawIn_isSpecial_T_2, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
        wire io_out_c_result_bits_rawIn_2 : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
        io_out_c_result_bits_rawIn_2 is invalid @[rawFloatFromRecFN.scala 54:23]
        node _io_out_c_result_bits_rawIn_out_isNaN_T_4 = bits(io_out_c_result_bits_rawIn_exp_2, 6, 6) @[rawFloatFromRecFN.scala 55:41]
        node _io_out_c_result_bits_rawIn_out_isNaN_T_5 = and(io_out_c_result_bits_rawIn_isSpecial_2, _io_out_c_result_bits_rawIn_out_isNaN_T_4) @[rawFloatFromRecFN.scala 55:33]
        io_out_c_result_bits_rawIn_2.isNaN <= _io_out_c_result_bits_rawIn_out_isNaN_T_5 @[rawFloatFromRecFN.scala 55:20]
        node _io_out_c_result_bits_rawIn_out_isInf_T_6 = bits(io_out_c_result_bits_rawIn_exp_2, 6, 6) @[rawFloatFromRecFN.scala 56:41]
        node _io_out_c_result_bits_rawIn_out_isInf_T_7 = eq(_io_out_c_result_bits_rawIn_out_isInf_T_6, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
        node _io_out_c_result_bits_rawIn_out_isInf_T_8 = and(io_out_c_result_bits_rawIn_isSpecial_2, _io_out_c_result_bits_rawIn_out_isInf_T_7) @[rawFloatFromRecFN.scala 56:33]
        io_out_c_result_bits_rawIn_2.isInf <= _io_out_c_result_bits_rawIn_out_isInf_T_8 @[rawFloatFromRecFN.scala 56:20]
        io_out_c_result_bits_rawIn_2.isZero <= io_out_c_result_bits_rawIn_isZero_2 @[rawFloatFromRecFN.scala 57:20]
        node _io_out_c_result_bits_rawIn_out_sign_T_2 = bits(io_out_c_muladder_1.io.out, 32, 32) @[rawFloatFromRecFN.scala 58:25]
        io_out_c_result_bits_rawIn_2.sign <= _io_out_c_result_bits_rawIn_out_sign_T_2 @[rawFloatFromRecFN.scala 58:20]
        node _io_out_c_result_bits_rawIn_out_sExp_T_2 = cvt(io_out_c_result_bits_rawIn_exp_2) @[rawFloatFromRecFN.scala 59:27]
        io_out_c_result_bits_rawIn_2.sExp <= _io_out_c_result_bits_rawIn_out_sExp_T_2 @[rawFloatFromRecFN.scala 59:20]
        node _io_out_c_result_bits_rawIn_out_sig_T_6 = eq(io_out_c_result_bits_rawIn_isZero_2, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
        node _io_out_c_result_bits_rawIn_out_sig_T_7 = bits(io_out_c_muladder_1.io.out, 22, 0) @[rawFloatFromRecFN.scala 60:51]
        node io_out_c_result_bits_rawIn_out_sig_hi_2 = cat(UInt<1>("h0"), _io_out_c_result_bits_rawIn_out_sig_T_6) @[Cat.scala 33:92]
        node _io_out_c_result_bits_rawIn_out_sig_T_8 = cat(io_out_c_result_bits_rawIn_out_sig_hi_2, _io_out_c_result_bits_rawIn_out_sig_T_7) @[Cat.scala 33:92]
        io_out_c_result_bits_rawIn_2.sig <= _io_out_c_result_bits_rawIn_out_sig_T_8 @[rawFloatFromRecFN.scala 60:20]
        node io_out_c_result_bits_isSubnormal_2 = lt(io_out_c_result_bits_rawIn_2.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 50:39]
        node _io_out_c_result_bits_denormShiftDist_T_4 = bits(io_out_c_result_bits_rawIn_2.sExp, 4, 0) @[fNFromRecFN.scala 51:51]
        node _io_out_c_result_bits_denormShiftDist_T_5 = sub(UInt<1>("h1"), _io_out_c_result_bits_denormShiftDist_T_4) @[fNFromRecFN.scala 51:39]
        node io_out_c_result_bits_denormShiftDist_2 = tail(_io_out_c_result_bits_denormShiftDist_T_5, 1) @[fNFromRecFN.scala 51:39]
        node _io_out_c_result_bits_denormFract_T_4 = shr(io_out_c_result_bits_rawIn_2.sig, 1) @[fNFromRecFN.scala 52:38]
        node _io_out_c_result_bits_denormFract_T_5 = dshr(_io_out_c_result_bits_denormFract_T_4, io_out_c_result_bits_denormShiftDist_2) @[fNFromRecFN.scala 52:42]
        node io_out_c_result_bits_denormFract_2 = bits(_io_out_c_result_bits_denormFract_T_5, 22, 0) @[fNFromRecFN.scala 52:60]
        node _io_out_c_result_bits_expOut_T_14 = bits(io_out_c_result_bits_rawIn_2.sExp, 7, 0) @[fNFromRecFN.scala 57:27]
        node _io_out_c_result_bits_expOut_T_15 = sub(_io_out_c_result_bits_expOut_T_14, UInt<8>("h81")) @[fNFromRecFN.scala 57:45]
        node _io_out_c_result_bits_expOut_T_16 = tail(_io_out_c_result_bits_expOut_T_15, 1) @[fNFromRecFN.scala 57:45]
        node _io_out_c_result_bits_expOut_T_17 = mux(io_out_c_result_bits_isSubnormal_2, UInt<1>("h0"), _io_out_c_result_bits_expOut_T_16) @[fNFromRecFN.scala 55:16]
        node _io_out_c_result_bits_expOut_T_18 = or(io_out_c_result_bits_rawIn_2.isNaN, io_out_c_result_bits_rawIn_2.isInf) @[fNFromRecFN.scala 59:44]
        node _io_out_c_result_bits_expOut_T_19 = bits(_io_out_c_result_bits_expOut_T_18, 0, 0) @[Bitwise.scala 77:15]
        node _io_out_c_result_bits_expOut_T_20 = mux(_io_out_c_result_bits_expOut_T_19, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
        node io_out_c_result_bits_expOut_2 = or(_io_out_c_result_bits_expOut_T_17, _io_out_c_result_bits_expOut_T_20) @[fNFromRecFN.scala 59:15]
        node _io_out_c_result_bits_fractOut_T_4 = bits(io_out_c_result_bits_rawIn_2.sig, 22, 0) @[fNFromRecFN.scala 63:52]
        node _io_out_c_result_bits_fractOut_T_5 = mux(io_out_c_result_bits_rawIn_2.isInf, UInt<1>("h0"), _io_out_c_result_bits_fractOut_T_4) @[fNFromRecFN.scala 63:20]
        node io_out_c_result_bits_fractOut_2 = mux(io_out_c_result_bits_isSubnormal_2, io_out_c_result_bits_denormFract_2, _io_out_c_result_bits_fractOut_T_5) @[fNFromRecFN.scala 61:16]
        node io_out_c_result_bits_hi_2 = cat(io_out_c_result_bits_rawIn_2.sign, io_out_c_result_bits_expOut_2) @[Cat.scala 33:92]
        node _io_out_c_result_bits_T_2 = cat(io_out_c_result_bits_hi_2, io_out_c_result_bits_fractOut_2) @[Cat.scala 33:92]
        io_out_c_result_2.bits <= _io_out_c_result_bits_T_2 @[Arithmetic.scala 257:21]
        node io_out_c_self_rec_rawIn_sign_3 = bits(io_out_c_result_2.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
        node io_out_c_self_rec_rawIn_expIn_3 = bits(io_out_c_result_2.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
        node io_out_c_self_rec_rawIn_fractIn_3 = bits(io_out_c_result_2.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
        node io_out_c_self_rec_rawIn_isZeroExpIn_3 = eq(io_out_c_self_rec_rawIn_expIn_3, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
        node io_out_c_self_rec_rawIn_isZeroFractIn_3 = eq(io_out_c_self_rec_rawIn_fractIn_3, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
        node _io_out_c_self_rec_rawIn_normDist_T_132 = bits(io_out_c_self_rec_rawIn_fractIn_3, 0, 0) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_133 = bits(io_out_c_self_rec_rawIn_fractIn_3, 1, 1) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_134 = bits(io_out_c_self_rec_rawIn_fractIn_3, 2, 2) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_135 = bits(io_out_c_self_rec_rawIn_fractIn_3, 3, 3) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_136 = bits(io_out_c_self_rec_rawIn_fractIn_3, 4, 4) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_137 = bits(io_out_c_self_rec_rawIn_fractIn_3, 5, 5) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_138 = bits(io_out_c_self_rec_rawIn_fractIn_3, 6, 6) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_139 = bits(io_out_c_self_rec_rawIn_fractIn_3, 7, 7) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_140 = bits(io_out_c_self_rec_rawIn_fractIn_3, 8, 8) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_141 = bits(io_out_c_self_rec_rawIn_fractIn_3, 9, 9) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_142 = bits(io_out_c_self_rec_rawIn_fractIn_3, 10, 10) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_143 = bits(io_out_c_self_rec_rawIn_fractIn_3, 11, 11) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_144 = bits(io_out_c_self_rec_rawIn_fractIn_3, 12, 12) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_145 = bits(io_out_c_self_rec_rawIn_fractIn_3, 13, 13) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_146 = bits(io_out_c_self_rec_rawIn_fractIn_3, 14, 14) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_147 = bits(io_out_c_self_rec_rawIn_fractIn_3, 15, 15) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_148 = bits(io_out_c_self_rec_rawIn_fractIn_3, 16, 16) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_149 = bits(io_out_c_self_rec_rawIn_fractIn_3, 17, 17) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_150 = bits(io_out_c_self_rec_rawIn_fractIn_3, 18, 18) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_151 = bits(io_out_c_self_rec_rawIn_fractIn_3, 19, 19) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_152 = bits(io_out_c_self_rec_rawIn_fractIn_3, 20, 20) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_153 = bits(io_out_c_self_rec_rawIn_fractIn_3, 21, 21) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_154 = bits(io_out_c_self_rec_rawIn_fractIn_3, 22, 22) @[primitives.scala 92:52]
        node _io_out_c_self_rec_rawIn_normDist_T_155 = mux(_io_out_c_self_rec_rawIn_normDist_T_133, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_156 = mux(_io_out_c_self_rec_rawIn_normDist_T_134, UInt<5>("h14"), _io_out_c_self_rec_rawIn_normDist_T_155) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_157 = mux(_io_out_c_self_rec_rawIn_normDist_T_135, UInt<5>("h13"), _io_out_c_self_rec_rawIn_normDist_T_156) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_158 = mux(_io_out_c_self_rec_rawIn_normDist_T_136, UInt<5>("h12"), _io_out_c_self_rec_rawIn_normDist_T_157) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_159 = mux(_io_out_c_self_rec_rawIn_normDist_T_137, UInt<5>("h11"), _io_out_c_self_rec_rawIn_normDist_T_158) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_160 = mux(_io_out_c_self_rec_rawIn_normDist_T_138, UInt<5>("h10"), _io_out_c_self_rec_rawIn_normDist_T_159) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_161 = mux(_io_out_c_self_rec_rawIn_normDist_T_139, UInt<4>("hf"), _io_out_c_self_rec_rawIn_normDist_T_160) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_162 = mux(_io_out_c_self_rec_rawIn_normDist_T_140, UInt<4>("he"), _io_out_c_self_rec_rawIn_normDist_T_161) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_163 = mux(_io_out_c_self_rec_rawIn_normDist_T_141, UInt<4>("hd"), _io_out_c_self_rec_rawIn_normDist_T_162) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_164 = mux(_io_out_c_self_rec_rawIn_normDist_T_142, UInt<4>("hc"), _io_out_c_self_rec_rawIn_normDist_T_163) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_165 = mux(_io_out_c_self_rec_rawIn_normDist_T_143, UInt<4>("hb"), _io_out_c_self_rec_rawIn_normDist_T_164) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_166 = mux(_io_out_c_self_rec_rawIn_normDist_T_144, UInt<4>("ha"), _io_out_c_self_rec_rawIn_normDist_T_165) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_167 = mux(_io_out_c_self_rec_rawIn_normDist_T_145, UInt<4>("h9"), _io_out_c_self_rec_rawIn_normDist_T_166) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_168 = mux(_io_out_c_self_rec_rawIn_normDist_T_146, UInt<4>("h8"), _io_out_c_self_rec_rawIn_normDist_T_167) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_169 = mux(_io_out_c_self_rec_rawIn_normDist_T_147, UInt<3>("h7"), _io_out_c_self_rec_rawIn_normDist_T_168) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_170 = mux(_io_out_c_self_rec_rawIn_normDist_T_148, UInt<3>("h6"), _io_out_c_self_rec_rawIn_normDist_T_169) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_171 = mux(_io_out_c_self_rec_rawIn_normDist_T_149, UInt<3>("h5"), _io_out_c_self_rec_rawIn_normDist_T_170) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_172 = mux(_io_out_c_self_rec_rawIn_normDist_T_150, UInt<3>("h4"), _io_out_c_self_rec_rawIn_normDist_T_171) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_173 = mux(_io_out_c_self_rec_rawIn_normDist_T_151, UInt<2>("h3"), _io_out_c_self_rec_rawIn_normDist_T_172) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_174 = mux(_io_out_c_self_rec_rawIn_normDist_T_152, UInt<2>("h2"), _io_out_c_self_rec_rawIn_normDist_T_173) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_normDist_T_175 = mux(_io_out_c_self_rec_rawIn_normDist_T_153, UInt<1>("h1"), _io_out_c_self_rec_rawIn_normDist_T_174) @[Mux.scala 47:70]
        node io_out_c_self_rec_rawIn_normDist_3 = mux(_io_out_c_self_rec_rawIn_normDist_T_154, UInt<1>("h0"), _io_out_c_self_rec_rawIn_normDist_T_175) @[Mux.scala 47:70]
        node _io_out_c_self_rec_rawIn_subnormFract_T_6 = dshl(io_out_c_self_rec_rawIn_fractIn_3, io_out_c_self_rec_rawIn_normDist_3) @[rawFloatFromFN.scala 54:36]
        node _io_out_c_self_rec_rawIn_subnormFract_T_7 = bits(_io_out_c_self_rec_rawIn_subnormFract_T_6, 21, 0) @[rawFloatFromFN.scala 54:47]
        node io_out_c_self_rec_rawIn_subnormFract_3 = shl(_io_out_c_self_rec_rawIn_subnormFract_T_7, 1) @[rawFloatFromFN.scala 54:64]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_15 = xor(io_out_c_self_rec_rawIn_normDist_3, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_16 = mux(io_out_c_self_rec_rawIn_isZeroExpIn_3, _io_out_c_self_rec_rawIn_adjustedExp_T_15, io_out_c_self_rec_rawIn_expIn_3) @[rawFloatFromFN.scala 56:16]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_17 = mux(io_out_c_self_rec_rawIn_isZeroExpIn_3, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_18 = or(UInt<8>("h80"), _io_out_c_self_rec_rawIn_adjustedExp_T_17) @[rawFloatFromFN.scala 60:22]
        node _io_out_c_self_rec_rawIn_adjustedExp_T_19 = add(_io_out_c_self_rec_rawIn_adjustedExp_T_16, _io_out_c_self_rec_rawIn_adjustedExp_T_18) @[rawFloatFromFN.scala 59:15]
        node io_out_c_self_rec_rawIn_adjustedExp_3 = tail(_io_out_c_self_rec_rawIn_adjustedExp_T_19, 1) @[rawFloatFromFN.scala 59:15]
        node io_out_c_self_rec_rawIn_isZero_3 = and(io_out_c_self_rec_rawIn_isZeroExpIn_3, io_out_c_self_rec_rawIn_isZeroFractIn_3) @[rawFloatFromFN.scala 62:34]
        node _io_out_c_self_rec_rawIn_isSpecial_T_3 = bits(io_out_c_self_rec_rawIn_adjustedExp_3, 8, 7) @[rawFloatFromFN.scala 63:37]
        node io_out_c_self_rec_rawIn_isSpecial_3 = eq(_io_out_c_self_rec_rawIn_isSpecial_T_3, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
        wire io_out_c_self_rec_rawIn_3 : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
        io_out_c_self_rec_rawIn_3 is invalid @[rawFloatFromFN.scala 65:23]
        node _io_out_c_self_rec_rawIn_out_isNaN_T_6 = eq(io_out_c_self_rec_rawIn_isZeroFractIn_3, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
        node _io_out_c_self_rec_rawIn_out_isNaN_T_7 = and(io_out_c_self_rec_rawIn_isSpecial_3, _io_out_c_self_rec_rawIn_out_isNaN_T_6) @[rawFloatFromFN.scala 66:33]
        io_out_c_self_rec_rawIn_3.isNaN <= _io_out_c_self_rec_rawIn_out_isNaN_T_7 @[rawFloatFromFN.scala 66:20]
        node _io_out_c_self_rec_rawIn_out_isInf_T_3 = and(io_out_c_self_rec_rawIn_isSpecial_3, io_out_c_self_rec_rawIn_isZeroFractIn_3) @[rawFloatFromFN.scala 67:33]
        io_out_c_self_rec_rawIn_3.isInf <= _io_out_c_self_rec_rawIn_out_isInf_T_3 @[rawFloatFromFN.scala 67:20]
        io_out_c_self_rec_rawIn_3.isZero <= io_out_c_self_rec_rawIn_isZero_3 @[rawFloatFromFN.scala 68:20]
        io_out_c_self_rec_rawIn_3.sign <= io_out_c_self_rec_rawIn_sign_3 @[rawFloatFromFN.scala 69:20]
        node _io_out_c_self_rec_rawIn_out_sExp_T_6 = bits(io_out_c_self_rec_rawIn_adjustedExp_3, 8, 0) @[rawFloatFromFN.scala 70:34]
        node _io_out_c_self_rec_rawIn_out_sExp_T_7 = cvt(_io_out_c_self_rec_rawIn_out_sExp_T_6) @[rawFloatFromFN.scala 70:48]
        io_out_c_self_rec_rawIn_3.sExp <= _io_out_c_self_rec_rawIn_out_sExp_T_7 @[rawFloatFromFN.scala 70:20]
        node _io_out_c_self_rec_rawIn_out_sig_T_9 = eq(io_out_c_self_rec_rawIn_isZero_3, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
        node _io_out_c_self_rec_rawIn_out_sig_T_10 = mux(io_out_c_self_rec_rawIn_isZeroExpIn_3, io_out_c_self_rec_rawIn_subnormFract_3, io_out_c_self_rec_rawIn_fractIn_3) @[rawFloatFromFN.scala 72:42]
        node io_out_c_self_rec_rawIn_out_sig_hi_3 = cat(UInt<1>("h0"), _io_out_c_self_rec_rawIn_out_sig_T_9) @[Cat.scala 33:92]
        node _io_out_c_self_rec_rawIn_out_sig_T_11 = cat(io_out_c_self_rec_rawIn_out_sig_hi_3, _io_out_c_self_rec_rawIn_out_sig_T_10) @[Cat.scala 33:92]
        io_out_c_self_rec_rawIn_3.sig <= _io_out_c_self_rec_rawIn_out_sig_T_11 @[rawFloatFromFN.scala 71:17]
        node _io_out_c_self_rec_T_18 = bits(io_out_c_self_rec_rawIn_3.sExp, 8, 6) @[recFNFromFN.scala 48:53]
        node _io_out_c_self_rec_T_19 = mux(io_out_c_self_rec_rawIn_3.isZero, UInt<3>("h0"), _io_out_c_self_rec_T_18) @[recFNFromFN.scala 48:16]
        node _io_out_c_self_rec_T_20 = mux(io_out_c_self_rec_rawIn_3.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
        node _io_out_c_self_rec_T_21 = or(_io_out_c_self_rec_T_19, _io_out_c_self_rec_T_20) @[recFNFromFN.scala 48:79]
        node _io_out_c_self_rec_T_22 = bits(io_out_c_self_rec_rawIn_3.sExp, 5, 0) @[recFNFromFN.scala 50:23]
        node _io_out_c_self_rec_T_23 = bits(io_out_c_self_rec_rawIn_3.sig, 22, 0) @[recFNFromFN.scala 51:22]
        node io_out_c_self_rec_lo_3 = cat(_io_out_c_self_rec_T_22, _io_out_c_self_rec_T_23) @[Cat.scala 33:92]
        node io_out_c_self_rec_hi_3 = cat(io_out_c_self_rec_rawIn_3.sign, _io_out_c_self_rec_T_21) @[Cat.scala 33:92]
        node io_out_c_self_rec_3 = cat(io_out_c_self_rec_hi_3, io_out_c_self_rec_lo_3) @[Cat.scala 33:92]
        inst io_out_c_resizer_1 of RecFNToRecFN @[Arithmetic.scala 298:29]
        io_out_c_resizer_1.io.in <= io_out_c_self_rec_3 @[Arithmetic.scala 299:23]
        io_out_c_resizer_1.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 300:33]
        io_out_c_resizer_1.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 301:35]
        wire io_out_c_result_3 : { bits : UInt<32>} @[Arithmetic.scala 303:26]
        node io_out_c_result_bits_rawIn_exp_3 = bits(io_out_c_resizer_1.io.out, 31, 23) @[rawFloatFromRecFN.scala 50:21]
        node _io_out_c_result_bits_rawIn_isZero_T_3 = bits(io_out_c_result_bits_rawIn_exp_3, 8, 6) @[rawFloatFromRecFN.scala 51:29]
        node io_out_c_result_bits_rawIn_isZero_3 = eq(_io_out_c_result_bits_rawIn_isZero_T_3, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
        node _io_out_c_result_bits_rawIn_isSpecial_T_3 = bits(io_out_c_result_bits_rawIn_exp_3, 8, 7) @[rawFloatFromRecFN.scala 52:29]
        node io_out_c_result_bits_rawIn_isSpecial_3 = eq(_io_out_c_result_bits_rawIn_isSpecial_T_3, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
        wire io_out_c_result_bits_rawIn_3 : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
        io_out_c_result_bits_rawIn_3 is invalid @[rawFloatFromRecFN.scala 54:23]
        node _io_out_c_result_bits_rawIn_out_isNaN_T_6 = bits(io_out_c_result_bits_rawIn_exp_3, 6, 6) @[rawFloatFromRecFN.scala 55:41]
        node _io_out_c_result_bits_rawIn_out_isNaN_T_7 = and(io_out_c_result_bits_rawIn_isSpecial_3, _io_out_c_result_bits_rawIn_out_isNaN_T_6) @[rawFloatFromRecFN.scala 55:33]
        io_out_c_result_bits_rawIn_3.isNaN <= _io_out_c_result_bits_rawIn_out_isNaN_T_7 @[rawFloatFromRecFN.scala 55:20]
        node _io_out_c_result_bits_rawIn_out_isInf_T_9 = bits(io_out_c_result_bits_rawIn_exp_3, 6, 6) @[rawFloatFromRecFN.scala 56:41]
        node _io_out_c_result_bits_rawIn_out_isInf_T_10 = eq(_io_out_c_result_bits_rawIn_out_isInf_T_9, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
        node _io_out_c_result_bits_rawIn_out_isInf_T_11 = and(io_out_c_result_bits_rawIn_isSpecial_3, _io_out_c_result_bits_rawIn_out_isInf_T_10) @[rawFloatFromRecFN.scala 56:33]
        io_out_c_result_bits_rawIn_3.isInf <= _io_out_c_result_bits_rawIn_out_isInf_T_11 @[rawFloatFromRecFN.scala 56:20]
        io_out_c_result_bits_rawIn_3.isZero <= io_out_c_result_bits_rawIn_isZero_3 @[rawFloatFromRecFN.scala 57:20]
        node _io_out_c_result_bits_rawIn_out_sign_T_3 = bits(io_out_c_resizer_1.io.out, 32, 32) @[rawFloatFromRecFN.scala 58:25]
        io_out_c_result_bits_rawIn_3.sign <= _io_out_c_result_bits_rawIn_out_sign_T_3 @[rawFloatFromRecFN.scala 58:20]
        node _io_out_c_result_bits_rawIn_out_sExp_T_3 = cvt(io_out_c_result_bits_rawIn_exp_3) @[rawFloatFromRecFN.scala 59:27]
        io_out_c_result_bits_rawIn_3.sExp <= _io_out_c_result_bits_rawIn_out_sExp_T_3 @[rawFloatFromRecFN.scala 59:20]
        node _io_out_c_result_bits_rawIn_out_sig_T_9 = eq(io_out_c_result_bits_rawIn_isZero_3, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
        node _io_out_c_result_bits_rawIn_out_sig_T_10 = bits(io_out_c_resizer_1.io.out, 22, 0) @[rawFloatFromRecFN.scala 60:51]
        node io_out_c_result_bits_rawIn_out_sig_hi_3 = cat(UInt<1>("h0"), _io_out_c_result_bits_rawIn_out_sig_T_9) @[Cat.scala 33:92]
        node _io_out_c_result_bits_rawIn_out_sig_T_11 = cat(io_out_c_result_bits_rawIn_out_sig_hi_3, _io_out_c_result_bits_rawIn_out_sig_T_10) @[Cat.scala 33:92]
        io_out_c_result_bits_rawIn_3.sig <= _io_out_c_result_bits_rawIn_out_sig_T_11 @[rawFloatFromRecFN.scala 60:20]
        node io_out_c_result_bits_isSubnormal_3 = lt(io_out_c_result_bits_rawIn_3.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 50:39]
        node _io_out_c_result_bits_denormShiftDist_T_6 = bits(io_out_c_result_bits_rawIn_3.sExp, 4, 0) @[fNFromRecFN.scala 51:51]
        node _io_out_c_result_bits_denormShiftDist_T_7 = sub(UInt<1>("h1"), _io_out_c_result_bits_denormShiftDist_T_6) @[fNFromRecFN.scala 51:39]
        node io_out_c_result_bits_denormShiftDist_3 = tail(_io_out_c_result_bits_denormShiftDist_T_7, 1) @[fNFromRecFN.scala 51:39]
        node _io_out_c_result_bits_denormFract_T_6 = shr(io_out_c_result_bits_rawIn_3.sig, 1) @[fNFromRecFN.scala 52:38]
        node _io_out_c_result_bits_denormFract_T_7 = dshr(_io_out_c_result_bits_denormFract_T_6, io_out_c_result_bits_denormShiftDist_3) @[fNFromRecFN.scala 52:42]
        node io_out_c_result_bits_denormFract_3 = bits(_io_out_c_result_bits_denormFract_T_7, 22, 0) @[fNFromRecFN.scala 52:60]
        node _io_out_c_result_bits_expOut_T_21 = bits(io_out_c_result_bits_rawIn_3.sExp, 7, 0) @[fNFromRecFN.scala 57:27]
        node _io_out_c_result_bits_expOut_T_22 = sub(_io_out_c_result_bits_expOut_T_21, UInt<8>("h81")) @[fNFromRecFN.scala 57:45]
        node _io_out_c_result_bits_expOut_T_23 = tail(_io_out_c_result_bits_expOut_T_22, 1) @[fNFromRecFN.scala 57:45]
        node _io_out_c_result_bits_expOut_T_24 = mux(io_out_c_result_bits_isSubnormal_3, UInt<1>("h0"), _io_out_c_result_bits_expOut_T_23) @[fNFromRecFN.scala 55:16]
        node _io_out_c_result_bits_expOut_T_25 = or(io_out_c_result_bits_rawIn_3.isNaN, io_out_c_result_bits_rawIn_3.isInf) @[fNFromRecFN.scala 59:44]
        node _io_out_c_result_bits_expOut_T_26 = bits(_io_out_c_result_bits_expOut_T_25, 0, 0) @[Bitwise.scala 77:15]
        node _io_out_c_result_bits_expOut_T_27 = mux(_io_out_c_result_bits_expOut_T_26, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
        node io_out_c_result_bits_expOut_3 = or(_io_out_c_result_bits_expOut_T_24, _io_out_c_result_bits_expOut_T_27) @[fNFromRecFN.scala 59:15]
        node _io_out_c_result_bits_fractOut_T_6 = bits(io_out_c_result_bits_rawIn_3.sig, 22, 0) @[fNFromRecFN.scala 63:52]
        node _io_out_c_result_bits_fractOut_T_7 = mux(io_out_c_result_bits_rawIn_3.isInf, UInt<1>("h0"), _io_out_c_result_bits_fractOut_T_6) @[fNFromRecFN.scala 63:20]
        node io_out_c_result_bits_fractOut_3 = mux(io_out_c_result_bits_isSubnormal_3, io_out_c_result_bits_denormFract_3, _io_out_c_result_bits_fractOut_T_7) @[fNFromRecFN.scala 61:16]
        node io_out_c_result_bits_hi_3 = cat(io_out_c_result_bits_rawIn_3.sign, io_out_c_result_bits_expOut_3) @[Cat.scala 33:92]
        node _io_out_c_result_bits_T_3 = cat(io_out_c_result_bits_hi_3, io_out_c_result_bits_fractOut_3) @[Cat.scala 33:92]
        io_out_c_result_3.bits <= _io_out_c_result_bits_T_3 @[Arithmetic.scala 304:21]
        io.out_c <= io_out_c_result_3 @[PE.scala 88:16]
        io.out_b <= io.in_b @[PE.scala 89:16]
        wire _c1_WIRE : { bits : UInt<32>} @[PE.scala 90:33]
        wire _c1_WIRE_1 : UInt<32> @[PE.scala 90:33]
        _c1_WIRE_1 <= io.in_b.bits @[PE.scala 90:33]
        node _c1_T = bits(_c1_WIRE_1, 31, 0) @[PE.scala 90:33]
        _c1_WIRE.bits <= _c1_T @[PE.scala 90:33]
        node c1_m1_rec_rawIn_sign = bits(io.in_a.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
        node c1_m1_rec_rawIn_expIn = bits(io.in_a.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
        node c1_m1_rec_rawIn_fractIn = bits(io.in_a.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
        node c1_m1_rec_rawIn_isZeroExpIn = eq(c1_m1_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
        node c1_m1_rec_rawIn_isZeroFractIn = eq(c1_m1_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
        node _c1_m1_rec_rawIn_normDist_T = bits(c1_m1_rec_rawIn_fractIn, 0, 0) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_1 = bits(c1_m1_rec_rawIn_fractIn, 1, 1) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_2 = bits(c1_m1_rec_rawIn_fractIn, 2, 2) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_3 = bits(c1_m1_rec_rawIn_fractIn, 3, 3) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_4 = bits(c1_m1_rec_rawIn_fractIn, 4, 4) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_5 = bits(c1_m1_rec_rawIn_fractIn, 5, 5) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_6 = bits(c1_m1_rec_rawIn_fractIn, 6, 6) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_7 = bits(c1_m1_rec_rawIn_fractIn, 7, 7) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_8 = bits(c1_m1_rec_rawIn_fractIn, 8, 8) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_9 = bits(c1_m1_rec_rawIn_fractIn, 9, 9) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_10 = bits(c1_m1_rec_rawIn_fractIn, 10, 10) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_11 = bits(c1_m1_rec_rawIn_fractIn, 11, 11) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_12 = bits(c1_m1_rec_rawIn_fractIn, 12, 12) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_13 = bits(c1_m1_rec_rawIn_fractIn, 13, 13) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_14 = bits(c1_m1_rec_rawIn_fractIn, 14, 14) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_15 = bits(c1_m1_rec_rawIn_fractIn, 15, 15) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_16 = bits(c1_m1_rec_rawIn_fractIn, 16, 16) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_17 = bits(c1_m1_rec_rawIn_fractIn, 17, 17) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_18 = bits(c1_m1_rec_rawIn_fractIn, 18, 18) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_19 = bits(c1_m1_rec_rawIn_fractIn, 19, 19) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_20 = bits(c1_m1_rec_rawIn_fractIn, 20, 20) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_21 = bits(c1_m1_rec_rawIn_fractIn, 21, 21) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_22 = bits(c1_m1_rec_rawIn_fractIn, 22, 22) @[primitives.scala 92:52]
        node _c1_m1_rec_rawIn_normDist_T_23 = mux(_c1_m1_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_24 = mux(_c1_m1_rec_rawIn_normDist_T_2, UInt<5>("h14"), _c1_m1_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_25 = mux(_c1_m1_rec_rawIn_normDist_T_3, UInt<5>("h13"), _c1_m1_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_26 = mux(_c1_m1_rec_rawIn_normDist_T_4, UInt<5>("h12"), _c1_m1_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_27 = mux(_c1_m1_rec_rawIn_normDist_T_5, UInt<5>("h11"), _c1_m1_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_28 = mux(_c1_m1_rec_rawIn_normDist_T_6, UInt<5>("h10"), _c1_m1_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_29 = mux(_c1_m1_rec_rawIn_normDist_T_7, UInt<4>("hf"), _c1_m1_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_30 = mux(_c1_m1_rec_rawIn_normDist_T_8, UInt<4>("he"), _c1_m1_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_31 = mux(_c1_m1_rec_rawIn_normDist_T_9, UInt<4>("hd"), _c1_m1_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_32 = mux(_c1_m1_rec_rawIn_normDist_T_10, UInt<4>("hc"), _c1_m1_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_33 = mux(_c1_m1_rec_rawIn_normDist_T_11, UInt<4>("hb"), _c1_m1_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_34 = mux(_c1_m1_rec_rawIn_normDist_T_12, UInt<4>("ha"), _c1_m1_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_35 = mux(_c1_m1_rec_rawIn_normDist_T_13, UInt<4>("h9"), _c1_m1_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_36 = mux(_c1_m1_rec_rawIn_normDist_T_14, UInt<4>("h8"), _c1_m1_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_37 = mux(_c1_m1_rec_rawIn_normDist_T_15, UInt<3>("h7"), _c1_m1_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_38 = mux(_c1_m1_rec_rawIn_normDist_T_16, UInt<3>("h6"), _c1_m1_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_39 = mux(_c1_m1_rec_rawIn_normDist_T_17, UInt<3>("h5"), _c1_m1_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_40 = mux(_c1_m1_rec_rawIn_normDist_T_18, UInt<3>("h4"), _c1_m1_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_41 = mux(_c1_m1_rec_rawIn_normDist_T_19, UInt<2>("h3"), _c1_m1_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_42 = mux(_c1_m1_rec_rawIn_normDist_T_20, UInt<2>("h2"), _c1_m1_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_normDist_T_43 = mux(_c1_m1_rec_rawIn_normDist_T_21, UInt<1>("h1"), _c1_m1_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
        node c1_m1_rec_rawIn_normDist = mux(_c1_m1_rec_rawIn_normDist_T_22, UInt<1>("h0"), _c1_m1_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
        node _c1_m1_rec_rawIn_subnormFract_T = dshl(c1_m1_rec_rawIn_fractIn, c1_m1_rec_rawIn_normDist) @[rawFloatFromFN.scala 54:36]
        node _c1_m1_rec_rawIn_subnormFract_T_1 = bits(_c1_m1_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 54:47]
        node c1_m1_rec_rawIn_subnormFract = shl(_c1_m1_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 54:64]
        node _c1_m1_rec_rawIn_adjustedExp_T = xor(c1_m1_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
        node _c1_m1_rec_rawIn_adjustedExp_T_1 = mux(c1_m1_rec_rawIn_isZeroExpIn, _c1_m1_rec_rawIn_adjustedExp_T, c1_m1_rec_rawIn_expIn) @[rawFloatFromFN.scala 56:16]
        node _c1_m1_rec_rawIn_adjustedExp_T_2 = mux(c1_m1_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
        node _c1_m1_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _c1_m1_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 60:22]
        node _c1_m1_rec_rawIn_adjustedExp_T_4 = add(_c1_m1_rec_rawIn_adjustedExp_T_1, _c1_m1_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 59:15]
        node c1_m1_rec_rawIn_adjustedExp = tail(_c1_m1_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 59:15]
        node c1_m1_rec_rawIn_isZero = and(c1_m1_rec_rawIn_isZeroExpIn, c1_m1_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 62:34]
        node _c1_m1_rec_rawIn_isSpecial_T = bits(c1_m1_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 63:37]
        node c1_m1_rec_rawIn_isSpecial = eq(_c1_m1_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
        wire c1_m1_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
        c1_m1_rec_rawIn is invalid @[rawFloatFromFN.scala 65:23]
        node _c1_m1_rec_rawIn_out_isNaN_T = eq(c1_m1_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
        node _c1_m1_rec_rawIn_out_isNaN_T_1 = and(c1_m1_rec_rawIn_isSpecial, _c1_m1_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 66:33]
        c1_m1_rec_rawIn.isNaN <= _c1_m1_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 66:20]
        node _c1_m1_rec_rawIn_out_isInf_T = and(c1_m1_rec_rawIn_isSpecial, c1_m1_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 67:33]
        c1_m1_rec_rawIn.isInf <= _c1_m1_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 67:20]
        c1_m1_rec_rawIn.isZero <= c1_m1_rec_rawIn_isZero @[rawFloatFromFN.scala 68:20]
        c1_m1_rec_rawIn.sign <= c1_m1_rec_rawIn_sign @[rawFloatFromFN.scala 69:20]
        node _c1_m1_rec_rawIn_out_sExp_T = bits(c1_m1_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 70:34]
        node _c1_m1_rec_rawIn_out_sExp_T_1 = cvt(_c1_m1_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 70:48]
        c1_m1_rec_rawIn.sExp <= _c1_m1_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 70:20]
        node _c1_m1_rec_rawIn_out_sig_T = eq(c1_m1_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
        node _c1_m1_rec_rawIn_out_sig_T_1 = mux(c1_m1_rec_rawIn_isZeroExpIn, c1_m1_rec_rawIn_subnormFract, c1_m1_rec_rawIn_fractIn) @[rawFloatFromFN.scala 72:42]
        node c1_m1_rec_rawIn_out_sig_hi = cat(UInt<1>("h0"), _c1_m1_rec_rawIn_out_sig_T) @[Cat.scala 33:92]
        node _c1_m1_rec_rawIn_out_sig_T_2 = cat(c1_m1_rec_rawIn_out_sig_hi, _c1_m1_rec_rawIn_out_sig_T_1) @[Cat.scala 33:92]
        c1_m1_rec_rawIn.sig <= _c1_m1_rec_rawIn_out_sig_T_2 @[rawFloatFromFN.scala 71:17]
        node _c1_m1_rec_T = bits(c1_m1_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:53]
        node _c1_m1_rec_T_1 = mux(c1_m1_rec_rawIn.isZero, UInt<3>("h0"), _c1_m1_rec_T) @[recFNFromFN.scala 48:16]
        node _c1_m1_rec_T_2 = mux(c1_m1_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
        node _c1_m1_rec_T_3 = or(_c1_m1_rec_T_1, _c1_m1_rec_T_2) @[recFNFromFN.scala 48:79]
        node _c1_m1_rec_T_4 = bits(c1_m1_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
        node _c1_m1_rec_T_5 = bits(c1_m1_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
        node c1_m1_rec_lo = cat(_c1_m1_rec_T_4, _c1_m1_rec_T_5) @[Cat.scala 33:92]
        node c1_m1_rec_hi = cat(c1_m1_rec_rawIn.sign, _c1_m1_rec_T_3) @[Cat.scala 33:92]
        node c1_m1_rec = cat(c1_m1_rec_hi, c1_m1_rec_lo) @[Cat.scala 33:92]
        node c1_m2_rec_rawIn_sign = bits(_c1_WIRE.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
        node c1_m2_rec_rawIn_expIn = bits(_c1_WIRE.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
        node c1_m2_rec_rawIn_fractIn = bits(_c1_WIRE.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
        node c1_m2_rec_rawIn_isZeroExpIn = eq(c1_m2_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
        node c1_m2_rec_rawIn_isZeroFractIn = eq(c1_m2_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
        node _c1_m2_rec_rawIn_normDist_T = bits(c1_m2_rec_rawIn_fractIn, 0, 0) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_1 = bits(c1_m2_rec_rawIn_fractIn, 1, 1) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_2 = bits(c1_m2_rec_rawIn_fractIn, 2, 2) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_3 = bits(c1_m2_rec_rawIn_fractIn, 3, 3) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_4 = bits(c1_m2_rec_rawIn_fractIn, 4, 4) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_5 = bits(c1_m2_rec_rawIn_fractIn, 5, 5) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_6 = bits(c1_m2_rec_rawIn_fractIn, 6, 6) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_7 = bits(c1_m2_rec_rawIn_fractIn, 7, 7) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_8 = bits(c1_m2_rec_rawIn_fractIn, 8, 8) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_9 = bits(c1_m2_rec_rawIn_fractIn, 9, 9) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_10 = bits(c1_m2_rec_rawIn_fractIn, 10, 10) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_11 = bits(c1_m2_rec_rawIn_fractIn, 11, 11) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_12 = bits(c1_m2_rec_rawIn_fractIn, 12, 12) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_13 = bits(c1_m2_rec_rawIn_fractIn, 13, 13) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_14 = bits(c1_m2_rec_rawIn_fractIn, 14, 14) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_15 = bits(c1_m2_rec_rawIn_fractIn, 15, 15) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_16 = bits(c1_m2_rec_rawIn_fractIn, 16, 16) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_17 = bits(c1_m2_rec_rawIn_fractIn, 17, 17) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_18 = bits(c1_m2_rec_rawIn_fractIn, 18, 18) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_19 = bits(c1_m2_rec_rawIn_fractIn, 19, 19) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_20 = bits(c1_m2_rec_rawIn_fractIn, 20, 20) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_21 = bits(c1_m2_rec_rawIn_fractIn, 21, 21) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_22 = bits(c1_m2_rec_rawIn_fractIn, 22, 22) @[primitives.scala 92:52]
        node _c1_m2_rec_rawIn_normDist_T_23 = mux(_c1_m2_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_24 = mux(_c1_m2_rec_rawIn_normDist_T_2, UInt<5>("h14"), _c1_m2_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_25 = mux(_c1_m2_rec_rawIn_normDist_T_3, UInt<5>("h13"), _c1_m2_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_26 = mux(_c1_m2_rec_rawIn_normDist_T_4, UInt<5>("h12"), _c1_m2_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_27 = mux(_c1_m2_rec_rawIn_normDist_T_5, UInt<5>("h11"), _c1_m2_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_28 = mux(_c1_m2_rec_rawIn_normDist_T_6, UInt<5>("h10"), _c1_m2_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_29 = mux(_c1_m2_rec_rawIn_normDist_T_7, UInt<4>("hf"), _c1_m2_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_30 = mux(_c1_m2_rec_rawIn_normDist_T_8, UInt<4>("he"), _c1_m2_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_31 = mux(_c1_m2_rec_rawIn_normDist_T_9, UInt<4>("hd"), _c1_m2_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_32 = mux(_c1_m2_rec_rawIn_normDist_T_10, UInt<4>("hc"), _c1_m2_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_33 = mux(_c1_m2_rec_rawIn_normDist_T_11, UInt<4>("hb"), _c1_m2_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_34 = mux(_c1_m2_rec_rawIn_normDist_T_12, UInt<4>("ha"), _c1_m2_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_35 = mux(_c1_m2_rec_rawIn_normDist_T_13, UInt<4>("h9"), _c1_m2_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_36 = mux(_c1_m2_rec_rawIn_normDist_T_14, UInt<4>("h8"), _c1_m2_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_37 = mux(_c1_m2_rec_rawIn_normDist_T_15, UInt<3>("h7"), _c1_m2_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_38 = mux(_c1_m2_rec_rawIn_normDist_T_16, UInt<3>("h6"), _c1_m2_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_39 = mux(_c1_m2_rec_rawIn_normDist_T_17, UInt<3>("h5"), _c1_m2_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_40 = mux(_c1_m2_rec_rawIn_normDist_T_18, UInt<3>("h4"), _c1_m2_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_41 = mux(_c1_m2_rec_rawIn_normDist_T_19, UInt<2>("h3"), _c1_m2_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_42 = mux(_c1_m2_rec_rawIn_normDist_T_20, UInt<2>("h2"), _c1_m2_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_normDist_T_43 = mux(_c1_m2_rec_rawIn_normDist_T_21, UInt<1>("h1"), _c1_m2_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
        node c1_m2_rec_rawIn_normDist = mux(_c1_m2_rec_rawIn_normDist_T_22, UInt<1>("h0"), _c1_m2_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
        node _c1_m2_rec_rawIn_subnormFract_T = dshl(c1_m2_rec_rawIn_fractIn, c1_m2_rec_rawIn_normDist) @[rawFloatFromFN.scala 54:36]
        node _c1_m2_rec_rawIn_subnormFract_T_1 = bits(_c1_m2_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 54:47]
        node c1_m2_rec_rawIn_subnormFract = shl(_c1_m2_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 54:64]
        node _c1_m2_rec_rawIn_adjustedExp_T = xor(c1_m2_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
        node _c1_m2_rec_rawIn_adjustedExp_T_1 = mux(c1_m2_rec_rawIn_isZeroExpIn, _c1_m2_rec_rawIn_adjustedExp_T, c1_m2_rec_rawIn_expIn) @[rawFloatFromFN.scala 56:16]
        node _c1_m2_rec_rawIn_adjustedExp_T_2 = mux(c1_m2_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
        node _c1_m2_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _c1_m2_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 60:22]
        node _c1_m2_rec_rawIn_adjustedExp_T_4 = add(_c1_m2_rec_rawIn_adjustedExp_T_1, _c1_m2_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 59:15]
        node c1_m2_rec_rawIn_adjustedExp = tail(_c1_m2_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 59:15]
        node c1_m2_rec_rawIn_isZero = and(c1_m2_rec_rawIn_isZeroExpIn, c1_m2_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 62:34]
        node _c1_m2_rec_rawIn_isSpecial_T = bits(c1_m2_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 63:37]
        node c1_m2_rec_rawIn_isSpecial = eq(_c1_m2_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
        wire c1_m2_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
        c1_m2_rec_rawIn is invalid @[rawFloatFromFN.scala 65:23]
        node _c1_m2_rec_rawIn_out_isNaN_T = eq(c1_m2_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
        node _c1_m2_rec_rawIn_out_isNaN_T_1 = and(c1_m2_rec_rawIn_isSpecial, _c1_m2_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 66:33]
        c1_m2_rec_rawIn.isNaN <= _c1_m2_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 66:20]
        node _c1_m2_rec_rawIn_out_isInf_T = and(c1_m2_rec_rawIn_isSpecial, c1_m2_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 67:33]
        c1_m2_rec_rawIn.isInf <= _c1_m2_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 67:20]
        c1_m2_rec_rawIn.isZero <= c1_m2_rec_rawIn_isZero @[rawFloatFromFN.scala 68:20]
        c1_m2_rec_rawIn.sign <= c1_m2_rec_rawIn_sign @[rawFloatFromFN.scala 69:20]
        node _c1_m2_rec_rawIn_out_sExp_T = bits(c1_m2_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 70:34]
        node _c1_m2_rec_rawIn_out_sExp_T_1 = cvt(_c1_m2_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 70:48]
        c1_m2_rec_rawIn.sExp <= _c1_m2_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 70:20]
        node _c1_m2_rec_rawIn_out_sig_T = eq(c1_m2_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
        node _c1_m2_rec_rawIn_out_sig_T_1 = mux(c1_m2_rec_rawIn_isZeroExpIn, c1_m2_rec_rawIn_subnormFract, c1_m2_rec_rawIn_fractIn) @[rawFloatFromFN.scala 72:42]
        node c1_m2_rec_rawIn_out_sig_hi = cat(UInt<1>("h0"), _c1_m2_rec_rawIn_out_sig_T) @[Cat.scala 33:92]
        node _c1_m2_rec_rawIn_out_sig_T_2 = cat(c1_m2_rec_rawIn_out_sig_hi, _c1_m2_rec_rawIn_out_sig_T_1) @[Cat.scala 33:92]
        c1_m2_rec_rawIn.sig <= _c1_m2_rec_rawIn_out_sig_T_2 @[rawFloatFromFN.scala 71:17]
        node _c1_m2_rec_T = bits(c1_m2_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:53]
        node _c1_m2_rec_T_1 = mux(c1_m2_rec_rawIn.isZero, UInt<3>("h0"), _c1_m2_rec_T) @[recFNFromFN.scala 48:16]
        node _c1_m2_rec_T_2 = mux(c1_m2_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
        node _c1_m2_rec_T_3 = or(_c1_m2_rec_T_1, _c1_m2_rec_T_2) @[recFNFromFN.scala 48:79]
        node _c1_m2_rec_T_4 = bits(c1_m2_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
        node _c1_m2_rec_T_5 = bits(c1_m2_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
        node c1_m2_rec_lo = cat(_c1_m2_rec_T_4, _c1_m2_rec_T_5) @[Cat.scala 33:92]
        node c1_m2_rec_hi = cat(c1_m2_rec_rawIn.sign, _c1_m2_rec_T_3) @[Cat.scala 33:92]
        node c1_m2_rec = cat(c1_m2_rec_hi, c1_m2_rec_lo) @[Cat.scala 33:92]
        node c1_self_rec_rawIn_sign_1 = bits(c1.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
        node c1_self_rec_rawIn_expIn_1 = bits(c1.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
        node c1_self_rec_rawIn_fractIn_1 = bits(c1.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
        node c1_self_rec_rawIn_isZeroExpIn_1 = eq(c1_self_rec_rawIn_expIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
        node c1_self_rec_rawIn_isZeroFractIn_1 = eq(c1_self_rec_rawIn_fractIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
        node _c1_self_rec_rawIn_normDist_T_44 = bits(c1_self_rec_rawIn_fractIn_1, 0, 0) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_45 = bits(c1_self_rec_rawIn_fractIn_1, 1, 1) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_46 = bits(c1_self_rec_rawIn_fractIn_1, 2, 2) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_47 = bits(c1_self_rec_rawIn_fractIn_1, 3, 3) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_48 = bits(c1_self_rec_rawIn_fractIn_1, 4, 4) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_49 = bits(c1_self_rec_rawIn_fractIn_1, 5, 5) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_50 = bits(c1_self_rec_rawIn_fractIn_1, 6, 6) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_51 = bits(c1_self_rec_rawIn_fractIn_1, 7, 7) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_52 = bits(c1_self_rec_rawIn_fractIn_1, 8, 8) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_53 = bits(c1_self_rec_rawIn_fractIn_1, 9, 9) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_54 = bits(c1_self_rec_rawIn_fractIn_1, 10, 10) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_55 = bits(c1_self_rec_rawIn_fractIn_1, 11, 11) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_56 = bits(c1_self_rec_rawIn_fractIn_1, 12, 12) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_57 = bits(c1_self_rec_rawIn_fractIn_1, 13, 13) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_58 = bits(c1_self_rec_rawIn_fractIn_1, 14, 14) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_59 = bits(c1_self_rec_rawIn_fractIn_1, 15, 15) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_60 = bits(c1_self_rec_rawIn_fractIn_1, 16, 16) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_61 = bits(c1_self_rec_rawIn_fractIn_1, 17, 17) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_62 = bits(c1_self_rec_rawIn_fractIn_1, 18, 18) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_63 = bits(c1_self_rec_rawIn_fractIn_1, 19, 19) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_64 = bits(c1_self_rec_rawIn_fractIn_1, 20, 20) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_65 = bits(c1_self_rec_rawIn_fractIn_1, 21, 21) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_66 = bits(c1_self_rec_rawIn_fractIn_1, 22, 22) @[primitives.scala 92:52]
        node _c1_self_rec_rawIn_normDist_T_67 = mux(_c1_self_rec_rawIn_normDist_T_45, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_68 = mux(_c1_self_rec_rawIn_normDist_T_46, UInt<5>("h14"), _c1_self_rec_rawIn_normDist_T_67) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_69 = mux(_c1_self_rec_rawIn_normDist_T_47, UInt<5>("h13"), _c1_self_rec_rawIn_normDist_T_68) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_70 = mux(_c1_self_rec_rawIn_normDist_T_48, UInt<5>("h12"), _c1_self_rec_rawIn_normDist_T_69) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_71 = mux(_c1_self_rec_rawIn_normDist_T_49, UInt<5>("h11"), _c1_self_rec_rawIn_normDist_T_70) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_72 = mux(_c1_self_rec_rawIn_normDist_T_50, UInt<5>("h10"), _c1_self_rec_rawIn_normDist_T_71) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_73 = mux(_c1_self_rec_rawIn_normDist_T_51, UInt<4>("hf"), _c1_self_rec_rawIn_normDist_T_72) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_74 = mux(_c1_self_rec_rawIn_normDist_T_52, UInt<4>("he"), _c1_self_rec_rawIn_normDist_T_73) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_75 = mux(_c1_self_rec_rawIn_normDist_T_53, UInt<4>("hd"), _c1_self_rec_rawIn_normDist_T_74) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_76 = mux(_c1_self_rec_rawIn_normDist_T_54, UInt<4>("hc"), _c1_self_rec_rawIn_normDist_T_75) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_77 = mux(_c1_self_rec_rawIn_normDist_T_55, UInt<4>("hb"), _c1_self_rec_rawIn_normDist_T_76) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_78 = mux(_c1_self_rec_rawIn_normDist_T_56, UInt<4>("ha"), _c1_self_rec_rawIn_normDist_T_77) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_79 = mux(_c1_self_rec_rawIn_normDist_T_57, UInt<4>("h9"), _c1_self_rec_rawIn_normDist_T_78) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_80 = mux(_c1_self_rec_rawIn_normDist_T_58, UInt<4>("h8"), _c1_self_rec_rawIn_normDist_T_79) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_81 = mux(_c1_self_rec_rawIn_normDist_T_59, UInt<3>("h7"), _c1_self_rec_rawIn_normDist_T_80) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_82 = mux(_c1_self_rec_rawIn_normDist_T_60, UInt<3>("h6"), _c1_self_rec_rawIn_normDist_T_81) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_83 = mux(_c1_self_rec_rawIn_normDist_T_61, UInt<3>("h5"), _c1_self_rec_rawIn_normDist_T_82) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_84 = mux(_c1_self_rec_rawIn_normDist_T_62, UInt<3>("h4"), _c1_self_rec_rawIn_normDist_T_83) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_85 = mux(_c1_self_rec_rawIn_normDist_T_63, UInt<2>("h3"), _c1_self_rec_rawIn_normDist_T_84) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_86 = mux(_c1_self_rec_rawIn_normDist_T_64, UInt<2>("h2"), _c1_self_rec_rawIn_normDist_T_85) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_normDist_T_87 = mux(_c1_self_rec_rawIn_normDist_T_65, UInt<1>("h1"), _c1_self_rec_rawIn_normDist_T_86) @[Mux.scala 47:70]
        node c1_self_rec_rawIn_normDist_1 = mux(_c1_self_rec_rawIn_normDist_T_66, UInt<1>("h0"), _c1_self_rec_rawIn_normDist_T_87) @[Mux.scala 47:70]
        node _c1_self_rec_rawIn_subnormFract_T_2 = dshl(c1_self_rec_rawIn_fractIn_1, c1_self_rec_rawIn_normDist_1) @[rawFloatFromFN.scala 54:36]
        node _c1_self_rec_rawIn_subnormFract_T_3 = bits(_c1_self_rec_rawIn_subnormFract_T_2, 21, 0) @[rawFloatFromFN.scala 54:47]
        node c1_self_rec_rawIn_subnormFract_1 = shl(_c1_self_rec_rawIn_subnormFract_T_3, 1) @[rawFloatFromFN.scala 54:64]
        node _c1_self_rec_rawIn_adjustedExp_T_5 = xor(c1_self_rec_rawIn_normDist_1, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
        node _c1_self_rec_rawIn_adjustedExp_T_6 = mux(c1_self_rec_rawIn_isZeroExpIn_1, _c1_self_rec_rawIn_adjustedExp_T_5, c1_self_rec_rawIn_expIn_1) @[rawFloatFromFN.scala 56:16]
        node _c1_self_rec_rawIn_adjustedExp_T_7 = mux(c1_self_rec_rawIn_isZeroExpIn_1, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
        node _c1_self_rec_rawIn_adjustedExp_T_8 = or(UInt<8>("h80"), _c1_self_rec_rawIn_adjustedExp_T_7) @[rawFloatFromFN.scala 60:22]
        node _c1_self_rec_rawIn_adjustedExp_T_9 = add(_c1_self_rec_rawIn_adjustedExp_T_6, _c1_self_rec_rawIn_adjustedExp_T_8) @[rawFloatFromFN.scala 59:15]
        node c1_self_rec_rawIn_adjustedExp_1 = tail(_c1_self_rec_rawIn_adjustedExp_T_9, 1) @[rawFloatFromFN.scala 59:15]
        node c1_self_rec_rawIn_isZero_1 = and(c1_self_rec_rawIn_isZeroExpIn_1, c1_self_rec_rawIn_isZeroFractIn_1) @[rawFloatFromFN.scala 62:34]
        node _c1_self_rec_rawIn_isSpecial_T_1 = bits(c1_self_rec_rawIn_adjustedExp_1, 8, 7) @[rawFloatFromFN.scala 63:37]
        node c1_self_rec_rawIn_isSpecial_1 = eq(_c1_self_rec_rawIn_isSpecial_T_1, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
        wire c1_self_rec_rawIn_1 : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
        c1_self_rec_rawIn_1 is invalid @[rawFloatFromFN.scala 65:23]
        node _c1_self_rec_rawIn_out_isNaN_T_2 = eq(c1_self_rec_rawIn_isZeroFractIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
        node _c1_self_rec_rawIn_out_isNaN_T_3 = and(c1_self_rec_rawIn_isSpecial_1, _c1_self_rec_rawIn_out_isNaN_T_2) @[rawFloatFromFN.scala 66:33]
        c1_self_rec_rawIn_1.isNaN <= _c1_self_rec_rawIn_out_isNaN_T_3 @[rawFloatFromFN.scala 66:20]
        node _c1_self_rec_rawIn_out_isInf_T_1 = and(c1_self_rec_rawIn_isSpecial_1, c1_self_rec_rawIn_isZeroFractIn_1) @[rawFloatFromFN.scala 67:33]
        c1_self_rec_rawIn_1.isInf <= _c1_self_rec_rawIn_out_isInf_T_1 @[rawFloatFromFN.scala 67:20]
        c1_self_rec_rawIn_1.isZero <= c1_self_rec_rawIn_isZero_1 @[rawFloatFromFN.scala 68:20]
        c1_self_rec_rawIn_1.sign <= c1_self_rec_rawIn_sign_1 @[rawFloatFromFN.scala 69:20]
        node _c1_self_rec_rawIn_out_sExp_T_2 = bits(c1_self_rec_rawIn_adjustedExp_1, 8, 0) @[rawFloatFromFN.scala 70:34]
        node _c1_self_rec_rawIn_out_sExp_T_3 = cvt(_c1_self_rec_rawIn_out_sExp_T_2) @[rawFloatFromFN.scala 70:48]
        c1_self_rec_rawIn_1.sExp <= _c1_self_rec_rawIn_out_sExp_T_3 @[rawFloatFromFN.scala 70:20]
        node _c1_self_rec_rawIn_out_sig_T_3 = eq(c1_self_rec_rawIn_isZero_1, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
        node _c1_self_rec_rawIn_out_sig_T_4 = mux(c1_self_rec_rawIn_isZeroExpIn_1, c1_self_rec_rawIn_subnormFract_1, c1_self_rec_rawIn_fractIn_1) @[rawFloatFromFN.scala 72:42]
        node c1_self_rec_rawIn_out_sig_hi_1 = cat(UInt<1>("h0"), _c1_self_rec_rawIn_out_sig_T_3) @[Cat.scala 33:92]
        node _c1_self_rec_rawIn_out_sig_T_5 = cat(c1_self_rec_rawIn_out_sig_hi_1, _c1_self_rec_rawIn_out_sig_T_4) @[Cat.scala 33:92]
        c1_self_rec_rawIn_1.sig <= _c1_self_rec_rawIn_out_sig_T_5 @[rawFloatFromFN.scala 71:17]
        node _c1_self_rec_T_6 = bits(c1_self_rec_rawIn_1.sExp, 8, 6) @[recFNFromFN.scala 48:53]
        node _c1_self_rec_T_7 = mux(c1_self_rec_rawIn_1.isZero, UInt<3>("h0"), _c1_self_rec_T_6) @[recFNFromFN.scala 48:16]
        node _c1_self_rec_T_8 = mux(c1_self_rec_rawIn_1.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
        node _c1_self_rec_T_9 = or(_c1_self_rec_T_7, _c1_self_rec_T_8) @[recFNFromFN.scala 48:79]
        node _c1_self_rec_T_10 = bits(c1_self_rec_rawIn_1.sExp, 5, 0) @[recFNFromFN.scala 50:23]
        node _c1_self_rec_T_11 = bits(c1_self_rec_rawIn_1.sig, 22, 0) @[recFNFromFN.scala 51:22]
        node c1_self_rec_lo_1 = cat(_c1_self_rec_T_10, _c1_self_rec_T_11) @[Cat.scala 33:92]
        node c1_self_rec_hi_1 = cat(c1_self_rec_rawIn_1.sign, _c1_self_rec_T_9) @[Cat.scala 33:92]
        node c1_self_rec_1 = cat(c1_self_rec_hi_1, c1_self_rec_lo_1) @[Cat.scala 33:92]
        inst c1_m1_resizer of RecFNToRecFN @[Arithmetic.scala 164:32]
        c1_m1_resizer.io.in <= c1_m1_rec @[Arithmetic.scala 165:26]
        c1_m1_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 166:36]
        c1_m1_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 167:38]
        inst c1_m2_resizer of RecFNToRecFN @[Arithmetic.scala 171:32]
        c1_m2_resizer.io.in <= c1_m2_rec @[Arithmetic.scala 172:26]
        c1_m2_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 173:36]
        c1_m2_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 174:38]
        inst c1_muladder of MulAddRecFN @[Arithmetic.scala 178:30]
        c1_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 180:24]
        c1_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 181:34]
        c1_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 182:36]
        c1_muladder.io.a <= c1_m1_resizer.io.out @[Arithmetic.scala 184:23]
        c1_muladder.io.b <= c1_m2_resizer.io.out @[Arithmetic.scala 185:23]
        c1_muladder.io.c <= c1_self_rec_1 @[Arithmetic.scala 186:23]
        wire c1_out : { bits : UInt<32>} @[Arithmetic.scala 189:23]
        node c1_out_bits_rawIn_exp = bits(c1_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 50:21]
        node _c1_out_bits_rawIn_isZero_T = bits(c1_out_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 51:29]
        node c1_out_bits_rawIn_isZero = eq(_c1_out_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
        node _c1_out_bits_rawIn_isSpecial_T = bits(c1_out_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 52:29]
        node c1_out_bits_rawIn_isSpecial = eq(_c1_out_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
        wire c1_out_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
        c1_out_bits_rawIn is invalid @[rawFloatFromRecFN.scala 54:23]
        node _c1_out_bits_rawIn_out_isNaN_T = bits(c1_out_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 55:41]
        node _c1_out_bits_rawIn_out_isNaN_T_1 = and(c1_out_bits_rawIn_isSpecial, _c1_out_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 55:33]
        c1_out_bits_rawIn.isNaN <= _c1_out_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 55:20]
        node _c1_out_bits_rawIn_out_isInf_T = bits(c1_out_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
        node _c1_out_bits_rawIn_out_isInf_T_1 = eq(_c1_out_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
        node _c1_out_bits_rawIn_out_isInf_T_2 = and(c1_out_bits_rawIn_isSpecial, _c1_out_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 56:33]
        c1_out_bits_rawIn.isInf <= _c1_out_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 56:20]
        c1_out_bits_rawIn.isZero <= c1_out_bits_rawIn_isZero @[rawFloatFromRecFN.scala 57:20]
        node _c1_out_bits_rawIn_out_sign_T = bits(c1_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 58:25]
        c1_out_bits_rawIn.sign <= _c1_out_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 58:20]
        node _c1_out_bits_rawIn_out_sExp_T = cvt(c1_out_bits_rawIn_exp) @[rawFloatFromRecFN.scala 59:27]
        c1_out_bits_rawIn.sExp <= _c1_out_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 59:20]
        node _c1_out_bits_rawIn_out_sig_T = eq(c1_out_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
        node _c1_out_bits_rawIn_out_sig_T_1 = bits(c1_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 60:51]
        node c1_out_bits_rawIn_out_sig_hi = cat(UInt<1>("h0"), _c1_out_bits_rawIn_out_sig_T) @[Cat.scala 33:92]
        node _c1_out_bits_rawIn_out_sig_T_2 = cat(c1_out_bits_rawIn_out_sig_hi, _c1_out_bits_rawIn_out_sig_T_1) @[Cat.scala 33:92]
        c1_out_bits_rawIn.sig <= _c1_out_bits_rawIn_out_sig_T_2 @[rawFloatFromRecFN.scala 60:20]
        node c1_out_bits_isSubnormal = lt(c1_out_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 50:39]
        node _c1_out_bits_denormShiftDist_T = bits(c1_out_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 51:51]
        node _c1_out_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _c1_out_bits_denormShiftDist_T) @[fNFromRecFN.scala 51:39]
        node c1_out_bits_denormShiftDist = tail(_c1_out_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 51:39]
        node _c1_out_bits_denormFract_T = shr(c1_out_bits_rawIn.sig, 1) @[fNFromRecFN.scala 52:38]
        node _c1_out_bits_denormFract_T_1 = dshr(_c1_out_bits_denormFract_T, c1_out_bits_denormShiftDist) @[fNFromRecFN.scala 52:42]
        node c1_out_bits_denormFract = bits(_c1_out_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 52:60]
        node _c1_out_bits_expOut_T = bits(c1_out_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 57:27]
        node _c1_out_bits_expOut_T_1 = sub(_c1_out_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 57:45]
        node _c1_out_bits_expOut_T_2 = tail(_c1_out_bits_expOut_T_1, 1) @[fNFromRecFN.scala 57:45]
        node _c1_out_bits_expOut_T_3 = mux(c1_out_bits_isSubnormal, UInt<1>("h0"), _c1_out_bits_expOut_T_2) @[fNFromRecFN.scala 55:16]
        node _c1_out_bits_expOut_T_4 = or(c1_out_bits_rawIn.isNaN, c1_out_bits_rawIn.isInf) @[fNFromRecFN.scala 59:44]
        node _c1_out_bits_expOut_T_5 = bits(_c1_out_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
        node _c1_out_bits_expOut_T_6 = mux(_c1_out_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
        node c1_out_bits_expOut = or(_c1_out_bits_expOut_T_3, _c1_out_bits_expOut_T_6) @[fNFromRecFN.scala 59:15]
        node _c1_out_bits_fractOut_T = bits(c1_out_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 63:52]
        node _c1_out_bits_fractOut_T_1 = mux(c1_out_bits_rawIn.isInf, UInt<1>("h0"), _c1_out_bits_fractOut_T) @[fNFromRecFN.scala 63:20]
        node c1_out_bits_fractOut = mux(c1_out_bits_isSubnormal, c1_out_bits_denormFract, _c1_out_bits_fractOut_T_1) @[fNFromRecFN.scala 61:16]
        node c1_out_bits_hi = cat(c1_out_bits_rawIn.sign, c1_out_bits_expOut) @[Cat.scala 33:92]
        node _c1_out_bits_T = cat(c1_out_bits_hi, c1_out_bits_fractOut) @[Cat.scala 33:92]
        c1_out.bits <= _c1_out_bits_T @[Arithmetic.scala 190:18]
        c1 <= c1_out @[PE.scala 90:10]
        node c2_self_rec_rawIn_sign_1 = bits(io.in_d.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
        node c2_self_rec_rawIn_expIn_1 = bits(io.in_d.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
        node c2_self_rec_rawIn_fractIn_1 = bits(io.in_d.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
        node c2_self_rec_rawIn_isZeroExpIn_1 = eq(c2_self_rec_rawIn_expIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
        node c2_self_rec_rawIn_isZeroFractIn_1 = eq(c2_self_rec_rawIn_fractIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
        node _c2_self_rec_rawIn_normDist_T_44 = bits(c2_self_rec_rawIn_fractIn_1, 0, 0) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_45 = bits(c2_self_rec_rawIn_fractIn_1, 1, 1) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_46 = bits(c2_self_rec_rawIn_fractIn_1, 2, 2) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_47 = bits(c2_self_rec_rawIn_fractIn_1, 3, 3) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_48 = bits(c2_self_rec_rawIn_fractIn_1, 4, 4) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_49 = bits(c2_self_rec_rawIn_fractIn_1, 5, 5) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_50 = bits(c2_self_rec_rawIn_fractIn_1, 6, 6) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_51 = bits(c2_self_rec_rawIn_fractIn_1, 7, 7) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_52 = bits(c2_self_rec_rawIn_fractIn_1, 8, 8) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_53 = bits(c2_self_rec_rawIn_fractIn_1, 9, 9) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_54 = bits(c2_self_rec_rawIn_fractIn_1, 10, 10) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_55 = bits(c2_self_rec_rawIn_fractIn_1, 11, 11) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_56 = bits(c2_self_rec_rawIn_fractIn_1, 12, 12) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_57 = bits(c2_self_rec_rawIn_fractIn_1, 13, 13) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_58 = bits(c2_self_rec_rawIn_fractIn_1, 14, 14) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_59 = bits(c2_self_rec_rawIn_fractIn_1, 15, 15) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_60 = bits(c2_self_rec_rawIn_fractIn_1, 16, 16) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_61 = bits(c2_self_rec_rawIn_fractIn_1, 17, 17) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_62 = bits(c2_self_rec_rawIn_fractIn_1, 18, 18) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_63 = bits(c2_self_rec_rawIn_fractIn_1, 19, 19) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_64 = bits(c2_self_rec_rawIn_fractIn_1, 20, 20) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_65 = bits(c2_self_rec_rawIn_fractIn_1, 21, 21) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_66 = bits(c2_self_rec_rawIn_fractIn_1, 22, 22) @[primitives.scala 92:52]
        node _c2_self_rec_rawIn_normDist_T_67 = mux(_c2_self_rec_rawIn_normDist_T_45, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_68 = mux(_c2_self_rec_rawIn_normDist_T_46, UInt<5>("h14"), _c2_self_rec_rawIn_normDist_T_67) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_69 = mux(_c2_self_rec_rawIn_normDist_T_47, UInt<5>("h13"), _c2_self_rec_rawIn_normDist_T_68) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_70 = mux(_c2_self_rec_rawIn_normDist_T_48, UInt<5>("h12"), _c2_self_rec_rawIn_normDist_T_69) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_71 = mux(_c2_self_rec_rawIn_normDist_T_49, UInt<5>("h11"), _c2_self_rec_rawIn_normDist_T_70) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_72 = mux(_c2_self_rec_rawIn_normDist_T_50, UInt<5>("h10"), _c2_self_rec_rawIn_normDist_T_71) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_73 = mux(_c2_self_rec_rawIn_normDist_T_51, UInt<4>("hf"), _c2_self_rec_rawIn_normDist_T_72) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_74 = mux(_c2_self_rec_rawIn_normDist_T_52, UInt<4>("he"), _c2_self_rec_rawIn_normDist_T_73) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_75 = mux(_c2_self_rec_rawIn_normDist_T_53, UInt<4>("hd"), _c2_self_rec_rawIn_normDist_T_74) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_76 = mux(_c2_self_rec_rawIn_normDist_T_54, UInt<4>("hc"), _c2_self_rec_rawIn_normDist_T_75) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_77 = mux(_c2_self_rec_rawIn_normDist_T_55, UInt<4>("hb"), _c2_self_rec_rawIn_normDist_T_76) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_78 = mux(_c2_self_rec_rawIn_normDist_T_56, UInt<4>("ha"), _c2_self_rec_rawIn_normDist_T_77) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_79 = mux(_c2_self_rec_rawIn_normDist_T_57, UInt<4>("h9"), _c2_self_rec_rawIn_normDist_T_78) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_80 = mux(_c2_self_rec_rawIn_normDist_T_58, UInt<4>("h8"), _c2_self_rec_rawIn_normDist_T_79) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_81 = mux(_c2_self_rec_rawIn_normDist_T_59, UInt<3>("h7"), _c2_self_rec_rawIn_normDist_T_80) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_82 = mux(_c2_self_rec_rawIn_normDist_T_60, UInt<3>("h6"), _c2_self_rec_rawIn_normDist_T_81) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_83 = mux(_c2_self_rec_rawIn_normDist_T_61, UInt<3>("h5"), _c2_self_rec_rawIn_normDist_T_82) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_84 = mux(_c2_self_rec_rawIn_normDist_T_62, UInt<3>("h4"), _c2_self_rec_rawIn_normDist_T_83) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_85 = mux(_c2_self_rec_rawIn_normDist_T_63, UInt<2>("h3"), _c2_self_rec_rawIn_normDist_T_84) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_86 = mux(_c2_self_rec_rawIn_normDist_T_64, UInt<2>("h2"), _c2_self_rec_rawIn_normDist_T_85) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_normDist_T_87 = mux(_c2_self_rec_rawIn_normDist_T_65, UInt<1>("h1"), _c2_self_rec_rawIn_normDist_T_86) @[Mux.scala 47:70]
        node c2_self_rec_rawIn_normDist_1 = mux(_c2_self_rec_rawIn_normDist_T_66, UInt<1>("h0"), _c2_self_rec_rawIn_normDist_T_87) @[Mux.scala 47:70]
        node _c2_self_rec_rawIn_subnormFract_T_2 = dshl(c2_self_rec_rawIn_fractIn_1, c2_self_rec_rawIn_normDist_1) @[rawFloatFromFN.scala 54:36]
        node _c2_self_rec_rawIn_subnormFract_T_3 = bits(_c2_self_rec_rawIn_subnormFract_T_2, 21, 0) @[rawFloatFromFN.scala 54:47]
        node c2_self_rec_rawIn_subnormFract_1 = shl(_c2_self_rec_rawIn_subnormFract_T_3, 1) @[rawFloatFromFN.scala 54:64]
        node _c2_self_rec_rawIn_adjustedExp_T_5 = xor(c2_self_rec_rawIn_normDist_1, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
        node _c2_self_rec_rawIn_adjustedExp_T_6 = mux(c2_self_rec_rawIn_isZeroExpIn_1, _c2_self_rec_rawIn_adjustedExp_T_5, c2_self_rec_rawIn_expIn_1) @[rawFloatFromFN.scala 56:16]
        node _c2_self_rec_rawIn_adjustedExp_T_7 = mux(c2_self_rec_rawIn_isZeroExpIn_1, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
        node _c2_self_rec_rawIn_adjustedExp_T_8 = or(UInt<8>("h80"), _c2_self_rec_rawIn_adjustedExp_T_7) @[rawFloatFromFN.scala 60:22]
        node _c2_self_rec_rawIn_adjustedExp_T_9 = add(_c2_self_rec_rawIn_adjustedExp_T_6, _c2_self_rec_rawIn_adjustedExp_T_8) @[rawFloatFromFN.scala 59:15]
        node c2_self_rec_rawIn_adjustedExp_1 = tail(_c2_self_rec_rawIn_adjustedExp_T_9, 1) @[rawFloatFromFN.scala 59:15]
        node c2_self_rec_rawIn_isZero_1 = and(c2_self_rec_rawIn_isZeroExpIn_1, c2_self_rec_rawIn_isZeroFractIn_1) @[rawFloatFromFN.scala 62:34]
        node _c2_self_rec_rawIn_isSpecial_T_1 = bits(c2_self_rec_rawIn_adjustedExp_1, 8, 7) @[rawFloatFromFN.scala 63:37]
        node c2_self_rec_rawIn_isSpecial_1 = eq(_c2_self_rec_rawIn_isSpecial_T_1, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
        wire c2_self_rec_rawIn_1 : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
        c2_self_rec_rawIn_1 is invalid @[rawFloatFromFN.scala 65:23]
        node _c2_self_rec_rawIn_out_isNaN_T_2 = eq(c2_self_rec_rawIn_isZeroFractIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
        node _c2_self_rec_rawIn_out_isNaN_T_3 = and(c2_self_rec_rawIn_isSpecial_1, _c2_self_rec_rawIn_out_isNaN_T_2) @[rawFloatFromFN.scala 66:33]
        c2_self_rec_rawIn_1.isNaN <= _c2_self_rec_rawIn_out_isNaN_T_3 @[rawFloatFromFN.scala 66:20]
        node _c2_self_rec_rawIn_out_isInf_T_1 = and(c2_self_rec_rawIn_isSpecial_1, c2_self_rec_rawIn_isZeroFractIn_1) @[rawFloatFromFN.scala 67:33]
        c2_self_rec_rawIn_1.isInf <= _c2_self_rec_rawIn_out_isInf_T_1 @[rawFloatFromFN.scala 67:20]
        c2_self_rec_rawIn_1.isZero <= c2_self_rec_rawIn_isZero_1 @[rawFloatFromFN.scala 68:20]
        c2_self_rec_rawIn_1.sign <= c2_self_rec_rawIn_sign_1 @[rawFloatFromFN.scala 69:20]
        node _c2_self_rec_rawIn_out_sExp_T_2 = bits(c2_self_rec_rawIn_adjustedExp_1, 8, 0) @[rawFloatFromFN.scala 70:34]
        node _c2_self_rec_rawIn_out_sExp_T_3 = cvt(_c2_self_rec_rawIn_out_sExp_T_2) @[rawFloatFromFN.scala 70:48]
        c2_self_rec_rawIn_1.sExp <= _c2_self_rec_rawIn_out_sExp_T_3 @[rawFloatFromFN.scala 70:20]
        node _c2_self_rec_rawIn_out_sig_T_3 = eq(c2_self_rec_rawIn_isZero_1, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
        node _c2_self_rec_rawIn_out_sig_T_4 = mux(c2_self_rec_rawIn_isZeroExpIn_1, c2_self_rec_rawIn_subnormFract_1, c2_self_rec_rawIn_fractIn_1) @[rawFloatFromFN.scala 72:42]
        node c2_self_rec_rawIn_out_sig_hi_1 = cat(UInt<1>("h0"), _c2_self_rec_rawIn_out_sig_T_3) @[Cat.scala 33:92]
        node _c2_self_rec_rawIn_out_sig_T_5 = cat(c2_self_rec_rawIn_out_sig_hi_1, _c2_self_rec_rawIn_out_sig_T_4) @[Cat.scala 33:92]
        c2_self_rec_rawIn_1.sig <= _c2_self_rec_rawIn_out_sig_T_5 @[rawFloatFromFN.scala 71:17]
        node _c2_self_rec_T_6 = bits(c2_self_rec_rawIn_1.sExp, 8, 6) @[recFNFromFN.scala 48:53]
        node _c2_self_rec_T_7 = mux(c2_self_rec_rawIn_1.isZero, UInt<3>("h0"), _c2_self_rec_T_6) @[recFNFromFN.scala 48:16]
        node _c2_self_rec_T_8 = mux(c2_self_rec_rawIn_1.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
        node _c2_self_rec_T_9 = or(_c2_self_rec_T_7, _c2_self_rec_T_8) @[recFNFromFN.scala 48:79]
        node _c2_self_rec_T_10 = bits(c2_self_rec_rawIn_1.sExp, 5, 0) @[recFNFromFN.scala 50:23]
        node _c2_self_rec_T_11 = bits(c2_self_rec_rawIn_1.sig, 22, 0) @[recFNFromFN.scala 51:22]
        node c2_self_rec_lo_1 = cat(_c2_self_rec_T_10, _c2_self_rec_T_11) @[Cat.scala 33:92]
        node c2_self_rec_hi_1 = cat(c2_self_rec_rawIn_1.sign, _c2_self_rec_T_9) @[Cat.scala 33:92]
        node c2_self_rec_1 = cat(c2_self_rec_hi_1, c2_self_rec_lo_1) @[Cat.scala 33:92]
        inst c2_resizer of RecFNToRecFN @[Arithmetic.scala 284:29]
        c2_resizer.io.in <= c2_self_rec_1 @[Arithmetic.scala 285:23]
        c2_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 286:33]
        c2_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 287:35]
        wire c2_result : { bits : UInt<32>} @[Arithmetic.scala 289:26]
        node c2_result_bits_rawIn_exp = bits(c2_resizer.io.out, 31, 23) @[rawFloatFromRecFN.scala 50:21]
        node _c2_result_bits_rawIn_isZero_T = bits(c2_result_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 51:29]
        node c2_result_bits_rawIn_isZero = eq(_c2_result_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
        node _c2_result_bits_rawIn_isSpecial_T = bits(c2_result_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 52:29]
        node c2_result_bits_rawIn_isSpecial = eq(_c2_result_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
        wire c2_result_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
        c2_result_bits_rawIn is invalid @[rawFloatFromRecFN.scala 54:23]
        node _c2_result_bits_rawIn_out_isNaN_T = bits(c2_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 55:41]
        node _c2_result_bits_rawIn_out_isNaN_T_1 = and(c2_result_bits_rawIn_isSpecial, _c2_result_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 55:33]
        c2_result_bits_rawIn.isNaN <= _c2_result_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 55:20]
        node _c2_result_bits_rawIn_out_isInf_T = bits(c2_result_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
        node _c2_result_bits_rawIn_out_isInf_T_1 = eq(_c2_result_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
        node _c2_result_bits_rawIn_out_isInf_T_2 = and(c2_result_bits_rawIn_isSpecial, _c2_result_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 56:33]
        c2_result_bits_rawIn.isInf <= _c2_result_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 56:20]
        c2_result_bits_rawIn.isZero <= c2_result_bits_rawIn_isZero @[rawFloatFromRecFN.scala 57:20]
        node _c2_result_bits_rawIn_out_sign_T = bits(c2_resizer.io.out, 32, 32) @[rawFloatFromRecFN.scala 58:25]
        c2_result_bits_rawIn.sign <= _c2_result_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 58:20]
        node _c2_result_bits_rawIn_out_sExp_T = cvt(c2_result_bits_rawIn_exp) @[rawFloatFromRecFN.scala 59:27]
        c2_result_bits_rawIn.sExp <= _c2_result_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 59:20]
        node _c2_result_bits_rawIn_out_sig_T = eq(c2_result_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
        node _c2_result_bits_rawIn_out_sig_T_1 = bits(c2_resizer.io.out, 22, 0) @[rawFloatFromRecFN.scala 60:51]
        node c2_result_bits_rawIn_out_sig_hi = cat(UInt<1>("h0"), _c2_result_bits_rawIn_out_sig_T) @[Cat.scala 33:92]
        node _c2_result_bits_rawIn_out_sig_T_2 = cat(c2_result_bits_rawIn_out_sig_hi, _c2_result_bits_rawIn_out_sig_T_1) @[Cat.scala 33:92]
        c2_result_bits_rawIn.sig <= _c2_result_bits_rawIn_out_sig_T_2 @[rawFloatFromRecFN.scala 60:20]
        node c2_result_bits_isSubnormal = lt(c2_result_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 50:39]
        node _c2_result_bits_denormShiftDist_T = bits(c2_result_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 51:51]
        node _c2_result_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _c2_result_bits_denormShiftDist_T) @[fNFromRecFN.scala 51:39]
        node c2_result_bits_denormShiftDist = tail(_c2_result_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 51:39]
        node _c2_result_bits_denormFract_T = shr(c2_result_bits_rawIn.sig, 1) @[fNFromRecFN.scala 52:38]
        node _c2_result_bits_denormFract_T_1 = dshr(_c2_result_bits_denormFract_T, c2_result_bits_denormShiftDist) @[fNFromRecFN.scala 52:42]
        node c2_result_bits_denormFract = bits(_c2_result_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 52:60]
        node _c2_result_bits_expOut_T = bits(c2_result_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 57:27]
        node _c2_result_bits_expOut_T_1 = sub(_c2_result_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 57:45]
        node _c2_result_bits_expOut_T_2 = tail(_c2_result_bits_expOut_T_1, 1) @[fNFromRecFN.scala 57:45]
        node _c2_result_bits_expOut_T_3 = mux(c2_result_bits_isSubnormal, UInt<1>("h0"), _c2_result_bits_expOut_T_2) @[fNFromRecFN.scala 55:16]
        node _c2_result_bits_expOut_T_4 = or(c2_result_bits_rawIn.isNaN, c2_result_bits_rawIn.isInf) @[fNFromRecFN.scala 59:44]
        node _c2_result_bits_expOut_T_5 = bits(_c2_result_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
        node _c2_result_bits_expOut_T_6 = mux(_c2_result_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
        node c2_result_bits_expOut = or(_c2_result_bits_expOut_T_3, _c2_result_bits_expOut_T_6) @[fNFromRecFN.scala 59:15]
        node _c2_result_bits_fractOut_T = bits(c2_result_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 63:52]
        node _c2_result_bits_fractOut_T_1 = mux(c2_result_bits_rawIn.isInf, UInt<1>("h0"), _c2_result_bits_fractOut_T) @[fNFromRecFN.scala 63:20]
        node c2_result_bits_fractOut = mux(c2_result_bits_isSubnormal, c2_result_bits_denormFract, _c2_result_bits_fractOut_T_1) @[fNFromRecFN.scala 61:16]
        node c2_result_bits_hi = cat(c2_result_bits_rawIn.sign, c2_result_bits_expOut) @[Cat.scala 33:92]
        node _c2_result_bits_T = cat(c2_result_bits_hi, c2_result_bits_fractOut) @[Cat.scala 33:92]
        c2_result.bits <= _c2_result_bits_T @[Arithmetic.scala 290:21]
        c2 <= c2_result @[PE.scala 91:10]
    else :
      node _T_4 = eq(io.in_control.dataflow, UInt<1>("h1")) @[PE.scala 93:77]
      node _T_5 = and(UInt<1>("h1"), _T_4) @[PE.scala 93:65]
      node _T_6 = or(UInt<1>("h0"), _T_5) @[PE.scala 93:37]
      when _T_6 : @[PE.scala 93:101]
        node _T_7 = eq(io.in_control.propagate, UInt<1>("h1")) @[PE.scala 94:15]
        when _T_7 : @[PE.scala 94:30]
          io.out_c <= c1 @[PE.scala 95:16]
          wire _io_out_b_WIRE : { bits : UInt<32>} @[PE.scala 96:39]
          wire _io_out_b_WIRE_1 : UInt<32> @[PE.scala 96:39]
          _io_out_b_WIRE_1 <= c2.bits @[PE.scala 96:39]
          node _io_out_b_T = bits(_io_out_b_WIRE_1, 31, 0) @[PE.scala 96:39]
          _io_out_b_WIRE.bits <= _io_out_b_T @[PE.scala 96:39]
          node io_out_b_m1_rec_rawIn_sign = bits(io.in_a.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
          node io_out_b_m1_rec_rawIn_expIn = bits(io.in_a.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
          node io_out_b_m1_rec_rawIn_fractIn = bits(io.in_a.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
          node io_out_b_m1_rec_rawIn_isZeroExpIn = eq(io_out_b_m1_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
          node io_out_b_m1_rec_rawIn_isZeroFractIn = eq(io_out_b_m1_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
          node _io_out_b_m1_rec_rawIn_normDist_T = bits(io_out_b_m1_rec_rawIn_fractIn, 0, 0) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_1 = bits(io_out_b_m1_rec_rawIn_fractIn, 1, 1) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_2 = bits(io_out_b_m1_rec_rawIn_fractIn, 2, 2) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_3 = bits(io_out_b_m1_rec_rawIn_fractIn, 3, 3) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_4 = bits(io_out_b_m1_rec_rawIn_fractIn, 4, 4) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_5 = bits(io_out_b_m1_rec_rawIn_fractIn, 5, 5) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_6 = bits(io_out_b_m1_rec_rawIn_fractIn, 6, 6) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_7 = bits(io_out_b_m1_rec_rawIn_fractIn, 7, 7) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_8 = bits(io_out_b_m1_rec_rawIn_fractIn, 8, 8) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_9 = bits(io_out_b_m1_rec_rawIn_fractIn, 9, 9) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_10 = bits(io_out_b_m1_rec_rawIn_fractIn, 10, 10) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_11 = bits(io_out_b_m1_rec_rawIn_fractIn, 11, 11) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_12 = bits(io_out_b_m1_rec_rawIn_fractIn, 12, 12) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_13 = bits(io_out_b_m1_rec_rawIn_fractIn, 13, 13) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_14 = bits(io_out_b_m1_rec_rawIn_fractIn, 14, 14) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_15 = bits(io_out_b_m1_rec_rawIn_fractIn, 15, 15) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_16 = bits(io_out_b_m1_rec_rawIn_fractIn, 16, 16) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_17 = bits(io_out_b_m1_rec_rawIn_fractIn, 17, 17) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_18 = bits(io_out_b_m1_rec_rawIn_fractIn, 18, 18) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_19 = bits(io_out_b_m1_rec_rawIn_fractIn, 19, 19) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_20 = bits(io_out_b_m1_rec_rawIn_fractIn, 20, 20) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_21 = bits(io_out_b_m1_rec_rawIn_fractIn, 21, 21) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_22 = bits(io_out_b_m1_rec_rawIn_fractIn, 22, 22) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_23 = mux(_io_out_b_m1_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_24 = mux(_io_out_b_m1_rec_rawIn_normDist_T_2, UInt<5>("h14"), _io_out_b_m1_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_25 = mux(_io_out_b_m1_rec_rawIn_normDist_T_3, UInt<5>("h13"), _io_out_b_m1_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_26 = mux(_io_out_b_m1_rec_rawIn_normDist_T_4, UInt<5>("h12"), _io_out_b_m1_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_27 = mux(_io_out_b_m1_rec_rawIn_normDist_T_5, UInt<5>("h11"), _io_out_b_m1_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_28 = mux(_io_out_b_m1_rec_rawIn_normDist_T_6, UInt<5>("h10"), _io_out_b_m1_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_29 = mux(_io_out_b_m1_rec_rawIn_normDist_T_7, UInt<4>("hf"), _io_out_b_m1_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_30 = mux(_io_out_b_m1_rec_rawIn_normDist_T_8, UInt<4>("he"), _io_out_b_m1_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_31 = mux(_io_out_b_m1_rec_rawIn_normDist_T_9, UInt<4>("hd"), _io_out_b_m1_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_32 = mux(_io_out_b_m1_rec_rawIn_normDist_T_10, UInt<4>("hc"), _io_out_b_m1_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_33 = mux(_io_out_b_m1_rec_rawIn_normDist_T_11, UInt<4>("hb"), _io_out_b_m1_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_34 = mux(_io_out_b_m1_rec_rawIn_normDist_T_12, UInt<4>("ha"), _io_out_b_m1_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_35 = mux(_io_out_b_m1_rec_rawIn_normDist_T_13, UInt<4>("h9"), _io_out_b_m1_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_36 = mux(_io_out_b_m1_rec_rawIn_normDist_T_14, UInt<4>("h8"), _io_out_b_m1_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_37 = mux(_io_out_b_m1_rec_rawIn_normDist_T_15, UInt<3>("h7"), _io_out_b_m1_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_38 = mux(_io_out_b_m1_rec_rawIn_normDist_T_16, UInt<3>("h6"), _io_out_b_m1_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_39 = mux(_io_out_b_m1_rec_rawIn_normDist_T_17, UInt<3>("h5"), _io_out_b_m1_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_40 = mux(_io_out_b_m1_rec_rawIn_normDist_T_18, UInt<3>("h4"), _io_out_b_m1_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_41 = mux(_io_out_b_m1_rec_rawIn_normDist_T_19, UInt<2>("h3"), _io_out_b_m1_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_42 = mux(_io_out_b_m1_rec_rawIn_normDist_T_20, UInt<2>("h2"), _io_out_b_m1_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_43 = mux(_io_out_b_m1_rec_rawIn_normDist_T_21, UInt<1>("h1"), _io_out_b_m1_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
          node io_out_b_m1_rec_rawIn_normDist = mux(_io_out_b_m1_rec_rawIn_normDist_T_22, UInt<1>("h0"), _io_out_b_m1_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_subnormFract_T = dshl(io_out_b_m1_rec_rawIn_fractIn, io_out_b_m1_rec_rawIn_normDist) @[rawFloatFromFN.scala 54:36]
          node _io_out_b_m1_rec_rawIn_subnormFract_T_1 = bits(_io_out_b_m1_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 54:47]
          node io_out_b_m1_rec_rawIn_subnormFract = shl(_io_out_b_m1_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 54:64]
          node _io_out_b_m1_rec_rawIn_adjustedExp_T = xor(io_out_b_m1_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
          node _io_out_b_m1_rec_rawIn_adjustedExp_T_1 = mux(io_out_b_m1_rec_rawIn_isZeroExpIn, _io_out_b_m1_rec_rawIn_adjustedExp_T, io_out_b_m1_rec_rawIn_expIn) @[rawFloatFromFN.scala 56:16]
          node _io_out_b_m1_rec_rawIn_adjustedExp_T_2 = mux(io_out_b_m1_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
          node _io_out_b_m1_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _io_out_b_m1_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 60:22]
          node _io_out_b_m1_rec_rawIn_adjustedExp_T_4 = add(_io_out_b_m1_rec_rawIn_adjustedExp_T_1, _io_out_b_m1_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 59:15]
          node io_out_b_m1_rec_rawIn_adjustedExp = tail(_io_out_b_m1_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 59:15]
          node io_out_b_m1_rec_rawIn_isZero = and(io_out_b_m1_rec_rawIn_isZeroExpIn, io_out_b_m1_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 62:34]
          node _io_out_b_m1_rec_rawIn_isSpecial_T = bits(io_out_b_m1_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 63:37]
          node io_out_b_m1_rec_rawIn_isSpecial = eq(_io_out_b_m1_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
          wire io_out_b_m1_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
          io_out_b_m1_rec_rawIn is invalid @[rawFloatFromFN.scala 65:23]
          node _io_out_b_m1_rec_rawIn_out_isNaN_T = eq(io_out_b_m1_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
          node _io_out_b_m1_rec_rawIn_out_isNaN_T_1 = and(io_out_b_m1_rec_rawIn_isSpecial, _io_out_b_m1_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 66:33]
          io_out_b_m1_rec_rawIn.isNaN <= _io_out_b_m1_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 66:20]
          node _io_out_b_m1_rec_rawIn_out_isInf_T = and(io_out_b_m1_rec_rawIn_isSpecial, io_out_b_m1_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 67:33]
          io_out_b_m1_rec_rawIn.isInf <= _io_out_b_m1_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 67:20]
          io_out_b_m1_rec_rawIn.isZero <= io_out_b_m1_rec_rawIn_isZero @[rawFloatFromFN.scala 68:20]
          io_out_b_m1_rec_rawIn.sign <= io_out_b_m1_rec_rawIn_sign @[rawFloatFromFN.scala 69:20]
          node _io_out_b_m1_rec_rawIn_out_sExp_T = bits(io_out_b_m1_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 70:34]
          node _io_out_b_m1_rec_rawIn_out_sExp_T_1 = cvt(_io_out_b_m1_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 70:48]
          io_out_b_m1_rec_rawIn.sExp <= _io_out_b_m1_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 70:20]
          node _io_out_b_m1_rec_rawIn_out_sig_T = eq(io_out_b_m1_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
          node _io_out_b_m1_rec_rawIn_out_sig_T_1 = mux(io_out_b_m1_rec_rawIn_isZeroExpIn, io_out_b_m1_rec_rawIn_subnormFract, io_out_b_m1_rec_rawIn_fractIn) @[rawFloatFromFN.scala 72:42]
          node io_out_b_m1_rec_rawIn_out_sig_hi = cat(UInt<1>("h0"), _io_out_b_m1_rec_rawIn_out_sig_T) @[Cat.scala 33:92]
          node _io_out_b_m1_rec_rawIn_out_sig_T_2 = cat(io_out_b_m1_rec_rawIn_out_sig_hi, _io_out_b_m1_rec_rawIn_out_sig_T_1) @[Cat.scala 33:92]
          io_out_b_m1_rec_rawIn.sig <= _io_out_b_m1_rec_rawIn_out_sig_T_2 @[rawFloatFromFN.scala 71:17]
          node _io_out_b_m1_rec_T = bits(io_out_b_m1_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:53]
          node _io_out_b_m1_rec_T_1 = mux(io_out_b_m1_rec_rawIn.isZero, UInt<3>("h0"), _io_out_b_m1_rec_T) @[recFNFromFN.scala 48:16]
          node _io_out_b_m1_rec_T_2 = mux(io_out_b_m1_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
          node _io_out_b_m1_rec_T_3 = or(_io_out_b_m1_rec_T_1, _io_out_b_m1_rec_T_2) @[recFNFromFN.scala 48:79]
          node _io_out_b_m1_rec_T_4 = bits(io_out_b_m1_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
          node _io_out_b_m1_rec_T_5 = bits(io_out_b_m1_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
          node io_out_b_m1_rec_lo = cat(_io_out_b_m1_rec_T_4, _io_out_b_m1_rec_T_5) @[Cat.scala 33:92]
          node io_out_b_m1_rec_hi = cat(io_out_b_m1_rec_rawIn.sign, _io_out_b_m1_rec_T_3) @[Cat.scala 33:92]
          node io_out_b_m1_rec = cat(io_out_b_m1_rec_hi, io_out_b_m1_rec_lo) @[Cat.scala 33:92]
          node io_out_b_m2_rec_rawIn_sign = bits(_io_out_b_WIRE.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
          node io_out_b_m2_rec_rawIn_expIn = bits(_io_out_b_WIRE.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
          node io_out_b_m2_rec_rawIn_fractIn = bits(_io_out_b_WIRE.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
          node io_out_b_m2_rec_rawIn_isZeroExpIn = eq(io_out_b_m2_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
          node io_out_b_m2_rec_rawIn_isZeroFractIn = eq(io_out_b_m2_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
          node _io_out_b_m2_rec_rawIn_normDist_T = bits(io_out_b_m2_rec_rawIn_fractIn, 0, 0) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_1 = bits(io_out_b_m2_rec_rawIn_fractIn, 1, 1) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_2 = bits(io_out_b_m2_rec_rawIn_fractIn, 2, 2) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_3 = bits(io_out_b_m2_rec_rawIn_fractIn, 3, 3) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_4 = bits(io_out_b_m2_rec_rawIn_fractIn, 4, 4) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_5 = bits(io_out_b_m2_rec_rawIn_fractIn, 5, 5) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_6 = bits(io_out_b_m2_rec_rawIn_fractIn, 6, 6) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_7 = bits(io_out_b_m2_rec_rawIn_fractIn, 7, 7) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_8 = bits(io_out_b_m2_rec_rawIn_fractIn, 8, 8) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_9 = bits(io_out_b_m2_rec_rawIn_fractIn, 9, 9) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_10 = bits(io_out_b_m2_rec_rawIn_fractIn, 10, 10) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_11 = bits(io_out_b_m2_rec_rawIn_fractIn, 11, 11) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_12 = bits(io_out_b_m2_rec_rawIn_fractIn, 12, 12) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_13 = bits(io_out_b_m2_rec_rawIn_fractIn, 13, 13) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_14 = bits(io_out_b_m2_rec_rawIn_fractIn, 14, 14) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_15 = bits(io_out_b_m2_rec_rawIn_fractIn, 15, 15) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_16 = bits(io_out_b_m2_rec_rawIn_fractIn, 16, 16) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_17 = bits(io_out_b_m2_rec_rawIn_fractIn, 17, 17) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_18 = bits(io_out_b_m2_rec_rawIn_fractIn, 18, 18) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_19 = bits(io_out_b_m2_rec_rawIn_fractIn, 19, 19) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_20 = bits(io_out_b_m2_rec_rawIn_fractIn, 20, 20) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_21 = bits(io_out_b_m2_rec_rawIn_fractIn, 21, 21) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_22 = bits(io_out_b_m2_rec_rawIn_fractIn, 22, 22) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_23 = mux(_io_out_b_m2_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_24 = mux(_io_out_b_m2_rec_rawIn_normDist_T_2, UInt<5>("h14"), _io_out_b_m2_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_25 = mux(_io_out_b_m2_rec_rawIn_normDist_T_3, UInt<5>("h13"), _io_out_b_m2_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_26 = mux(_io_out_b_m2_rec_rawIn_normDist_T_4, UInt<5>("h12"), _io_out_b_m2_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_27 = mux(_io_out_b_m2_rec_rawIn_normDist_T_5, UInt<5>("h11"), _io_out_b_m2_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_28 = mux(_io_out_b_m2_rec_rawIn_normDist_T_6, UInt<5>("h10"), _io_out_b_m2_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_29 = mux(_io_out_b_m2_rec_rawIn_normDist_T_7, UInt<4>("hf"), _io_out_b_m2_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_30 = mux(_io_out_b_m2_rec_rawIn_normDist_T_8, UInt<4>("he"), _io_out_b_m2_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_31 = mux(_io_out_b_m2_rec_rawIn_normDist_T_9, UInt<4>("hd"), _io_out_b_m2_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_32 = mux(_io_out_b_m2_rec_rawIn_normDist_T_10, UInt<4>("hc"), _io_out_b_m2_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_33 = mux(_io_out_b_m2_rec_rawIn_normDist_T_11, UInt<4>("hb"), _io_out_b_m2_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_34 = mux(_io_out_b_m2_rec_rawIn_normDist_T_12, UInt<4>("ha"), _io_out_b_m2_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_35 = mux(_io_out_b_m2_rec_rawIn_normDist_T_13, UInt<4>("h9"), _io_out_b_m2_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_36 = mux(_io_out_b_m2_rec_rawIn_normDist_T_14, UInt<4>("h8"), _io_out_b_m2_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_37 = mux(_io_out_b_m2_rec_rawIn_normDist_T_15, UInt<3>("h7"), _io_out_b_m2_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_38 = mux(_io_out_b_m2_rec_rawIn_normDist_T_16, UInt<3>("h6"), _io_out_b_m2_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_39 = mux(_io_out_b_m2_rec_rawIn_normDist_T_17, UInt<3>("h5"), _io_out_b_m2_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_40 = mux(_io_out_b_m2_rec_rawIn_normDist_T_18, UInt<3>("h4"), _io_out_b_m2_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_41 = mux(_io_out_b_m2_rec_rawIn_normDist_T_19, UInt<2>("h3"), _io_out_b_m2_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_42 = mux(_io_out_b_m2_rec_rawIn_normDist_T_20, UInt<2>("h2"), _io_out_b_m2_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_43 = mux(_io_out_b_m2_rec_rawIn_normDist_T_21, UInt<1>("h1"), _io_out_b_m2_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
          node io_out_b_m2_rec_rawIn_normDist = mux(_io_out_b_m2_rec_rawIn_normDist_T_22, UInt<1>("h0"), _io_out_b_m2_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_subnormFract_T = dshl(io_out_b_m2_rec_rawIn_fractIn, io_out_b_m2_rec_rawIn_normDist) @[rawFloatFromFN.scala 54:36]
          node _io_out_b_m2_rec_rawIn_subnormFract_T_1 = bits(_io_out_b_m2_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 54:47]
          node io_out_b_m2_rec_rawIn_subnormFract = shl(_io_out_b_m2_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 54:64]
          node _io_out_b_m2_rec_rawIn_adjustedExp_T = xor(io_out_b_m2_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
          node _io_out_b_m2_rec_rawIn_adjustedExp_T_1 = mux(io_out_b_m2_rec_rawIn_isZeroExpIn, _io_out_b_m2_rec_rawIn_adjustedExp_T, io_out_b_m2_rec_rawIn_expIn) @[rawFloatFromFN.scala 56:16]
          node _io_out_b_m2_rec_rawIn_adjustedExp_T_2 = mux(io_out_b_m2_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
          node _io_out_b_m2_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _io_out_b_m2_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 60:22]
          node _io_out_b_m2_rec_rawIn_adjustedExp_T_4 = add(_io_out_b_m2_rec_rawIn_adjustedExp_T_1, _io_out_b_m2_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 59:15]
          node io_out_b_m2_rec_rawIn_adjustedExp = tail(_io_out_b_m2_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 59:15]
          node io_out_b_m2_rec_rawIn_isZero = and(io_out_b_m2_rec_rawIn_isZeroExpIn, io_out_b_m2_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 62:34]
          node _io_out_b_m2_rec_rawIn_isSpecial_T = bits(io_out_b_m2_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 63:37]
          node io_out_b_m2_rec_rawIn_isSpecial = eq(_io_out_b_m2_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
          wire io_out_b_m2_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
          io_out_b_m2_rec_rawIn is invalid @[rawFloatFromFN.scala 65:23]
          node _io_out_b_m2_rec_rawIn_out_isNaN_T = eq(io_out_b_m2_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
          node _io_out_b_m2_rec_rawIn_out_isNaN_T_1 = and(io_out_b_m2_rec_rawIn_isSpecial, _io_out_b_m2_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 66:33]
          io_out_b_m2_rec_rawIn.isNaN <= _io_out_b_m2_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 66:20]
          node _io_out_b_m2_rec_rawIn_out_isInf_T = and(io_out_b_m2_rec_rawIn_isSpecial, io_out_b_m2_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 67:33]
          io_out_b_m2_rec_rawIn.isInf <= _io_out_b_m2_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 67:20]
          io_out_b_m2_rec_rawIn.isZero <= io_out_b_m2_rec_rawIn_isZero @[rawFloatFromFN.scala 68:20]
          io_out_b_m2_rec_rawIn.sign <= io_out_b_m2_rec_rawIn_sign @[rawFloatFromFN.scala 69:20]
          node _io_out_b_m2_rec_rawIn_out_sExp_T = bits(io_out_b_m2_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 70:34]
          node _io_out_b_m2_rec_rawIn_out_sExp_T_1 = cvt(_io_out_b_m2_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 70:48]
          io_out_b_m2_rec_rawIn.sExp <= _io_out_b_m2_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 70:20]
          node _io_out_b_m2_rec_rawIn_out_sig_T = eq(io_out_b_m2_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
          node _io_out_b_m2_rec_rawIn_out_sig_T_1 = mux(io_out_b_m2_rec_rawIn_isZeroExpIn, io_out_b_m2_rec_rawIn_subnormFract, io_out_b_m2_rec_rawIn_fractIn) @[rawFloatFromFN.scala 72:42]
          node io_out_b_m2_rec_rawIn_out_sig_hi = cat(UInt<1>("h0"), _io_out_b_m2_rec_rawIn_out_sig_T) @[Cat.scala 33:92]
          node _io_out_b_m2_rec_rawIn_out_sig_T_2 = cat(io_out_b_m2_rec_rawIn_out_sig_hi, _io_out_b_m2_rec_rawIn_out_sig_T_1) @[Cat.scala 33:92]
          io_out_b_m2_rec_rawIn.sig <= _io_out_b_m2_rec_rawIn_out_sig_T_2 @[rawFloatFromFN.scala 71:17]
          node _io_out_b_m2_rec_T = bits(io_out_b_m2_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:53]
          node _io_out_b_m2_rec_T_1 = mux(io_out_b_m2_rec_rawIn.isZero, UInt<3>("h0"), _io_out_b_m2_rec_T) @[recFNFromFN.scala 48:16]
          node _io_out_b_m2_rec_T_2 = mux(io_out_b_m2_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
          node _io_out_b_m2_rec_T_3 = or(_io_out_b_m2_rec_T_1, _io_out_b_m2_rec_T_2) @[recFNFromFN.scala 48:79]
          node _io_out_b_m2_rec_T_4 = bits(io_out_b_m2_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
          node _io_out_b_m2_rec_T_5 = bits(io_out_b_m2_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
          node io_out_b_m2_rec_lo = cat(_io_out_b_m2_rec_T_4, _io_out_b_m2_rec_T_5) @[Cat.scala 33:92]
          node io_out_b_m2_rec_hi = cat(io_out_b_m2_rec_rawIn.sign, _io_out_b_m2_rec_T_3) @[Cat.scala 33:92]
          node io_out_b_m2_rec = cat(io_out_b_m2_rec_hi, io_out_b_m2_rec_lo) @[Cat.scala 33:92]
          node io_out_b_self_rec_rawIn_sign = bits(io.in_b.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
          node io_out_b_self_rec_rawIn_expIn = bits(io.in_b.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
          node io_out_b_self_rec_rawIn_fractIn = bits(io.in_b.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
          node io_out_b_self_rec_rawIn_isZeroExpIn = eq(io_out_b_self_rec_rawIn_expIn, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
          node io_out_b_self_rec_rawIn_isZeroFractIn = eq(io_out_b_self_rec_rawIn_fractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
          node _io_out_b_self_rec_rawIn_normDist_T = bits(io_out_b_self_rec_rawIn_fractIn, 0, 0) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_1 = bits(io_out_b_self_rec_rawIn_fractIn, 1, 1) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_2 = bits(io_out_b_self_rec_rawIn_fractIn, 2, 2) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_3 = bits(io_out_b_self_rec_rawIn_fractIn, 3, 3) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_4 = bits(io_out_b_self_rec_rawIn_fractIn, 4, 4) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_5 = bits(io_out_b_self_rec_rawIn_fractIn, 5, 5) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_6 = bits(io_out_b_self_rec_rawIn_fractIn, 6, 6) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_7 = bits(io_out_b_self_rec_rawIn_fractIn, 7, 7) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_8 = bits(io_out_b_self_rec_rawIn_fractIn, 8, 8) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_9 = bits(io_out_b_self_rec_rawIn_fractIn, 9, 9) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_10 = bits(io_out_b_self_rec_rawIn_fractIn, 10, 10) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_11 = bits(io_out_b_self_rec_rawIn_fractIn, 11, 11) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_12 = bits(io_out_b_self_rec_rawIn_fractIn, 12, 12) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_13 = bits(io_out_b_self_rec_rawIn_fractIn, 13, 13) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_14 = bits(io_out_b_self_rec_rawIn_fractIn, 14, 14) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_15 = bits(io_out_b_self_rec_rawIn_fractIn, 15, 15) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_16 = bits(io_out_b_self_rec_rawIn_fractIn, 16, 16) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_17 = bits(io_out_b_self_rec_rawIn_fractIn, 17, 17) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_18 = bits(io_out_b_self_rec_rawIn_fractIn, 18, 18) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_19 = bits(io_out_b_self_rec_rawIn_fractIn, 19, 19) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_20 = bits(io_out_b_self_rec_rawIn_fractIn, 20, 20) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_21 = bits(io_out_b_self_rec_rawIn_fractIn, 21, 21) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_22 = bits(io_out_b_self_rec_rawIn_fractIn, 22, 22) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_23 = mux(_io_out_b_self_rec_rawIn_normDist_T_1, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_24 = mux(_io_out_b_self_rec_rawIn_normDist_T_2, UInt<5>("h14"), _io_out_b_self_rec_rawIn_normDist_T_23) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_25 = mux(_io_out_b_self_rec_rawIn_normDist_T_3, UInt<5>("h13"), _io_out_b_self_rec_rawIn_normDist_T_24) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_26 = mux(_io_out_b_self_rec_rawIn_normDist_T_4, UInt<5>("h12"), _io_out_b_self_rec_rawIn_normDist_T_25) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_27 = mux(_io_out_b_self_rec_rawIn_normDist_T_5, UInt<5>("h11"), _io_out_b_self_rec_rawIn_normDist_T_26) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_28 = mux(_io_out_b_self_rec_rawIn_normDist_T_6, UInt<5>("h10"), _io_out_b_self_rec_rawIn_normDist_T_27) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_29 = mux(_io_out_b_self_rec_rawIn_normDist_T_7, UInt<4>("hf"), _io_out_b_self_rec_rawIn_normDist_T_28) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_30 = mux(_io_out_b_self_rec_rawIn_normDist_T_8, UInt<4>("he"), _io_out_b_self_rec_rawIn_normDist_T_29) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_31 = mux(_io_out_b_self_rec_rawIn_normDist_T_9, UInt<4>("hd"), _io_out_b_self_rec_rawIn_normDist_T_30) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_32 = mux(_io_out_b_self_rec_rawIn_normDist_T_10, UInt<4>("hc"), _io_out_b_self_rec_rawIn_normDist_T_31) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_33 = mux(_io_out_b_self_rec_rawIn_normDist_T_11, UInt<4>("hb"), _io_out_b_self_rec_rawIn_normDist_T_32) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_34 = mux(_io_out_b_self_rec_rawIn_normDist_T_12, UInt<4>("ha"), _io_out_b_self_rec_rawIn_normDist_T_33) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_35 = mux(_io_out_b_self_rec_rawIn_normDist_T_13, UInt<4>("h9"), _io_out_b_self_rec_rawIn_normDist_T_34) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_36 = mux(_io_out_b_self_rec_rawIn_normDist_T_14, UInt<4>("h8"), _io_out_b_self_rec_rawIn_normDist_T_35) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_37 = mux(_io_out_b_self_rec_rawIn_normDist_T_15, UInt<3>("h7"), _io_out_b_self_rec_rawIn_normDist_T_36) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_38 = mux(_io_out_b_self_rec_rawIn_normDist_T_16, UInt<3>("h6"), _io_out_b_self_rec_rawIn_normDist_T_37) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_39 = mux(_io_out_b_self_rec_rawIn_normDist_T_17, UInt<3>("h5"), _io_out_b_self_rec_rawIn_normDist_T_38) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_40 = mux(_io_out_b_self_rec_rawIn_normDist_T_18, UInt<3>("h4"), _io_out_b_self_rec_rawIn_normDist_T_39) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_41 = mux(_io_out_b_self_rec_rawIn_normDist_T_19, UInt<2>("h3"), _io_out_b_self_rec_rawIn_normDist_T_40) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_42 = mux(_io_out_b_self_rec_rawIn_normDist_T_20, UInt<2>("h2"), _io_out_b_self_rec_rawIn_normDist_T_41) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_43 = mux(_io_out_b_self_rec_rawIn_normDist_T_21, UInt<1>("h1"), _io_out_b_self_rec_rawIn_normDist_T_42) @[Mux.scala 47:70]
          node io_out_b_self_rec_rawIn_normDist = mux(_io_out_b_self_rec_rawIn_normDist_T_22, UInt<1>("h0"), _io_out_b_self_rec_rawIn_normDist_T_43) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_subnormFract_T = dshl(io_out_b_self_rec_rawIn_fractIn, io_out_b_self_rec_rawIn_normDist) @[rawFloatFromFN.scala 54:36]
          node _io_out_b_self_rec_rawIn_subnormFract_T_1 = bits(_io_out_b_self_rec_rawIn_subnormFract_T, 21, 0) @[rawFloatFromFN.scala 54:47]
          node io_out_b_self_rec_rawIn_subnormFract = shl(_io_out_b_self_rec_rawIn_subnormFract_T_1, 1) @[rawFloatFromFN.scala 54:64]
          node _io_out_b_self_rec_rawIn_adjustedExp_T = xor(io_out_b_self_rec_rawIn_normDist, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
          node _io_out_b_self_rec_rawIn_adjustedExp_T_1 = mux(io_out_b_self_rec_rawIn_isZeroExpIn, _io_out_b_self_rec_rawIn_adjustedExp_T, io_out_b_self_rec_rawIn_expIn) @[rawFloatFromFN.scala 56:16]
          node _io_out_b_self_rec_rawIn_adjustedExp_T_2 = mux(io_out_b_self_rec_rawIn_isZeroExpIn, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
          node _io_out_b_self_rec_rawIn_adjustedExp_T_3 = or(UInt<8>("h80"), _io_out_b_self_rec_rawIn_adjustedExp_T_2) @[rawFloatFromFN.scala 60:22]
          node _io_out_b_self_rec_rawIn_adjustedExp_T_4 = add(_io_out_b_self_rec_rawIn_adjustedExp_T_1, _io_out_b_self_rec_rawIn_adjustedExp_T_3) @[rawFloatFromFN.scala 59:15]
          node io_out_b_self_rec_rawIn_adjustedExp = tail(_io_out_b_self_rec_rawIn_adjustedExp_T_4, 1) @[rawFloatFromFN.scala 59:15]
          node io_out_b_self_rec_rawIn_isZero = and(io_out_b_self_rec_rawIn_isZeroExpIn, io_out_b_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 62:34]
          node _io_out_b_self_rec_rawIn_isSpecial_T = bits(io_out_b_self_rec_rawIn_adjustedExp, 8, 7) @[rawFloatFromFN.scala 63:37]
          node io_out_b_self_rec_rawIn_isSpecial = eq(_io_out_b_self_rec_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
          wire io_out_b_self_rec_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
          io_out_b_self_rec_rawIn is invalid @[rawFloatFromFN.scala 65:23]
          node _io_out_b_self_rec_rawIn_out_isNaN_T = eq(io_out_b_self_rec_rawIn_isZeroFractIn, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
          node _io_out_b_self_rec_rawIn_out_isNaN_T_1 = and(io_out_b_self_rec_rawIn_isSpecial, _io_out_b_self_rec_rawIn_out_isNaN_T) @[rawFloatFromFN.scala 66:33]
          io_out_b_self_rec_rawIn.isNaN <= _io_out_b_self_rec_rawIn_out_isNaN_T_1 @[rawFloatFromFN.scala 66:20]
          node _io_out_b_self_rec_rawIn_out_isInf_T = and(io_out_b_self_rec_rawIn_isSpecial, io_out_b_self_rec_rawIn_isZeroFractIn) @[rawFloatFromFN.scala 67:33]
          io_out_b_self_rec_rawIn.isInf <= _io_out_b_self_rec_rawIn_out_isInf_T @[rawFloatFromFN.scala 67:20]
          io_out_b_self_rec_rawIn.isZero <= io_out_b_self_rec_rawIn_isZero @[rawFloatFromFN.scala 68:20]
          io_out_b_self_rec_rawIn.sign <= io_out_b_self_rec_rawIn_sign @[rawFloatFromFN.scala 69:20]
          node _io_out_b_self_rec_rawIn_out_sExp_T = bits(io_out_b_self_rec_rawIn_adjustedExp, 8, 0) @[rawFloatFromFN.scala 70:34]
          node _io_out_b_self_rec_rawIn_out_sExp_T_1 = cvt(_io_out_b_self_rec_rawIn_out_sExp_T) @[rawFloatFromFN.scala 70:48]
          io_out_b_self_rec_rawIn.sExp <= _io_out_b_self_rec_rawIn_out_sExp_T_1 @[rawFloatFromFN.scala 70:20]
          node _io_out_b_self_rec_rawIn_out_sig_T = eq(io_out_b_self_rec_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
          node _io_out_b_self_rec_rawIn_out_sig_T_1 = mux(io_out_b_self_rec_rawIn_isZeroExpIn, io_out_b_self_rec_rawIn_subnormFract, io_out_b_self_rec_rawIn_fractIn) @[rawFloatFromFN.scala 72:42]
          node io_out_b_self_rec_rawIn_out_sig_hi = cat(UInt<1>("h0"), _io_out_b_self_rec_rawIn_out_sig_T) @[Cat.scala 33:92]
          node _io_out_b_self_rec_rawIn_out_sig_T_2 = cat(io_out_b_self_rec_rawIn_out_sig_hi, _io_out_b_self_rec_rawIn_out_sig_T_1) @[Cat.scala 33:92]
          io_out_b_self_rec_rawIn.sig <= _io_out_b_self_rec_rawIn_out_sig_T_2 @[rawFloatFromFN.scala 71:17]
          node _io_out_b_self_rec_T = bits(io_out_b_self_rec_rawIn.sExp, 8, 6) @[recFNFromFN.scala 48:53]
          node _io_out_b_self_rec_T_1 = mux(io_out_b_self_rec_rawIn.isZero, UInt<3>("h0"), _io_out_b_self_rec_T) @[recFNFromFN.scala 48:16]
          node _io_out_b_self_rec_T_2 = mux(io_out_b_self_rec_rawIn.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
          node _io_out_b_self_rec_T_3 = or(_io_out_b_self_rec_T_1, _io_out_b_self_rec_T_2) @[recFNFromFN.scala 48:79]
          node _io_out_b_self_rec_T_4 = bits(io_out_b_self_rec_rawIn.sExp, 5, 0) @[recFNFromFN.scala 50:23]
          node _io_out_b_self_rec_T_5 = bits(io_out_b_self_rec_rawIn.sig, 22, 0) @[recFNFromFN.scala 51:22]
          node io_out_b_self_rec_lo = cat(_io_out_b_self_rec_T_4, _io_out_b_self_rec_T_5) @[Cat.scala 33:92]
          node io_out_b_self_rec_hi = cat(io_out_b_self_rec_rawIn.sign, _io_out_b_self_rec_T_3) @[Cat.scala 33:92]
          node io_out_b_self_rec = cat(io_out_b_self_rec_hi, io_out_b_self_rec_lo) @[Cat.scala 33:92]
          inst io_out_b_m1_resizer of RecFNToRecFN @[Arithmetic.scala 164:32]
          io_out_b_m1_resizer.io.in <= io_out_b_m1_rec @[Arithmetic.scala 165:26]
          io_out_b_m1_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 166:36]
          io_out_b_m1_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 167:38]
          inst io_out_b_m2_resizer of RecFNToRecFN @[Arithmetic.scala 171:32]
          io_out_b_m2_resizer.io.in <= io_out_b_m2_rec @[Arithmetic.scala 172:26]
          io_out_b_m2_resizer.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 173:36]
          io_out_b_m2_resizer.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 174:38]
          inst io_out_b_muladder of MulAddRecFN @[Arithmetic.scala 178:30]
          io_out_b_muladder.io.op <= UInt<1>("h0") @[Arithmetic.scala 180:24]
          io_out_b_muladder.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 181:34]
          io_out_b_muladder.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 182:36]
          io_out_b_muladder.io.a <= io_out_b_m1_resizer.io.out @[Arithmetic.scala 184:23]
          io_out_b_muladder.io.b <= io_out_b_m2_resizer.io.out @[Arithmetic.scala 185:23]
          io_out_b_muladder.io.c <= io_out_b_self_rec @[Arithmetic.scala 186:23]
          wire io_out_b_out : { bits : UInt<32>} @[Arithmetic.scala 189:23]
          node io_out_b_out_bits_rawIn_exp = bits(io_out_b_muladder.io.out, 31, 23) @[rawFloatFromRecFN.scala 50:21]
          node _io_out_b_out_bits_rawIn_isZero_T = bits(io_out_b_out_bits_rawIn_exp, 8, 6) @[rawFloatFromRecFN.scala 51:29]
          node io_out_b_out_bits_rawIn_isZero = eq(_io_out_b_out_bits_rawIn_isZero_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
          node _io_out_b_out_bits_rawIn_isSpecial_T = bits(io_out_b_out_bits_rawIn_exp, 8, 7) @[rawFloatFromRecFN.scala 52:29]
          node io_out_b_out_bits_rawIn_isSpecial = eq(_io_out_b_out_bits_rawIn_isSpecial_T, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
          wire io_out_b_out_bits_rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
          io_out_b_out_bits_rawIn is invalid @[rawFloatFromRecFN.scala 54:23]
          node _io_out_b_out_bits_rawIn_out_isNaN_T = bits(io_out_b_out_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 55:41]
          node _io_out_b_out_bits_rawIn_out_isNaN_T_1 = and(io_out_b_out_bits_rawIn_isSpecial, _io_out_b_out_bits_rawIn_out_isNaN_T) @[rawFloatFromRecFN.scala 55:33]
          io_out_b_out_bits_rawIn.isNaN <= _io_out_b_out_bits_rawIn_out_isNaN_T_1 @[rawFloatFromRecFN.scala 55:20]
          node _io_out_b_out_bits_rawIn_out_isInf_T = bits(io_out_b_out_bits_rawIn_exp, 6, 6) @[rawFloatFromRecFN.scala 56:41]
          node _io_out_b_out_bits_rawIn_out_isInf_T_1 = eq(_io_out_b_out_bits_rawIn_out_isInf_T, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
          node _io_out_b_out_bits_rawIn_out_isInf_T_2 = and(io_out_b_out_bits_rawIn_isSpecial, _io_out_b_out_bits_rawIn_out_isInf_T_1) @[rawFloatFromRecFN.scala 56:33]
          io_out_b_out_bits_rawIn.isInf <= _io_out_b_out_bits_rawIn_out_isInf_T_2 @[rawFloatFromRecFN.scala 56:20]
          io_out_b_out_bits_rawIn.isZero <= io_out_b_out_bits_rawIn_isZero @[rawFloatFromRecFN.scala 57:20]
          node _io_out_b_out_bits_rawIn_out_sign_T = bits(io_out_b_muladder.io.out, 32, 32) @[rawFloatFromRecFN.scala 58:25]
          io_out_b_out_bits_rawIn.sign <= _io_out_b_out_bits_rawIn_out_sign_T @[rawFloatFromRecFN.scala 58:20]
          node _io_out_b_out_bits_rawIn_out_sExp_T = cvt(io_out_b_out_bits_rawIn_exp) @[rawFloatFromRecFN.scala 59:27]
          io_out_b_out_bits_rawIn.sExp <= _io_out_b_out_bits_rawIn_out_sExp_T @[rawFloatFromRecFN.scala 59:20]
          node _io_out_b_out_bits_rawIn_out_sig_T = eq(io_out_b_out_bits_rawIn_isZero, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
          node _io_out_b_out_bits_rawIn_out_sig_T_1 = bits(io_out_b_muladder.io.out, 22, 0) @[rawFloatFromRecFN.scala 60:51]
          node io_out_b_out_bits_rawIn_out_sig_hi = cat(UInt<1>("h0"), _io_out_b_out_bits_rawIn_out_sig_T) @[Cat.scala 33:92]
          node _io_out_b_out_bits_rawIn_out_sig_T_2 = cat(io_out_b_out_bits_rawIn_out_sig_hi, _io_out_b_out_bits_rawIn_out_sig_T_1) @[Cat.scala 33:92]
          io_out_b_out_bits_rawIn.sig <= _io_out_b_out_bits_rawIn_out_sig_T_2 @[rawFloatFromRecFN.scala 60:20]
          node io_out_b_out_bits_isSubnormal = lt(io_out_b_out_bits_rawIn.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 50:39]
          node _io_out_b_out_bits_denormShiftDist_T = bits(io_out_b_out_bits_rawIn.sExp, 4, 0) @[fNFromRecFN.scala 51:51]
          node _io_out_b_out_bits_denormShiftDist_T_1 = sub(UInt<1>("h1"), _io_out_b_out_bits_denormShiftDist_T) @[fNFromRecFN.scala 51:39]
          node io_out_b_out_bits_denormShiftDist = tail(_io_out_b_out_bits_denormShiftDist_T_1, 1) @[fNFromRecFN.scala 51:39]
          node _io_out_b_out_bits_denormFract_T = shr(io_out_b_out_bits_rawIn.sig, 1) @[fNFromRecFN.scala 52:38]
          node _io_out_b_out_bits_denormFract_T_1 = dshr(_io_out_b_out_bits_denormFract_T, io_out_b_out_bits_denormShiftDist) @[fNFromRecFN.scala 52:42]
          node io_out_b_out_bits_denormFract = bits(_io_out_b_out_bits_denormFract_T_1, 22, 0) @[fNFromRecFN.scala 52:60]
          node _io_out_b_out_bits_expOut_T = bits(io_out_b_out_bits_rawIn.sExp, 7, 0) @[fNFromRecFN.scala 57:27]
          node _io_out_b_out_bits_expOut_T_1 = sub(_io_out_b_out_bits_expOut_T, UInt<8>("h81")) @[fNFromRecFN.scala 57:45]
          node _io_out_b_out_bits_expOut_T_2 = tail(_io_out_b_out_bits_expOut_T_1, 1) @[fNFromRecFN.scala 57:45]
          node _io_out_b_out_bits_expOut_T_3 = mux(io_out_b_out_bits_isSubnormal, UInt<1>("h0"), _io_out_b_out_bits_expOut_T_2) @[fNFromRecFN.scala 55:16]
          node _io_out_b_out_bits_expOut_T_4 = or(io_out_b_out_bits_rawIn.isNaN, io_out_b_out_bits_rawIn.isInf) @[fNFromRecFN.scala 59:44]
          node _io_out_b_out_bits_expOut_T_5 = bits(_io_out_b_out_bits_expOut_T_4, 0, 0) @[Bitwise.scala 77:15]
          node _io_out_b_out_bits_expOut_T_6 = mux(_io_out_b_out_bits_expOut_T_5, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
          node io_out_b_out_bits_expOut = or(_io_out_b_out_bits_expOut_T_3, _io_out_b_out_bits_expOut_T_6) @[fNFromRecFN.scala 59:15]
          node _io_out_b_out_bits_fractOut_T = bits(io_out_b_out_bits_rawIn.sig, 22, 0) @[fNFromRecFN.scala 63:52]
          node _io_out_b_out_bits_fractOut_T_1 = mux(io_out_b_out_bits_rawIn.isInf, UInt<1>("h0"), _io_out_b_out_bits_fractOut_T) @[fNFromRecFN.scala 63:20]
          node io_out_b_out_bits_fractOut = mux(io_out_b_out_bits_isSubnormal, io_out_b_out_bits_denormFract, _io_out_b_out_bits_fractOut_T_1) @[fNFromRecFN.scala 61:16]
          node io_out_b_out_bits_hi = cat(io_out_b_out_bits_rawIn.sign, io_out_b_out_bits_expOut) @[Cat.scala 33:92]
          node _io_out_b_out_bits_T = cat(io_out_b_out_bits_hi, io_out_b_out_bits_fractOut) @[Cat.scala 33:92]
          io_out_b_out.bits <= _io_out_b_out_bits_T @[Arithmetic.scala 190:18]
          io.out_b <= io_out_b_out @[PE.scala 96:16]
          c1 <= io.in_d @[PE.scala 97:10]
        else :
          io.out_c <= c2 @[PE.scala 99:16]
          wire _io_out_b_WIRE_2 : { bits : UInt<32>} @[PE.scala 100:39]
          wire _io_out_b_WIRE_3 : UInt<32> @[PE.scala 100:39]
          _io_out_b_WIRE_3 <= c1.bits @[PE.scala 100:39]
          node _io_out_b_T_1 = bits(_io_out_b_WIRE_3, 31, 0) @[PE.scala 100:39]
          _io_out_b_WIRE_2.bits <= _io_out_b_T_1 @[PE.scala 100:39]
          node io_out_b_m1_rec_rawIn_sign_1 = bits(io.in_a.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
          node io_out_b_m1_rec_rawIn_expIn_1 = bits(io.in_a.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
          node io_out_b_m1_rec_rawIn_fractIn_1 = bits(io.in_a.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
          node io_out_b_m1_rec_rawIn_isZeroExpIn_1 = eq(io_out_b_m1_rec_rawIn_expIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
          node io_out_b_m1_rec_rawIn_isZeroFractIn_1 = eq(io_out_b_m1_rec_rawIn_fractIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
          node _io_out_b_m1_rec_rawIn_normDist_T_44 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 0, 0) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_45 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 1, 1) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_46 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 2, 2) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_47 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 3, 3) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_48 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 4, 4) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_49 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 5, 5) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_50 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 6, 6) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_51 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 7, 7) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_52 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 8, 8) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_53 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 9, 9) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_54 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 10, 10) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_55 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 11, 11) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_56 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 12, 12) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_57 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 13, 13) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_58 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 14, 14) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_59 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 15, 15) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_60 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 16, 16) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_61 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 17, 17) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_62 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 18, 18) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_63 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 19, 19) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_64 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 20, 20) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_65 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 21, 21) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_66 = bits(io_out_b_m1_rec_rawIn_fractIn_1, 22, 22) @[primitives.scala 92:52]
          node _io_out_b_m1_rec_rawIn_normDist_T_67 = mux(_io_out_b_m1_rec_rawIn_normDist_T_45, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_68 = mux(_io_out_b_m1_rec_rawIn_normDist_T_46, UInt<5>("h14"), _io_out_b_m1_rec_rawIn_normDist_T_67) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_69 = mux(_io_out_b_m1_rec_rawIn_normDist_T_47, UInt<5>("h13"), _io_out_b_m1_rec_rawIn_normDist_T_68) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_70 = mux(_io_out_b_m1_rec_rawIn_normDist_T_48, UInt<5>("h12"), _io_out_b_m1_rec_rawIn_normDist_T_69) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_71 = mux(_io_out_b_m1_rec_rawIn_normDist_T_49, UInt<5>("h11"), _io_out_b_m1_rec_rawIn_normDist_T_70) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_72 = mux(_io_out_b_m1_rec_rawIn_normDist_T_50, UInt<5>("h10"), _io_out_b_m1_rec_rawIn_normDist_T_71) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_73 = mux(_io_out_b_m1_rec_rawIn_normDist_T_51, UInt<4>("hf"), _io_out_b_m1_rec_rawIn_normDist_T_72) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_74 = mux(_io_out_b_m1_rec_rawIn_normDist_T_52, UInt<4>("he"), _io_out_b_m1_rec_rawIn_normDist_T_73) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_75 = mux(_io_out_b_m1_rec_rawIn_normDist_T_53, UInt<4>("hd"), _io_out_b_m1_rec_rawIn_normDist_T_74) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_76 = mux(_io_out_b_m1_rec_rawIn_normDist_T_54, UInt<4>("hc"), _io_out_b_m1_rec_rawIn_normDist_T_75) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_77 = mux(_io_out_b_m1_rec_rawIn_normDist_T_55, UInt<4>("hb"), _io_out_b_m1_rec_rawIn_normDist_T_76) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_78 = mux(_io_out_b_m1_rec_rawIn_normDist_T_56, UInt<4>("ha"), _io_out_b_m1_rec_rawIn_normDist_T_77) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_79 = mux(_io_out_b_m1_rec_rawIn_normDist_T_57, UInt<4>("h9"), _io_out_b_m1_rec_rawIn_normDist_T_78) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_80 = mux(_io_out_b_m1_rec_rawIn_normDist_T_58, UInt<4>("h8"), _io_out_b_m1_rec_rawIn_normDist_T_79) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_81 = mux(_io_out_b_m1_rec_rawIn_normDist_T_59, UInt<3>("h7"), _io_out_b_m1_rec_rawIn_normDist_T_80) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_82 = mux(_io_out_b_m1_rec_rawIn_normDist_T_60, UInt<3>("h6"), _io_out_b_m1_rec_rawIn_normDist_T_81) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_83 = mux(_io_out_b_m1_rec_rawIn_normDist_T_61, UInt<3>("h5"), _io_out_b_m1_rec_rawIn_normDist_T_82) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_84 = mux(_io_out_b_m1_rec_rawIn_normDist_T_62, UInt<3>("h4"), _io_out_b_m1_rec_rawIn_normDist_T_83) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_85 = mux(_io_out_b_m1_rec_rawIn_normDist_T_63, UInt<2>("h3"), _io_out_b_m1_rec_rawIn_normDist_T_84) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_86 = mux(_io_out_b_m1_rec_rawIn_normDist_T_64, UInt<2>("h2"), _io_out_b_m1_rec_rawIn_normDist_T_85) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_normDist_T_87 = mux(_io_out_b_m1_rec_rawIn_normDist_T_65, UInt<1>("h1"), _io_out_b_m1_rec_rawIn_normDist_T_86) @[Mux.scala 47:70]
          node io_out_b_m1_rec_rawIn_normDist_1 = mux(_io_out_b_m1_rec_rawIn_normDist_T_66, UInt<1>("h0"), _io_out_b_m1_rec_rawIn_normDist_T_87) @[Mux.scala 47:70]
          node _io_out_b_m1_rec_rawIn_subnormFract_T_2 = dshl(io_out_b_m1_rec_rawIn_fractIn_1, io_out_b_m1_rec_rawIn_normDist_1) @[rawFloatFromFN.scala 54:36]
          node _io_out_b_m1_rec_rawIn_subnormFract_T_3 = bits(_io_out_b_m1_rec_rawIn_subnormFract_T_2, 21, 0) @[rawFloatFromFN.scala 54:47]
          node io_out_b_m1_rec_rawIn_subnormFract_1 = shl(_io_out_b_m1_rec_rawIn_subnormFract_T_3, 1) @[rawFloatFromFN.scala 54:64]
          node _io_out_b_m1_rec_rawIn_adjustedExp_T_5 = xor(io_out_b_m1_rec_rawIn_normDist_1, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
          node _io_out_b_m1_rec_rawIn_adjustedExp_T_6 = mux(io_out_b_m1_rec_rawIn_isZeroExpIn_1, _io_out_b_m1_rec_rawIn_adjustedExp_T_5, io_out_b_m1_rec_rawIn_expIn_1) @[rawFloatFromFN.scala 56:16]
          node _io_out_b_m1_rec_rawIn_adjustedExp_T_7 = mux(io_out_b_m1_rec_rawIn_isZeroExpIn_1, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
          node _io_out_b_m1_rec_rawIn_adjustedExp_T_8 = or(UInt<8>("h80"), _io_out_b_m1_rec_rawIn_adjustedExp_T_7) @[rawFloatFromFN.scala 60:22]
          node _io_out_b_m1_rec_rawIn_adjustedExp_T_9 = add(_io_out_b_m1_rec_rawIn_adjustedExp_T_6, _io_out_b_m1_rec_rawIn_adjustedExp_T_8) @[rawFloatFromFN.scala 59:15]
          node io_out_b_m1_rec_rawIn_adjustedExp_1 = tail(_io_out_b_m1_rec_rawIn_adjustedExp_T_9, 1) @[rawFloatFromFN.scala 59:15]
          node io_out_b_m1_rec_rawIn_isZero_1 = and(io_out_b_m1_rec_rawIn_isZeroExpIn_1, io_out_b_m1_rec_rawIn_isZeroFractIn_1) @[rawFloatFromFN.scala 62:34]
          node _io_out_b_m1_rec_rawIn_isSpecial_T_1 = bits(io_out_b_m1_rec_rawIn_adjustedExp_1, 8, 7) @[rawFloatFromFN.scala 63:37]
          node io_out_b_m1_rec_rawIn_isSpecial_1 = eq(_io_out_b_m1_rec_rawIn_isSpecial_T_1, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
          wire io_out_b_m1_rec_rawIn_1 : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
          io_out_b_m1_rec_rawIn_1 is invalid @[rawFloatFromFN.scala 65:23]
          node _io_out_b_m1_rec_rawIn_out_isNaN_T_2 = eq(io_out_b_m1_rec_rawIn_isZeroFractIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
          node _io_out_b_m1_rec_rawIn_out_isNaN_T_3 = and(io_out_b_m1_rec_rawIn_isSpecial_1, _io_out_b_m1_rec_rawIn_out_isNaN_T_2) @[rawFloatFromFN.scala 66:33]
          io_out_b_m1_rec_rawIn_1.isNaN <= _io_out_b_m1_rec_rawIn_out_isNaN_T_3 @[rawFloatFromFN.scala 66:20]
          node _io_out_b_m1_rec_rawIn_out_isInf_T_1 = and(io_out_b_m1_rec_rawIn_isSpecial_1, io_out_b_m1_rec_rawIn_isZeroFractIn_1) @[rawFloatFromFN.scala 67:33]
          io_out_b_m1_rec_rawIn_1.isInf <= _io_out_b_m1_rec_rawIn_out_isInf_T_1 @[rawFloatFromFN.scala 67:20]
          io_out_b_m1_rec_rawIn_1.isZero <= io_out_b_m1_rec_rawIn_isZero_1 @[rawFloatFromFN.scala 68:20]
          io_out_b_m1_rec_rawIn_1.sign <= io_out_b_m1_rec_rawIn_sign_1 @[rawFloatFromFN.scala 69:20]
          node _io_out_b_m1_rec_rawIn_out_sExp_T_2 = bits(io_out_b_m1_rec_rawIn_adjustedExp_1, 8, 0) @[rawFloatFromFN.scala 70:34]
          node _io_out_b_m1_rec_rawIn_out_sExp_T_3 = cvt(_io_out_b_m1_rec_rawIn_out_sExp_T_2) @[rawFloatFromFN.scala 70:48]
          io_out_b_m1_rec_rawIn_1.sExp <= _io_out_b_m1_rec_rawIn_out_sExp_T_3 @[rawFloatFromFN.scala 70:20]
          node _io_out_b_m1_rec_rawIn_out_sig_T_3 = eq(io_out_b_m1_rec_rawIn_isZero_1, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
          node _io_out_b_m1_rec_rawIn_out_sig_T_4 = mux(io_out_b_m1_rec_rawIn_isZeroExpIn_1, io_out_b_m1_rec_rawIn_subnormFract_1, io_out_b_m1_rec_rawIn_fractIn_1) @[rawFloatFromFN.scala 72:42]
          node io_out_b_m1_rec_rawIn_out_sig_hi_1 = cat(UInt<1>("h0"), _io_out_b_m1_rec_rawIn_out_sig_T_3) @[Cat.scala 33:92]
          node _io_out_b_m1_rec_rawIn_out_sig_T_5 = cat(io_out_b_m1_rec_rawIn_out_sig_hi_1, _io_out_b_m1_rec_rawIn_out_sig_T_4) @[Cat.scala 33:92]
          io_out_b_m1_rec_rawIn_1.sig <= _io_out_b_m1_rec_rawIn_out_sig_T_5 @[rawFloatFromFN.scala 71:17]
          node _io_out_b_m1_rec_T_6 = bits(io_out_b_m1_rec_rawIn_1.sExp, 8, 6) @[recFNFromFN.scala 48:53]
          node _io_out_b_m1_rec_T_7 = mux(io_out_b_m1_rec_rawIn_1.isZero, UInt<3>("h0"), _io_out_b_m1_rec_T_6) @[recFNFromFN.scala 48:16]
          node _io_out_b_m1_rec_T_8 = mux(io_out_b_m1_rec_rawIn_1.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
          node _io_out_b_m1_rec_T_9 = or(_io_out_b_m1_rec_T_7, _io_out_b_m1_rec_T_8) @[recFNFromFN.scala 48:79]
          node _io_out_b_m1_rec_T_10 = bits(io_out_b_m1_rec_rawIn_1.sExp, 5, 0) @[recFNFromFN.scala 50:23]
          node _io_out_b_m1_rec_T_11 = bits(io_out_b_m1_rec_rawIn_1.sig, 22, 0) @[recFNFromFN.scala 51:22]
          node io_out_b_m1_rec_lo_1 = cat(_io_out_b_m1_rec_T_10, _io_out_b_m1_rec_T_11) @[Cat.scala 33:92]
          node io_out_b_m1_rec_hi_1 = cat(io_out_b_m1_rec_rawIn_1.sign, _io_out_b_m1_rec_T_9) @[Cat.scala 33:92]
          node io_out_b_m1_rec_1 = cat(io_out_b_m1_rec_hi_1, io_out_b_m1_rec_lo_1) @[Cat.scala 33:92]
          node io_out_b_m2_rec_rawIn_sign_1 = bits(_io_out_b_WIRE_2.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
          node io_out_b_m2_rec_rawIn_expIn_1 = bits(_io_out_b_WIRE_2.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
          node io_out_b_m2_rec_rawIn_fractIn_1 = bits(_io_out_b_WIRE_2.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
          node io_out_b_m2_rec_rawIn_isZeroExpIn_1 = eq(io_out_b_m2_rec_rawIn_expIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
          node io_out_b_m2_rec_rawIn_isZeroFractIn_1 = eq(io_out_b_m2_rec_rawIn_fractIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
          node _io_out_b_m2_rec_rawIn_normDist_T_44 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 0, 0) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_45 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 1, 1) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_46 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 2, 2) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_47 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 3, 3) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_48 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 4, 4) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_49 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 5, 5) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_50 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 6, 6) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_51 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 7, 7) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_52 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 8, 8) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_53 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 9, 9) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_54 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 10, 10) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_55 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 11, 11) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_56 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 12, 12) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_57 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 13, 13) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_58 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 14, 14) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_59 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 15, 15) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_60 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 16, 16) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_61 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 17, 17) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_62 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 18, 18) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_63 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 19, 19) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_64 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 20, 20) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_65 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 21, 21) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_66 = bits(io_out_b_m2_rec_rawIn_fractIn_1, 22, 22) @[primitives.scala 92:52]
          node _io_out_b_m2_rec_rawIn_normDist_T_67 = mux(_io_out_b_m2_rec_rawIn_normDist_T_45, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_68 = mux(_io_out_b_m2_rec_rawIn_normDist_T_46, UInt<5>("h14"), _io_out_b_m2_rec_rawIn_normDist_T_67) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_69 = mux(_io_out_b_m2_rec_rawIn_normDist_T_47, UInt<5>("h13"), _io_out_b_m2_rec_rawIn_normDist_T_68) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_70 = mux(_io_out_b_m2_rec_rawIn_normDist_T_48, UInt<5>("h12"), _io_out_b_m2_rec_rawIn_normDist_T_69) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_71 = mux(_io_out_b_m2_rec_rawIn_normDist_T_49, UInt<5>("h11"), _io_out_b_m2_rec_rawIn_normDist_T_70) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_72 = mux(_io_out_b_m2_rec_rawIn_normDist_T_50, UInt<5>("h10"), _io_out_b_m2_rec_rawIn_normDist_T_71) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_73 = mux(_io_out_b_m2_rec_rawIn_normDist_T_51, UInt<4>("hf"), _io_out_b_m2_rec_rawIn_normDist_T_72) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_74 = mux(_io_out_b_m2_rec_rawIn_normDist_T_52, UInt<4>("he"), _io_out_b_m2_rec_rawIn_normDist_T_73) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_75 = mux(_io_out_b_m2_rec_rawIn_normDist_T_53, UInt<4>("hd"), _io_out_b_m2_rec_rawIn_normDist_T_74) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_76 = mux(_io_out_b_m2_rec_rawIn_normDist_T_54, UInt<4>("hc"), _io_out_b_m2_rec_rawIn_normDist_T_75) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_77 = mux(_io_out_b_m2_rec_rawIn_normDist_T_55, UInt<4>("hb"), _io_out_b_m2_rec_rawIn_normDist_T_76) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_78 = mux(_io_out_b_m2_rec_rawIn_normDist_T_56, UInt<4>("ha"), _io_out_b_m2_rec_rawIn_normDist_T_77) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_79 = mux(_io_out_b_m2_rec_rawIn_normDist_T_57, UInt<4>("h9"), _io_out_b_m2_rec_rawIn_normDist_T_78) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_80 = mux(_io_out_b_m2_rec_rawIn_normDist_T_58, UInt<4>("h8"), _io_out_b_m2_rec_rawIn_normDist_T_79) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_81 = mux(_io_out_b_m2_rec_rawIn_normDist_T_59, UInt<3>("h7"), _io_out_b_m2_rec_rawIn_normDist_T_80) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_82 = mux(_io_out_b_m2_rec_rawIn_normDist_T_60, UInt<3>("h6"), _io_out_b_m2_rec_rawIn_normDist_T_81) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_83 = mux(_io_out_b_m2_rec_rawIn_normDist_T_61, UInt<3>("h5"), _io_out_b_m2_rec_rawIn_normDist_T_82) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_84 = mux(_io_out_b_m2_rec_rawIn_normDist_T_62, UInt<3>("h4"), _io_out_b_m2_rec_rawIn_normDist_T_83) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_85 = mux(_io_out_b_m2_rec_rawIn_normDist_T_63, UInt<2>("h3"), _io_out_b_m2_rec_rawIn_normDist_T_84) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_86 = mux(_io_out_b_m2_rec_rawIn_normDist_T_64, UInt<2>("h2"), _io_out_b_m2_rec_rawIn_normDist_T_85) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_normDist_T_87 = mux(_io_out_b_m2_rec_rawIn_normDist_T_65, UInt<1>("h1"), _io_out_b_m2_rec_rawIn_normDist_T_86) @[Mux.scala 47:70]
          node io_out_b_m2_rec_rawIn_normDist_1 = mux(_io_out_b_m2_rec_rawIn_normDist_T_66, UInt<1>("h0"), _io_out_b_m2_rec_rawIn_normDist_T_87) @[Mux.scala 47:70]
          node _io_out_b_m2_rec_rawIn_subnormFract_T_2 = dshl(io_out_b_m2_rec_rawIn_fractIn_1, io_out_b_m2_rec_rawIn_normDist_1) @[rawFloatFromFN.scala 54:36]
          node _io_out_b_m2_rec_rawIn_subnormFract_T_3 = bits(_io_out_b_m2_rec_rawIn_subnormFract_T_2, 21, 0) @[rawFloatFromFN.scala 54:47]
          node io_out_b_m2_rec_rawIn_subnormFract_1 = shl(_io_out_b_m2_rec_rawIn_subnormFract_T_3, 1) @[rawFloatFromFN.scala 54:64]
          node _io_out_b_m2_rec_rawIn_adjustedExp_T_5 = xor(io_out_b_m2_rec_rawIn_normDist_1, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
          node _io_out_b_m2_rec_rawIn_adjustedExp_T_6 = mux(io_out_b_m2_rec_rawIn_isZeroExpIn_1, _io_out_b_m2_rec_rawIn_adjustedExp_T_5, io_out_b_m2_rec_rawIn_expIn_1) @[rawFloatFromFN.scala 56:16]
          node _io_out_b_m2_rec_rawIn_adjustedExp_T_7 = mux(io_out_b_m2_rec_rawIn_isZeroExpIn_1, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
          node _io_out_b_m2_rec_rawIn_adjustedExp_T_8 = or(UInt<8>("h80"), _io_out_b_m2_rec_rawIn_adjustedExp_T_7) @[rawFloatFromFN.scala 60:22]
          node _io_out_b_m2_rec_rawIn_adjustedExp_T_9 = add(_io_out_b_m2_rec_rawIn_adjustedExp_T_6, _io_out_b_m2_rec_rawIn_adjustedExp_T_8) @[rawFloatFromFN.scala 59:15]
          node io_out_b_m2_rec_rawIn_adjustedExp_1 = tail(_io_out_b_m2_rec_rawIn_adjustedExp_T_9, 1) @[rawFloatFromFN.scala 59:15]
          node io_out_b_m2_rec_rawIn_isZero_1 = and(io_out_b_m2_rec_rawIn_isZeroExpIn_1, io_out_b_m2_rec_rawIn_isZeroFractIn_1) @[rawFloatFromFN.scala 62:34]
          node _io_out_b_m2_rec_rawIn_isSpecial_T_1 = bits(io_out_b_m2_rec_rawIn_adjustedExp_1, 8, 7) @[rawFloatFromFN.scala 63:37]
          node io_out_b_m2_rec_rawIn_isSpecial_1 = eq(_io_out_b_m2_rec_rawIn_isSpecial_T_1, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
          wire io_out_b_m2_rec_rawIn_1 : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
          io_out_b_m2_rec_rawIn_1 is invalid @[rawFloatFromFN.scala 65:23]
          node _io_out_b_m2_rec_rawIn_out_isNaN_T_2 = eq(io_out_b_m2_rec_rawIn_isZeroFractIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
          node _io_out_b_m2_rec_rawIn_out_isNaN_T_3 = and(io_out_b_m2_rec_rawIn_isSpecial_1, _io_out_b_m2_rec_rawIn_out_isNaN_T_2) @[rawFloatFromFN.scala 66:33]
          io_out_b_m2_rec_rawIn_1.isNaN <= _io_out_b_m2_rec_rawIn_out_isNaN_T_3 @[rawFloatFromFN.scala 66:20]
          node _io_out_b_m2_rec_rawIn_out_isInf_T_1 = and(io_out_b_m2_rec_rawIn_isSpecial_1, io_out_b_m2_rec_rawIn_isZeroFractIn_1) @[rawFloatFromFN.scala 67:33]
          io_out_b_m2_rec_rawIn_1.isInf <= _io_out_b_m2_rec_rawIn_out_isInf_T_1 @[rawFloatFromFN.scala 67:20]
          io_out_b_m2_rec_rawIn_1.isZero <= io_out_b_m2_rec_rawIn_isZero_1 @[rawFloatFromFN.scala 68:20]
          io_out_b_m2_rec_rawIn_1.sign <= io_out_b_m2_rec_rawIn_sign_1 @[rawFloatFromFN.scala 69:20]
          node _io_out_b_m2_rec_rawIn_out_sExp_T_2 = bits(io_out_b_m2_rec_rawIn_adjustedExp_1, 8, 0) @[rawFloatFromFN.scala 70:34]
          node _io_out_b_m2_rec_rawIn_out_sExp_T_3 = cvt(_io_out_b_m2_rec_rawIn_out_sExp_T_2) @[rawFloatFromFN.scala 70:48]
          io_out_b_m2_rec_rawIn_1.sExp <= _io_out_b_m2_rec_rawIn_out_sExp_T_3 @[rawFloatFromFN.scala 70:20]
          node _io_out_b_m2_rec_rawIn_out_sig_T_3 = eq(io_out_b_m2_rec_rawIn_isZero_1, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
          node _io_out_b_m2_rec_rawIn_out_sig_T_4 = mux(io_out_b_m2_rec_rawIn_isZeroExpIn_1, io_out_b_m2_rec_rawIn_subnormFract_1, io_out_b_m2_rec_rawIn_fractIn_1) @[rawFloatFromFN.scala 72:42]
          node io_out_b_m2_rec_rawIn_out_sig_hi_1 = cat(UInt<1>("h0"), _io_out_b_m2_rec_rawIn_out_sig_T_3) @[Cat.scala 33:92]
          node _io_out_b_m2_rec_rawIn_out_sig_T_5 = cat(io_out_b_m2_rec_rawIn_out_sig_hi_1, _io_out_b_m2_rec_rawIn_out_sig_T_4) @[Cat.scala 33:92]
          io_out_b_m2_rec_rawIn_1.sig <= _io_out_b_m2_rec_rawIn_out_sig_T_5 @[rawFloatFromFN.scala 71:17]
          node _io_out_b_m2_rec_T_6 = bits(io_out_b_m2_rec_rawIn_1.sExp, 8, 6) @[recFNFromFN.scala 48:53]
          node _io_out_b_m2_rec_T_7 = mux(io_out_b_m2_rec_rawIn_1.isZero, UInt<3>("h0"), _io_out_b_m2_rec_T_6) @[recFNFromFN.scala 48:16]
          node _io_out_b_m2_rec_T_8 = mux(io_out_b_m2_rec_rawIn_1.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
          node _io_out_b_m2_rec_T_9 = or(_io_out_b_m2_rec_T_7, _io_out_b_m2_rec_T_8) @[recFNFromFN.scala 48:79]
          node _io_out_b_m2_rec_T_10 = bits(io_out_b_m2_rec_rawIn_1.sExp, 5, 0) @[recFNFromFN.scala 50:23]
          node _io_out_b_m2_rec_T_11 = bits(io_out_b_m2_rec_rawIn_1.sig, 22, 0) @[recFNFromFN.scala 51:22]
          node io_out_b_m2_rec_lo_1 = cat(_io_out_b_m2_rec_T_10, _io_out_b_m2_rec_T_11) @[Cat.scala 33:92]
          node io_out_b_m2_rec_hi_1 = cat(io_out_b_m2_rec_rawIn_1.sign, _io_out_b_m2_rec_T_9) @[Cat.scala 33:92]
          node io_out_b_m2_rec_1 = cat(io_out_b_m2_rec_hi_1, io_out_b_m2_rec_lo_1) @[Cat.scala 33:92]
          node io_out_b_self_rec_rawIn_sign_1 = bits(io.in_b.bits, 31, 31) @[rawFloatFromFN.scala 46:22]
          node io_out_b_self_rec_rawIn_expIn_1 = bits(io.in_b.bits, 30, 23) @[rawFloatFromFN.scala 47:23]
          node io_out_b_self_rec_rawIn_fractIn_1 = bits(io.in_b.bits, 22, 0) @[rawFloatFromFN.scala 48:25]
          node io_out_b_self_rec_rawIn_isZeroExpIn_1 = eq(io_out_b_self_rec_rawIn_expIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
          node io_out_b_self_rec_rawIn_isZeroFractIn_1 = eq(io_out_b_self_rec_rawIn_fractIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
          node _io_out_b_self_rec_rawIn_normDist_T_44 = bits(io_out_b_self_rec_rawIn_fractIn_1, 0, 0) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_45 = bits(io_out_b_self_rec_rawIn_fractIn_1, 1, 1) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_46 = bits(io_out_b_self_rec_rawIn_fractIn_1, 2, 2) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_47 = bits(io_out_b_self_rec_rawIn_fractIn_1, 3, 3) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_48 = bits(io_out_b_self_rec_rawIn_fractIn_1, 4, 4) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_49 = bits(io_out_b_self_rec_rawIn_fractIn_1, 5, 5) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_50 = bits(io_out_b_self_rec_rawIn_fractIn_1, 6, 6) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_51 = bits(io_out_b_self_rec_rawIn_fractIn_1, 7, 7) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_52 = bits(io_out_b_self_rec_rawIn_fractIn_1, 8, 8) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_53 = bits(io_out_b_self_rec_rawIn_fractIn_1, 9, 9) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_54 = bits(io_out_b_self_rec_rawIn_fractIn_1, 10, 10) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_55 = bits(io_out_b_self_rec_rawIn_fractIn_1, 11, 11) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_56 = bits(io_out_b_self_rec_rawIn_fractIn_1, 12, 12) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_57 = bits(io_out_b_self_rec_rawIn_fractIn_1, 13, 13) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_58 = bits(io_out_b_self_rec_rawIn_fractIn_1, 14, 14) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_59 = bits(io_out_b_self_rec_rawIn_fractIn_1, 15, 15) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_60 = bits(io_out_b_self_rec_rawIn_fractIn_1, 16, 16) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_61 = bits(io_out_b_self_rec_rawIn_fractIn_1, 17, 17) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_62 = bits(io_out_b_self_rec_rawIn_fractIn_1, 18, 18) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_63 = bits(io_out_b_self_rec_rawIn_fractIn_1, 19, 19) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_64 = bits(io_out_b_self_rec_rawIn_fractIn_1, 20, 20) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_65 = bits(io_out_b_self_rec_rawIn_fractIn_1, 21, 21) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_66 = bits(io_out_b_self_rec_rawIn_fractIn_1, 22, 22) @[primitives.scala 92:52]
          node _io_out_b_self_rec_rawIn_normDist_T_67 = mux(_io_out_b_self_rec_rawIn_normDist_T_45, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_68 = mux(_io_out_b_self_rec_rawIn_normDist_T_46, UInt<5>("h14"), _io_out_b_self_rec_rawIn_normDist_T_67) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_69 = mux(_io_out_b_self_rec_rawIn_normDist_T_47, UInt<5>("h13"), _io_out_b_self_rec_rawIn_normDist_T_68) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_70 = mux(_io_out_b_self_rec_rawIn_normDist_T_48, UInt<5>("h12"), _io_out_b_self_rec_rawIn_normDist_T_69) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_71 = mux(_io_out_b_self_rec_rawIn_normDist_T_49, UInt<5>("h11"), _io_out_b_self_rec_rawIn_normDist_T_70) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_72 = mux(_io_out_b_self_rec_rawIn_normDist_T_50, UInt<5>("h10"), _io_out_b_self_rec_rawIn_normDist_T_71) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_73 = mux(_io_out_b_self_rec_rawIn_normDist_T_51, UInt<4>("hf"), _io_out_b_self_rec_rawIn_normDist_T_72) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_74 = mux(_io_out_b_self_rec_rawIn_normDist_T_52, UInt<4>("he"), _io_out_b_self_rec_rawIn_normDist_T_73) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_75 = mux(_io_out_b_self_rec_rawIn_normDist_T_53, UInt<4>("hd"), _io_out_b_self_rec_rawIn_normDist_T_74) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_76 = mux(_io_out_b_self_rec_rawIn_normDist_T_54, UInt<4>("hc"), _io_out_b_self_rec_rawIn_normDist_T_75) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_77 = mux(_io_out_b_self_rec_rawIn_normDist_T_55, UInt<4>("hb"), _io_out_b_self_rec_rawIn_normDist_T_76) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_78 = mux(_io_out_b_self_rec_rawIn_normDist_T_56, UInt<4>("ha"), _io_out_b_self_rec_rawIn_normDist_T_77) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_79 = mux(_io_out_b_self_rec_rawIn_normDist_T_57, UInt<4>("h9"), _io_out_b_self_rec_rawIn_normDist_T_78) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_80 = mux(_io_out_b_self_rec_rawIn_normDist_T_58, UInt<4>("h8"), _io_out_b_self_rec_rawIn_normDist_T_79) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_81 = mux(_io_out_b_self_rec_rawIn_normDist_T_59, UInt<3>("h7"), _io_out_b_self_rec_rawIn_normDist_T_80) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_82 = mux(_io_out_b_self_rec_rawIn_normDist_T_60, UInt<3>("h6"), _io_out_b_self_rec_rawIn_normDist_T_81) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_83 = mux(_io_out_b_self_rec_rawIn_normDist_T_61, UInt<3>("h5"), _io_out_b_self_rec_rawIn_normDist_T_82) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_84 = mux(_io_out_b_self_rec_rawIn_normDist_T_62, UInt<3>("h4"), _io_out_b_self_rec_rawIn_normDist_T_83) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_85 = mux(_io_out_b_self_rec_rawIn_normDist_T_63, UInt<2>("h3"), _io_out_b_self_rec_rawIn_normDist_T_84) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_86 = mux(_io_out_b_self_rec_rawIn_normDist_T_64, UInt<2>("h2"), _io_out_b_self_rec_rawIn_normDist_T_85) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_normDist_T_87 = mux(_io_out_b_self_rec_rawIn_normDist_T_65, UInt<1>("h1"), _io_out_b_self_rec_rawIn_normDist_T_86) @[Mux.scala 47:70]
          node io_out_b_self_rec_rawIn_normDist_1 = mux(_io_out_b_self_rec_rawIn_normDist_T_66, UInt<1>("h0"), _io_out_b_self_rec_rawIn_normDist_T_87) @[Mux.scala 47:70]
          node _io_out_b_self_rec_rawIn_subnormFract_T_2 = dshl(io_out_b_self_rec_rawIn_fractIn_1, io_out_b_self_rec_rawIn_normDist_1) @[rawFloatFromFN.scala 54:36]
          node _io_out_b_self_rec_rawIn_subnormFract_T_3 = bits(_io_out_b_self_rec_rawIn_subnormFract_T_2, 21, 0) @[rawFloatFromFN.scala 54:47]
          node io_out_b_self_rec_rawIn_subnormFract_1 = shl(_io_out_b_self_rec_rawIn_subnormFract_T_3, 1) @[rawFloatFromFN.scala 54:64]
          node _io_out_b_self_rec_rawIn_adjustedExp_T_5 = xor(io_out_b_self_rec_rawIn_normDist_1, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
          node _io_out_b_self_rec_rawIn_adjustedExp_T_6 = mux(io_out_b_self_rec_rawIn_isZeroExpIn_1, _io_out_b_self_rec_rawIn_adjustedExp_T_5, io_out_b_self_rec_rawIn_expIn_1) @[rawFloatFromFN.scala 56:16]
          node _io_out_b_self_rec_rawIn_adjustedExp_T_7 = mux(io_out_b_self_rec_rawIn_isZeroExpIn_1, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
          node _io_out_b_self_rec_rawIn_adjustedExp_T_8 = or(UInt<8>("h80"), _io_out_b_self_rec_rawIn_adjustedExp_T_7) @[rawFloatFromFN.scala 60:22]
          node _io_out_b_self_rec_rawIn_adjustedExp_T_9 = add(_io_out_b_self_rec_rawIn_adjustedExp_T_6, _io_out_b_self_rec_rawIn_adjustedExp_T_8) @[rawFloatFromFN.scala 59:15]
          node io_out_b_self_rec_rawIn_adjustedExp_1 = tail(_io_out_b_self_rec_rawIn_adjustedExp_T_9, 1) @[rawFloatFromFN.scala 59:15]
          node io_out_b_self_rec_rawIn_isZero_1 = and(io_out_b_self_rec_rawIn_isZeroExpIn_1, io_out_b_self_rec_rawIn_isZeroFractIn_1) @[rawFloatFromFN.scala 62:34]
          node _io_out_b_self_rec_rawIn_isSpecial_T_1 = bits(io_out_b_self_rec_rawIn_adjustedExp_1, 8, 7) @[rawFloatFromFN.scala 63:37]
          node io_out_b_self_rec_rawIn_isSpecial_1 = eq(_io_out_b_self_rec_rawIn_isSpecial_T_1, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
          wire io_out_b_self_rec_rawIn_1 : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
          io_out_b_self_rec_rawIn_1 is invalid @[rawFloatFromFN.scala 65:23]
          node _io_out_b_self_rec_rawIn_out_isNaN_T_2 = eq(io_out_b_self_rec_rawIn_isZeroFractIn_1, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
          node _io_out_b_self_rec_rawIn_out_isNaN_T_3 = and(io_out_b_self_rec_rawIn_isSpecial_1, _io_out_b_self_rec_rawIn_out_isNaN_T_2) @[rawFloatFromFN.scala 66:33]
          io_out_b_self_rec_rawIn_1.isNaN <= _io_out_b_self_rec_rawIn_out_isNaN_T_3 @[rawFloatFromFN.scala 66:20]
          node _io_out_b_self_rec_rawIn_out_isInf_T_1 = and(io_out_b_self_rec_rawIn_isSpecial_1, io_out_b_self_rec_rawIn_isZeroFractIn_1) @[rawFloatFromFN.scala 67:33]
          io_out_b_self_rec_rawIn_1.isInf <= _io_out_b_self_rec_rawIn_out_isInf_T_1 @[rawFloatFromFN.scala 67:20]
          io_out_b_self_rec_rawIn_1.isZero <= io_out_b_self_rec_rawIn_isZero_1 @[rawFloatFromFN.scala 68:20]
          io_out_b_self_rec_rawIn_1.sign <= io_out_b_self_rec_rawIn_sign_1 @[rawFloatFromFN.scala 69:20]
          node _io_out_b_self_rec_rawIn_out_sExp_T_2 = bits(io_out_b_self_rec_rawIn_adjustedExp_1, 8, 0) @[rawFloatFromFN.scala 70:34]
          node _io_out_b_self_rec_rawIn_out_sExp_T_3 = cvt(_io_out_b_self_rec_rawIn_out_sExp_T_2) @[rawFloatFromFN.scala 70:48]
          io_out_b_self_rec_rawIn_1.sExp <= _io_out_b_self_rec_rawIn_out_sExp_T_3 @[rawFloatFromFN.scala 70:20]
          node _io_out_b_self_rec_rawIn_out_sig_T_3 = eq(io_out_b_self_rec_rawIn_isZero_1, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
          node _io_out_b_self_rec_rawIn_out_sig_T_4 = mux(io_out_b_self_rec_rawIn_isZeroExpIn_1, io_out_b_self_rec_rawIn_subnormFract_1, io_out_b_self_rec_rawIn_fractIn_1) @[rawFloatFromFN.scala 72:42]
          node io_out_b_self_rec_rawIn_out_sig_hi_1 = cat(UInt<1>("h0"), _io_out_b_self_rec_rawIn_out_sig_T_3) @[Cat.scala 33:92]
          node _io_out_b_self_rec_rawIn_out_sig_T_5 = cat(io_out_b_self_rec_rawIn_out_sig_hi_1, _io_out_b_self_rec_rawIn_out_sig_T_4) @[Cat.scala 33:92]
          io_out_b_self_rec_rawIn_1.sig <= _io_out_b_self_rec_rawIn_out_sig_T_5 @[rawFloatFromFN.scala 71:17]
          node _io_out_b_self_rec_T_6 = bits(io_out_b_self_rec_rawIn_1.sExp, 8, 6) @[recFNFromFN.scala 48:53]
          node _io_out_b_self_rec_T_7 = mux(io_out_b_self_rec_rawIn_1.isZero, UInt<3>("h0"), _io_out_b_self_rec_T_6) @[recFNFromFN.scala 48:16]
          node _io_out_b_self_rec_T_8 = mux(io_out_b_self_rec_rawIn_1.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
          node _io_out_b_self_rec_T_9 = or(_io_out_b_self_rec_T_7, _io_out_b_self_rec_T_8) @[recFNFromFN.scala 48:79]
          node _io_out_b_self_rec_T_10 = bits(io_out_b_self_rec_rawIn_1.sExp, 5, 0) @[recFNFromFN.scala 50:23]
          node _io_out_b_self_rec_T_11 = bits(io_out_b_self_rec_rawIn_1.sig, 22, 0) @[recFNFromFN.scala 51:22]
          node io_out_b_self_rec_lo_1 = cat(_io_out_b_self_rec_T_10, _io_out_b_self_rec_T_11) @[Cat.scala 33:92]
          node io_out_b_self_rec_hi_1 = cat(io_out_b_self_rec_rawIn_1.sign, _io_out_b_self_rec_T_9) @[Cat.scala 33:92]
          node io_out_b_self_rec_1 = cat(io_out_b_self_rec_hi_1, io_out_b_self_rec_lo_1) @[Cat.scala 33:92]
          inst io_out_b_m1_resizer_1 of RecFNToRecFN @[Arithmetic.scala 164:32]
          io_out_b_m1_resizer_1.io.in <= io_out_b_m1_rec_1 @[Arithmetic.scala 165:26]
          io_out_b_m1_resizer_1.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 166:36]
          io_out_b_m1_resizer_1.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 167:38]
          inst io_out_b_m2_resizer_1 of RecFNToRecFN @[Arithmetic.scala 171:32]
          io_out_b_m2_resizer_1.io.in <= io_out_b_m2_rec_1 @[Arithmetic.scala 172:26]
          io_out_b_m2_resizer_1.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 173:36]
          io_out_b_m2_resizer_1.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 174:38]
          inst io_out_b_muladder_1 of MulAddRecFN @[Arithmetic.scala 178:30]
          io_out_b_muladder_1.io.op <= UInt<1>("h0") @[Arithmetic.scala 180:24]
          io_out_b_muladder_1.io.roundingMode <= UInt<3>("h0") @[Arithmetic.scala 181:34]
          io_out_b_muladder_1.io.detectTininess <= UInt<1>("h1") @[Arithmetic.scala 182:36]
          io_out_b_muladder_1.io.a <= io_out_b_m1_resizer_1.io.out @[Arithmetic.scala 184:23]
          io_out_b_muladder_1.io.b <= io_out_b_m2_resizer_1.io.out @[Arithmetic.scala 185:23]
          io_out_b_muladder_1.io.c <= io_out_b_self_rec_1 @[Arithmetic.scala 186:23]
          wire io_out_b_out_1 : { bits : UInt<32>} @[Arithmetic.scala 189:23]
          node io_out_b_out_bits_rawIn_exp_1 = bits(io_out_b_muladder_1.io.out, 31, 23) @[rawFloatFromRecFN.scala 50:21]
          node _io_out_b_out_bits_rawIn_isZero_T_1 = bits(io_out_b_out_bits_rawIn_exp_1, 8, 6) @[rawFloatFromRecFN.scala 51:29]
          node io_out_b_out_bits_rawIn_isZero_1 = eq(_io_out_b_out_bits_rawIn_isZero_T_1, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
          node _io_out_b_out_bits_rawIn_isSpecial_T_1 = bits(io_out_b_out_bits_rawIn_exp_1, 8, 7) @[rawFloatFromRecFN.scala 52:29]
          node io_out_b_out_bits_rawIn_isSpecial_1 = eq(_io_out_b_out_bits_rawIn_isSpecial_T_1, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
          wire io_out_b_out_bits_rawIn_1 : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
          io_out_b_out_bits_rawIn_1 is invalid @[rawFloatFromRecFN.scala 54:23]
          node _io_out_b_out_bits_rawIn_out_isNaN_T_2 = bits(io_out_b_out_bits_rawIn_exp_1, 6, 6) @[rawFloatFromRecFN.scala 55:41]
          node _io_out_b_out_bits_rawIn_out_isNaN_T_3 = and(io_out_b_out_bits_rawIn_isSpecial_1, _io_out_b_out_bits_rawIn_out_isNaN_T_2) @[rawFloatFromRecFN.scala 55:33]
          io_out_b_out_bits_rawIn_1.isNaN <= _io_out_b_out_bits_rawIn_out_isNaN_T_3 @[rawFloatFromRecFN.scala 55:20]
          node _io_out_b_out_bits_rawIn_out_isInf_T_3 = bits(io_out_b_out_bits_rawIn_exp_1, 6, 6) @[rawFloatFromRecFN.scala 56:41]
          node _io_out_b_out_bits_rawIn_out_isInf_T_4 = eq(_io_out_b_out_bits_rawIn_out_isInf_T_3, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
          node _io_out_b_out_bits_rawIn_out_isInf_T_5 = and(io_out_b_out_bits_rawIn_isSpecial_1, _io_out_b_out_bits_rawIn_out_isInf_T_4) @[rawFloatFromRecFN.scala 56:33]
          io_out_b_out_bits_rawIn_1.isInf <= _io_out_b_out_bits_rawIn_out_isInf_T_5 @[rawFloatFromRecFN.scala 56:20]
          io_out_b_out_bits_rawIn_1.isZero <= io_out_b_out_bits_rawIn_isZero_1 @[rawFloatFromRecFN.scala 57:20]
          node _io_out_b_out_bits_rawIn_out_sign_T_1 = bits(io_out_b_muladder_1.io.out, 32, 32) @[rawFloatFromRecFN.scala 58:25]
          io_out_b_out_bits_rawIn_1.sign <= _io_out_b_out_bits_rawIn_out_sign_T_1 @[rawFloatFromRecFN.scala 58:20]
          node _io_out_b_out_bits_rawIn_out_sExp_T_1 = cvt(io_out_b_out_bits_rawIn_exp_1) @[rawFloatFromRecFN.scala 59:27]
          io_out_b_out_bits_rawIn_1.sExp <= _io_out_b_out_bits_rawIn_out_sExp_T_1 @[rawFloatFromRecFN.scala 59:20]
          node _io_out_b_out_bits_rawIn_out_sig_T_3 = eq(io_out_b_out_bits_rawIn_isZero_1, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
          node _io_out_b_out_bits_rawIn_out_sig_T_4 = bits(io_out_b_muladder_1.io.out, 22, 0) @[rawFloatFromRecFN.scala 60:51]
          node io_out_b_out_bits_rawIn_out_sig_hi_1 = cat(UInt<1>("h0"), _io_out_b_out_bits_rawIn_out_sig_T_3) @[Cat.scala 33:92]
          node _io_out_b_out_bits_rawIn_out_sig_T_5 = cat(io_out_b_out_bits_rawIn_out_sig_hi_1, _io_out_b_out_bits_rawIn_out_sig_T_4) @[Cat.scala 33:92]
          io_out_b_out_bits_rawIn_1.sig <= _io_out_b_out_bits_rawIn_out_sig_T_5 @[rawFloatFromRecFN.scala 60:20]
          node io_out_b_out_bits_isSubnormal_1 = lt(io_out_b_out_bits_rawIn_1.sExp, asSInt(UInt<9>("h82"))) @[fNFromRecFN.scala 50:39]
          node _io_out_b_out_bits_denormShiftDist_T_2 = bits(io_out_b_out_bits_rawIn_1.sExp, 4, 0) @[fNFromRecFN.scala 51:51]
          node _io_out_b_out_bits_denormShiftDist_T_3 = sub(UInt<1>("h1"), _io_out_b_out_bits_denormShiftDist_T_2) @[fNFromRecFN.scala 51:39]
          node io_out_b_out_bits_denormShiftDist_1 = tail(_io_out_b_out_bits_denormShiftDist_T_3, 1) @[fNFromRecFN.scala 51:39]
          node _io_out_b_out_bits_denormFract_T_2 = shr(io_out_b_out_bits_rawIn_1.sig, 1) @[fNFromRecFN.scala 52:38]
          node _io_out_b_out_bits_denormFract_T_3 = dshr(_io_out_b_out_bits_denormFract_T_2, io_out_b_out_bits_denormShiftDist_1) @[fNFromRecFN.scala 52:42]
          node io_out_b_out_bits_denormFract_1 = bits(_io_out_b_out_bits_denormFract_T_3, 22, 0) @[fNFromRecFN.scala 52:60]
          node _io_out_b_out_bits_expOut_T_7 = bits(io_out_b_out_bits_rawIn_1.sExp, 7, 0) @[fNFromRecFN.scala 57:27]
          node _io_out_b_out_bits_expOut_T_8 = sub(_io_out_b_out_bits_expOut_T_7, UInt<8>("h81")) @[fNFromRecFN.scala 57:45]
          node _io_out_b_out_bits_expOut_T_9 = tail(_io_out_b_out_bits_expOut_T_8, 1) @[fNFromRecFN.scala 57:45]
          node _io_out_b_out_bits_expOut_T_10 = mux(io_out_b_out_bits_isSubnormal_1, UInt<1>("h0"), _io_out_b_out_bits_expOut_T_9) @[fNFromRecFN.scala 55:16]
          node _io_out_b_out_bits_expOut_T_11 = or(io_out_b_out_bits_rawIn_1.isNaN, io_out_b_out_bits_rawIn_1.isInf) @[fNFromRecFN.scala 59:44]
          node _io_out_b_out_bits_expOut_T_12 = bits(_io_out_b_out_bits_expOut_T_11, 0, 0) @[Bitwise.scala 77:15]
          node _io_out_b_out_bits_expOut_T_13 = mux(_io_out_b_out_bits_expOut_T_12, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
          node io_out_b_out_bits_expOut_1 = or(_io_out_b_out_bits_expOut_T_10, _io_out_b_out_bits_expOut_T_13) @[fNFromRecFN.scala 59:15]
          node _io_out_b_out_bits_fractOut_T_2 = bits(io_out_b_out_bits_rawIn_1.sig, 22, 0) @[fNFromRecFN.scala 63:52]
          node _io_out_b_out_bits_fractOut_T_3 = mux(io_out_b_out_bits_rawIn_1.isInf, UInt<1>("h0"), _io_out_b_out_bits_fractOut_T_2) @[fNFromRecFN.scala 63:20]
          node io_out_b_out_bits_fractOut_1 = mux(io_out_b_out_bits_isSubnormal_1, io_out_b_out_bits_denormFract_1, _io_out_b_out_bits_fractOut_T_3) @[fNFromRecFN.scala 61:16]
          node io_out_b_out_bits_hi_1 = cat(io_out_b_out_bits_rawIn_1.sign, io_out_b_out_bits_expOut_1) @[Cat.scala 33:92]
          node _io_out_b_out_bits_T_1 = cat(io_out_b_out_bits_hi_1, io_out_b_out_bits_fractOut_1) @[Cat.scala 33:92]
          io_out_b_out_1.bits <= _io_out_b_out_bits_T_1 @[Arithmetic.scala 190:18]
          io.out_b <= io_out_b_out_1 @[PE.scala 100:16]
          c2 <= io.in_d @[PE.scala 101:10]
      else :
        io.bad_dataflow <= UInt<1>("h1") @[PE.scala 104:21]
        io.out_c.bits is invalid @[PE.scala 106:14]
        io.out_b.bits is invalid @[PE.scala 107:14]
    node _T_8 = eq(io.in_valid, UInt<1>("h0")) @[PE.scala 110:9]
    when _T_8 : @[PE.scala 110:17]
      c1 <= c1 @[PE.scala 111:8]
      c2 <= c2 @[PE.scala 112:8]


  module Tile :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip in_a : { bits : UInt<32>}[1], flip in_b : { bits : UInt<32>}[1], flip in_d : { bits : UInt<32>}[1], flip in_control : { dataflow : UInt<1>, propagate : UInt<1>, shift : UInt<5>}[1], flip in_id : UInt<4>[1], flip in_last : UInt<1>[1], out_a : { bits : UInt<32>}[1], out_c : { bits : UInt<32>}[1], out_b : { bits : UInt<32>}[1], out_control : { dataflow : UInt<1>, propagate : UInt<1>, shift : UInt<5>}[1], out_id : UInt<4>[1], out_last : UInt<1>[1], flip in_valid : UInt<1>[1], out_valid : UInt<1>[1], bad_dataflow : UInt<1>}

    inst tile_0_0 of PE @[Tile.scala 42:44]
    tile_0_0.clock <= clock
    tile_0_0.reset <= reset
    tile_0_0.io.in_a.bits <= io.in_a[0].bits @[Tile.scala 50:20]
    tile_0_0.io.in_b.bits <= io.in_b[0].bits @[Tile.scala 59:20]
    tile_0_0.io.in_d.bits <= io.in_d[0].bits @[Tile.scala 68:20]
    tile_0_0.io.in_control.shift <= io.in_control[0].shift @[Tile.scala 77:26]
    tile_0_0.io.in_control.propagate <= io.in_control[0].propagate @[Tile.scala 77:26]
    tile_0_0.io.in_control.dataflow <= io.in_control[0].dataflow @[Tile.scala 77:26]
    tile_0_0.io.in_valid <= io.in_valid[0] @[Tile.scala 86:24]
    tile_0_0.io.in_id <= io.in_id[0] @[Tile.scala 95:21]
    tile_0_0.io.in_last <= io.in_last[0] @[Tile.scala 104:23]
    io.out_c[0] <= tile_0_0.io.out_c @[Tile.scala 111:17]
    io.out_control[0] <= tile_0_0.io.out_control @[Tile.scala 112:23]
    io.out_id[0] <= tile_0_0.io.out_id @[Tile.scala 113:18]
    io.out_last[0] <= tile_0_0.io.out_last @[Tile.scala 114:20]
    io.out_valid[0] <= tile_0_0.io.out_valid @[Tile.scala 115:21]
    io.out_b[0] <= tile_0_0.io.out_b @[Tile.scala 117:17]
    io.bad_dataflow <= tile_0_0.io.bad_dataflow @[Tile.scala 126:19]
    io.out_a[0] <= tile_0_0.io.out_a @[Tile.scala 130:17]

  module Gemmini :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip in_a : { bits : UInt<32>}[1][4], flip in_b : { bits : UInt<32>}[1][4], flip in_d : { bits : UInt<32>}[1][4], flip in_control : { dataflow : UInt<1>, propagate : UInt<1>, shift : UInt<5>}[1][4], flip in_id : UInt<4>[1][4], flip in_last : UInt<1>[1][4], out_b : { bits : UInt<32>}[1][4], out_c : { bits : UInt<32>}[1][4], flip in_valid : UInt<1>[1][4], out_valid : UInt<1>[1][4], out_control : { dataflow : UInt<1>, propagate : UInt<1>, shift : UInt<5>}[1][4], out_id : UInt<4>[1][4], out_last : UInt<1>[1][4]}

    inst mesh_0_0 of Tile @[Gemmini.scala 39:71]
    mesh_0_0.clock <= clock
    mesh_0_0.reset <= reset
    inst mesh_0_1 of Tile @[Gemmini.scala 39:71]
    mesh_0_1.clock <= clock
    mesh_0_1.reset <= reset
    inst mesh_0_2 of Tile @[Gemmini.scala 39:71]
    mesh_0_2.clock <= clock
    mesh_0_2.reset <= reset
    inst mesh_0_3 of Tile @[Gemmini.scala 39:71]
    mesh_0_3.clock <= clock
    mesh_0_3.reset <= reset
    inst mesh_1_0 of Tile @[Gemmini.scala 39:71]
    mesh_1_0.clock <= clock
    mesh_1_0.reset <= reset
    inst mesh_1_1 of Tile @[Gemmini.scala 39:71]
    mesh_1_1.clock <= clock
    mesh_1_1.reset <= reset
    inst mesh_1_2 of Tile @[Gemmini.scala 39:71]
    mesh_1_2.clock <= clock
    mesh_1_2.reset <= reset
    inst mesh_1_3 of Tile @[Gemmini.scala 39:71]
    mesh_1_3.clock <= clock
    mesh_1_3.reset <= reset
    inst mesh_2_0 of Tile @[Gemmini.scala 39:71]
    mesh_2_0.clock <= clock
    mesh_2_0.reset <= reset
    inst mesh_2_1 of Tile @[Gemmini.scala 39:71]
    mesh_2_1.clock <= clock
    mesh_2_1.reset <= reset
    inst mesh_2_2 of Tile @[Gemmini.scala 39:71]
    mesh_2_2.clock <= clock
    mesh_2_2.reset <= reset
    inst mesh_2_3 of Tile @[Gemmini.scala 39:71]
    mesh_2_3.clock <= clock
    mesh_2_3.reset <= reset
    inst mesh_3_0 of Tile @[Gemmini.scala 39:71]
    mesh_3_0.clock <= clock
    mesh_3_0.reset <= reset
    inst mesh_3_1 of Tile @[Gemmini.scala 39:71]
    mesh_3_1.clock <= clock
    mesh_3_1.reset <= reset
    inst mesh_3_2 of Tile @[Gemmini.scala 39:71]
    mesh_3_2.clock <= clock
    mesh_3_2.reset <= reset
    inst mesh_3_3 of Tile @[Gemmini.scala 39:71]
    mesh_3_3.clock <= clock
    mesh_3_3.reset <= reset
    reg r : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r <= io.in_a[0] @[Reg.scala 20:22]
    reg r_1 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_1) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_1 <= r @[Reg.scala 20:22]
    mesh_0_0.io.in_a[0].bits <= r_1[0].bits @[Gemmini.scala 53:22]
    reg r_2 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_2) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_2 <= mesh_0_0.io.out_a @[Reg.scala 20:22]
    reg r_3 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_3) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_3 <= r_2 @[Reg.scala 20:22]
    mesh_0_1.io.in_a[0].bits <= r_3[0].bits @[Gemmini.scala 53:22]
    reg r_4 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_4) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_4 <= mesh_0_1.io.out_a @[Reg.scala 20:22]
    reg r_5 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_5) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_5 <= r_4 @[Reg.scala 20:22]
    mesh_0_2.io.in_a[0].bits <= r_5[0].bits @[Gemmini.scala 53:22]
    reg r_6 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_6) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_6 <= mesh_0_2.io.out_a @[Reg.scala 20:22]
    reg r_7 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_7) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_7 <= r_6 @[Reg.scala 20:22]
    mesh_0_3.io.in_a[0].bits <= r_7[0].bits @[Gemmini.scala 53:22]
    reg r_8 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_8) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_8 <= io.in_a[1] @[Reg.scala 20:22]
    reg r_9 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_9) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_9 <= r_8 @[Reg.scala 20:22]
    mesh_1_0.io.in_a[0].bits <= r_9[0].bits @[Gemmini.scala 53:22]
    reg r_10 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_10) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_10 <= mesh_1_0.io.out_a @[Reg.scala 20:22]
    reg r_11 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_11) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_11 <= r_10 @[Reg.scala 20:22]
    mesh_1_1.io.in_a[0].bits <= r_11[0].bits @[Gemmini.scala 53:22]
    reg r_12 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_12) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_12 <= mesh_1_1.io.out_a @[Reg.scala 20:22]
    reg r_13 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_13) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_13 <= r_12 @[Reg.scala 20:22]
    mesh_1_2.io.in_a[0].bits <= r_13[0].bits @[Gemmini.scala 53:22]
    reg r_14 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_14) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_14 <= mesh_1_2.io.out_a @[Reg.scala 20:22]
    reg r_15 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_15) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_15 <= r_14 @[Reg.scala 20:22]
    mesh_1_3.io.in_a[0].bits <= r_15[0].bits @[Gemmini.scala 53:22]
    reg r_16 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_16) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_16 <= io.in_a[2] @[Reg.scala 20:22]
    reg r_17 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_17) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_17 <= r_16 @[Reg.scala 20:22]
    mesh_2_0.io.in_a[0].bits <= r_17[0].bits @[Gemmini.scala 53:22]
    reg r_18 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_18) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_18 <= mesh_2_0.io.out_a @[Reg.scala 20:22]
    reg r_19 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_19) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_19 <= r_18 @[Reg.scala 20:22]
    mesh_2_1.io.in_a[0].bits <= r_19[0].bits @[Gemmini.scala 53:22]
    reg r_20 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_20) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_20 <= mesh_2_1.io.out_a @[Reg.scala 20:22]
    reg r_21 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_21) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_21 <= r_20 @[Reg.scala 20:22]
    mesh_2_2.io.in_a[0].bits <= r_21[0].bits @[Gemmini.scala 53:22]
    reg r_22 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_22) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_22 <= mesh_2_2.io.out_a @[Reg.scala 20:22]
    reg r_23 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_23) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_23 <= r_22 @[Reg.scala 20:22]
    mesh_2_3.io.in_a[0].bits <= r_23[0].bits @[Gemmini.scala 53:22]
    reg r_24 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_24) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_24 <= io.in_a[3] @[Reg.scala 20:22]
    reg r_25 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_25) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_25 <= r_24 @[Reg.scala 20:22]
    mesh_3_0.io.in_a[0].bits <= r_25[0].bits @[Gemmini.scala 53:22]
    reg r_26 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_26) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_26 <= mesh_3_0.io.out_a @[Reg.scala 20:22]
    reg r_27 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_27) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_27 <= r_26 @[Reg.scala 20:22]
    mesh_3_1.io.in_a[0].bits <= r_27[0].bits @[Gemmini.scala 53:22]
    reg r_28 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_28) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_28 <= mesh_3_1.io.out_a @[Reg.scala 20:22]
    reg r_29 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_29) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_29 <= r_28 @[Reg.scala 20:22]
    mesh_3_2.io.in_a[0].bits <= r_29[0].bits @[Gemmini.scala 53:22]
    reg r_30 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_30) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_30 <= mesh_3_2.io.out_a @[Reg.scala 20:22]
    reg r_31 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), r_31) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_31 <= r_30 @[Reg.scala 20:22]
    mesh_3_3.io.in_a[0].bits <= r_31[0].bits @[Gemmini.scala 53:22]
    reg v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v <= io.in_valid[0][0] @[Valid.scala 130:22]
    reg b : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b) @[Reg.scala 19:16]
    when io.in_valid[0][0] : @[Reg.scala 20:18]
      b <= io.in_b[0] @[Reg.scala 20:22]
    reg outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid <= v @[Valid.scala 130:22]
    reg outPipe_bits : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits) @[Reg.scala 19:16]
    when v : @[Reg.scala 20:18]
      outPipe_bits <= b @[Reg.scala 20:22]
    wire out : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out.valid <= outPipe_valid @[Valid.scala 126:17]
    out.bits <= outPipe_bits @[Valid.scala 127:16]
    mesh_0_0.io.in_b[0].bits <= out.bits[0].bits @[Gemmini.scala 62:22]
    reg v_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_1 <= mesh_0_0.io.out_valid[0] @[Valid.scala 130:22]
    reg b_1 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_1) @[Reg.scala 19:16]
    when mesh_0_0.io.out_valid[0] : @[Reg.scala 20:18]
      b_1 <= mesh_0_0.io.out_b @[Reg.scala 20:22]
    reg outPipe_valid_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_1 <= v_1 @[Valid.scala 130:22]
    reg outPipe_bits_1 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_1) @[Reg.scala 19:16]
    when v_1 : @[Reg.scala 20:18]
      outPipe_bits_1 <= b_1 @[Reg.scala 20:22]
    wire out_1 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_1.valid <= outPipe_valid_1 @[Valid.scala 126:17]
    out_1.bits <= outPipe_bits_1 @[Valid.scala 127:16]
    mesh_1_0.io.in_b[0].bits <= out_1.bits[0].bits @[Gemmini.scala 62:22]
    reg v_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_2 <= mesh_1_0.io.out_valid[0] @[Valid.scala 130:22]
    reg b_2 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_2) @[Reg.scala 19:16]
    when mesh_1_0.io.out_valid[0] : @[Reg.scala 20:18]
      b_2 <= mesh_1_0.io.out_b @[Reg.scala 20:22]
    reg outPipe_valid_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_2 <= v_2 @[Valid.scala 130:22]
    reg outPipe_bits_2 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_2) @[Reg.scala 19:16]
    when v_2 : @[Reg.scala 20:18]
      outPipe_bits_2 <= b_2 @[Reg.scala 20:22]
    wire out_2 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_2.valid <= outPipe_valid_2 @[Valid.scala 126:17]
    out_2.bits <= outPipe_bits_2 @[Valid.scala 127:16]
    mesh_2_0.io.in_b[0].bits <= out_2.bits[0].bits @[Gemmini.scala 62:22]
    reg v_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_3 <= mesh_2_0.io.out_valid[0] @[Valid.scala 130:22]
    reg b_3 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_3) @[Reg.scala 19:16]
    when mesh_2_0.io.out_valid[0] : @[Reg.scala 20:18]
      b_3 <= mesh_2_0.io.out_b @[Reg.scala 20:22]
    reg outPipe_valid_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_3 <= v_3 @[Valid.scala 130:22]
    reg outPipe_bits_3 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_3) @[Reg.scala 19:16]
    when v_3 : @[Reg.scala 20:18]
      outPipe_bits_3 <= b_3 @[Reg.scala 20:22]
    wire out_3 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_3.valid <= outPipe_valid_3 @[Valid.scala 126:17]
    out_3.bits <= outPipe_bits_3 @[Valid.scala 127:16]
    mesh_3_0.io.in_b[0].bits <= out_3.bits[0].bits @[Gemmini.scala 62:22]
    reg v_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_4 <= io.in_valid[1][0] @[Valid.scala 130:22]
    reg b_4 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_4) @[Reg.scala 19:16]
    when io.in_valid[1][0] : @[Reg.scala 20:18]
      b_4 <= io.in_b[1] @[Reg.scala 20:22]
    reg outPipe_valid_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_4 <= v_4 @[Valid.scala 130:22]
    reg outPipe_bits_4 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_4) @[Reg.scala 19:16]
    when v_4 : @[Reg.scala 20:18]
      outPipe_bits_4 <= b_4 @[Reg.scala 20:22]
    wire out_4 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_4.valid <= outPipe_valid_4 @[Valid.scala 126:17]
    out_4.bits <= outPipe_bits_4 @[Valid.scala 127:16]
    mesh_0_1.io.in_b[0].bits <= out_4.bits[0].bits @[Gemmini.scala 62:22]
    reg v_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_5 <= mesh_0_1.io.out_valid[0] @[Valid.scala 130:22]
    reg b_5 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_5) @[Reg.scala 19:16]
    when mesh_0_1.io.out_valid[0] : @[Reg.scala 20:18]
      b_5 <= mesh_0_1.io.out_b @[Reg.scala 20:22]
    reg outPipe_valid_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_5 <= v_5 @[Valid.scala 130:22]
    reg outPipe_bits_5 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_5) @[Reg.scala 19:16]
    when v_5 : @[Reg.scala 20:18]
      outPipe_bits_5 <= b_5 @[Reg.scala 20:22]
    wire out_5 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_5.valid <= outPipe_valid_5 @[Valid.scala 126:17]
    out_5.bits <= outPipe_bits_5 @[Valid.scala 127:16]
    mesh_1_1.io.in_b[0].bits <= out_5.bits[0].bits @[Gemmini.scala 62:22]
    reg v_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_6 <= mesh_1_1.io.out_valid[0] @[Valid.scala 130:22]
    reg b_6 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_6) @[Reg.scala 19:16]
    when mesh_1_1.io.out_valid[0] : @[Reg.scala 20:18]
      b_6 <= mesh_1_1.io.out_b @[Reg.scala 20:22]
    reg outPipe_valid_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_6 <= v_6 @[Valid.scala 130:22]
    reg outPipe_bits_6 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_6) @[Reg.scala 19:16]
    when v_6 : @[Reg.scala 20:18]
      outPipe_bits_6 <= b_6 @[Reg.scala 20:22]
    wire out_6 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_6.valid <= outPipe_valid_6 @[Valid.scala 126:17]
    out_6.bits <= outPipe_bits_6 @[Valid.scala 127:16]
    mesh_2_1.io.in_b[0].bits <= out_6.bits[0].bits @[Gemmini.scala 62:22]
    reg v_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_7 <= mesh_2_1.io.out_valid[0] @[Valid.scala 130:22]
    reg b_7 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_7) @[Reg.scala 19:16]
    when mesh_2_1.io.out_valid[0] : @[Reg.scala 20:18]
      b_7 <= mesh_2_1.io.out_b @[Reg.scala 20:22]
    reg outPipe_valid_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_7 <= v_7 @[Valid.scala 130:22]
    reg outPipe_bits_7 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_7) @[Reg.scala 19:16]
    when v_7 : @[Reg.scala 20:18]
      outPipe_bits_7 <= b_7 @[Reg.scala 20:22]
    wire out_7 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_7.valid <= outPipe_valid_7 @[Valid.scala 126:17]
    out_7.bits <= outPipe_bits_7 @[Valid.scala 127:16]
    mesh_3_1.io.in_b[0].bits <= out_7.bits[0].bits @[Gemmini.scala 62:22]
    reg v_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_8 <= io.in_valid[2][0] @[Valid.scala 130:22]
    reg b_8 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_8) @[Reg.scala 19:16]
    when io.in_valid[2][0] : @[Reg.scala 20:18]
      b_8 <= io.in_b[2] @[Reg.scala 20:22]
    reg outPipe_valid_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_8 <= v_8 @[Valid.scala 130:22]
    reg outPipe_bits_8 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_8) @[Reg.scala 19:16]
    when v_8 : @[Reg.scala 20:18]
      outPipe_bits_8 <= b_8 @[Reg.scala 20:22]
    wire out_8 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_8.valid <= outPipe_valid_8 @[Valid.scala 126:17]
    out_8.bits <= outPipe_bits_8 @[Valid.scala 127:16]
    mesh_0_2.io.in_b[0].bits <= out_8.bits[0].bits @[Gemmini.scala 62:22]
    reg v_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_9 <= mesh_0_2.io.out_valid[0] @[Valid.scala 130:22]
    reg b_9 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_9) @[Reg.scala 19:16]
    when mesh_0_2.io.out_valid[0] : @[Reg.scala 20:18]
      b_9 <= mesh_0_2.io.out_b @[Reg.scala 20:22]
    reg outPipe_valid_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_9 <= v_9 @[Valid.scala 130:22]
    reg outPipe_bits_9 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_9) @[Reg.scala 19:16]
    when v_9 : @[Reg.scala 20:18]
      outPipe_bits_9 <= b_9 @[Reg.scala 20:22]
    wire out_9 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_9.valid <= outPipe_valid_9 @[Valid.scala 126:17]
    out_9.bits <= outPipe_bits_9 @[Valid.scala 127:16]
    mesh_1_2.io.in_b[0].bits <= out_9.bits[0].bits @[Gemmini.scala 62:22]
    reg v_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_10 <= mesh_1_2.io.out_valid[0] @[Valid.scala 130:22]
    reg b_10 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_10) @[Reg.scala 19:16]
    when mesh_1_2.io.out_valid[0] : @[Reg.scala 20:18]
      b_10 <= mesh_1_2.io.out_b @[Reg.scala 20:22]
    reg outPipe_valid_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_10 <= v_10 @[Valid.scala 130:22]
    reg outPipe_bits_10 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_10) @[Reg.scala 19:16]
    when v_10 : @[Reg.scala 20:18]
      outPipe_bits_10 <= b_10 @[Reg.scala 20:22]
    wire out_10 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_10.valid <= outPipe_valid_10 @[Valid.scala 126:17]
    out_10.bits <= outPipe_bits_10 @[Valid.scala 127:16]
    mesh_2_2.io.in_b[0].bits <= out_10.bits[0].bits @[Gemmini.scala 62:22]
    reg v_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_11 <= mesh_2_2.io.out_valid[0] @[Valid.scala 130:22]
    reg b_11 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_11) @[Reg.scala 19:16]
    when mesh_2_2.io.out_valid[0] : @[Reg.scala 20:18]
      b_11 <= mesh_2_2.io.out_b @[Reg.scala 20:22]
    reg outPipe_valid_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_11 <= v_11 @[Valid.scala 130:22]
    reg outPipe_bits_11 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_11) @[Reg.scala 19:16]
    when v_11 : @[Reg.scala 20:18]
      outPipe_bits_11 <= b_11 @[Reg.scala 20:22]
    wire out_11 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_11.valid <= outPipe_valid_11 @[Valid.scala 126:17]
    out_11.bits <= outPipe_bits_11 @[Valid.scala 127:16]
    mesh_3_2.io.in_b[0].bits <= out_11.bits[0].bits @[Gemmini.scala 62:22]
    reg v_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_12 <= io.in_valid[3][0] @[Valid.scala 130:22]
    reg b_12 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_12) @[Reg.scala 19:16]
    when io.in_valid[3][0] : @[Reg.scala 20:18]
      b_12 <= io.in_b[3] @[Reg.scala 20:22]
    reg outPipe_valid_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_12 <= v_12 @[Valid.scala 130:22]
    reg outPipe_bits_12 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_12) @[Reg.scala 19:16]
    when v_12 : @[Reg.scala 20:18]
      outPipe_bits_12 <= b_12 @[Reg.scala 20:22]
    wire out_12 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_12.valid <= outPipe_valid_12 @[Valid.scala 126:17]
    out_12.bits <= outPipe_bits_12 @[Valid.scala 127:16]
    mesh_0_3.io.in_b[0].bits <= out_12.bits[0].bits @[Gemmini.scala 62:22]
    reg v_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_13 <= mesh_0_3.io.out_valid[0] @[Valid.scala 130:22]
    reg b_13 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_13) @[Reg.scala 19:16]
    when mesh_0_3.io.out_valid[0] : @[Reg.scala 20:18]
      b_13 <= mesh_0_3.io.out_b @[Reg.scala 20:22]
    reg outPipe_valid_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_13 <= v_13 @[Valid.scala 130:22]
    reg outPipe_bits_13 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_13) @[Reg.scala 19:16]
    when v_13 : @[Reg.scala 20:18]
      outPipe_bits_13 <= b_13 @[Reg.scala 20:22]
    wire out_13 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_13.valid <= outPipe_valid_13 @[Valid.scala 126:17]
    out_13.bits <= outPipe_bits_13 @[Valid.scala 127:16]
    mesh_1_3.io.in_b[0].bits <= out_13.bits[0].bits @[Gemmini.scala 62:22]
    reg v_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_14 <= mesh_1_3.io.out_valid[0] @[Valid.scala 130:22]
    reg b_14 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_14) @[Reg.scala 19:16]
    when mesh_1_3.io.out_valid[0] : @[Reg.scala 20:18]
      b_14 <= mesh_1_3.io.out_b @[Reg.scala 20:22]
    reg outPipe_valid_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_14 <= v_14 @[Valid.scala 130:22]
    reg outPipe_bits_14 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_14) @[Reg.scala 19:16]
    when v_14 : @[Reg.scala 20:18]
      outPipe_bits_14 <= b_14 @[Reg.scala 20:22]
    wire out_14 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_14.valid <= outPipe_valid_14 @[Valid.scala 126:17]
    out_14.bits <= outPipe_bits_14 @[Valid.scala 127:16]
    mesh_2_3.io.in_b[0].bits <= out_14.bits[0].bits @[Gemmini.scala 62:22]
    reg v_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_15 <= mesh_2_3.io.out_valid[0] @[Valid.scala 130:22]
    reg b_15 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_15) @[Reg.scala 19:16]
    when mesh_2_3.io.out_valid[0] : @[Reg.scala 20:18]
      b_15 <= mesh_2_3.io.out_b @[Reg.scala 20:22]
    reg outPipe_valid_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_15 <= v_15 @[Valid.scala 130:22]
    reg outPipe_bits_15 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_15) @[Reg.scala 19:16]
    when v_15 : @[Reg.scala 20:18]
      outPipe_bits_15 <= b_15 @[Reg.scala 20:22]
    wire out_15 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_15.valid <= outPipe_valid_15 @[Valid.scala 126:17]
    out_15.bits <= outPipe_bits_15 @[Valid.scala 127:16]
    mesh_3_3.io.in_b[0].bits <= out_15.bits[0].bits @[Gemmini.scala 62:22]
    reg v_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_16 <= io.in_valid[0][0] @[Valid.scala 130:22]
    reg b_16 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_16) @[Reg.scala 19:16]
    when io.in_valid[0][0] : @[Reg.scala 20:18]
      b_16 <= io.in_d[0] @[Reg.scala 20:22]
    reg outPipe_valid_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_16 <= v_16 @[Valid.scala 130:22]
    reg outPipe_bits_16 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_16) @[Reg.scala 19:16]
    when v_16 : @[Reg.scala 20:18]
      outPipe_bits_16 <= b_16 @[Reg.scala 20:22]
    wire out_16 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_16.valid <= outPipe_valid_16 @[Valid.scala 126:17]
    out_16.bits <= outPipe_bits_16 @[Valid.scala 127:16]
    mesh_0_0.io.in_d[0].bits <= out_16.bits[0].bits @[Gemmini.scala 71:22]
    reg v_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_17 <= mesh_0_0.io.out_valid[0] @[Valid.scala 130:22]
    reg b_17 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_17) @[Reg.scala 19:16]
    when mesh_0_0.io.out_valid[0] : @[Reg.scala 20:18]
      b_17 <= mesh_0_0.io.out_c @[Reg.scala 20:22]
    reg outPipe_valid_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_17 <= v_17 @[Valid.scala 130:22]
    reg outPipe_bits_17 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_17) @[Reg.scala 19:16]
    when v_17 : @[Reg.scala 20:18]
      outPipe_bits_17 <= b_17 @[Reg.scala 20:22]
    wire out_17 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_17.valid <= outPipe_valid_17 @[Valid.scala 126:17]
    out_17.bits <= outPipe_bits_17 @[Valid.scala 127:16]
    mesh_1_0.io.in_d[0].bits <= out_17.bits[0].bits @[Gemmini.scala 71:22]
    reg v_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_18 <= mesh_1_0.io.out_valid[0] @[Valid.scala 130:22]
    reg b_18 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_18) @[Reg.scala 19:16]
    when mesh_1_0.io.out_valid[0] : @[Reg.scala 20:18]
      b_18 <= mesh_1_0.io.out_c @[Reg.scala 20:22]
    reg outPipe_valid_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_18 <= v_18 @[Valid.scala 130:22]
    reg outPipe_bits_18 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_18) @[Reg.scala 19:16]
    when v_18 : @[Reg.scala 20:18]
      outPipe_bits_18 <= b_18 @[Reg.scala 20:22]
    wire out_18 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_18.valid <= outPipe_valid_18 @[Valid.scala 126:17]
    out_18.bits <= outPipe_bits_18 @[Valid.scala 127:16]
    mesh_2_0.io.in_d[0].bits <= out_18.bits[0].bits @[Gemmini.scala 71:22]
    reg v_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_19 <= mesh_2_0.io.out_valid[0] @[Valid.scala 130:22]
    reg b_19 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_19) @[Reg.scala 19:16]
    when mesh_2_0.io.out_valid[0] : @[Reg.scala 20:18]
      b_19 <= mesh_2_0.io.out_c @[Reg.scala 20:22]
    reg outPipe_valid_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_19 <= v_19 @[Valid.scala 130:22]
    reg outPipe_bits_19 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_19) @[Reg.scala 19:16]
    when v_19 : @[Reg.scala 20:18]
      outPipe_bits_19 <= b_19 @[Reg.scala 20:22]
    wire out_19 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_19.valid <= outPipe_valid_19 @[Valid.scala 126:17]
    out_19.bits <= outPipe_bits_19 @[Valid.scala 127:16]
    mesh_3_0.io.in_d[0].bits <= out_19.bits[0].bits @[Gemmini.scala 71:22]
    reg v_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_20 <= io.in_valid[1][0] @[Valid.scala 130:22]
    reg b_20 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_20) @[Reg.scala 19:16]
    when io.in_valid[1][0] : @[Reg.scala 20:18]
      b_20 <= io.in_d[1] @[Reg.scala 20:22]
    reg outPipe_valid_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_20 <= v_20 @[Valid.scala 130:22]
    reg outPipe_bits_20 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_20) @[Reg.scala 19:16]
    when v_20 : @[Reg.scala 20:18]
      outPipe_bits_20 <= b_20 @[Reg.scala 20:22]
    wire out_20 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_20.valid <= outPipe_valid_20 @[Valid.scala 126:17]
    out_20.bits <= outPipe_bits_20 @[Valid.scala 127:16]
    mesh_0_1.io.in_d[0].bits <= out_20.bits[0].bits @[Gemmini.scala 71:22]
    reg v_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_21 <= mesh_0_1.io.out_valid[0] @[Valid.scala 130:22]
    reg b_21 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_21) @[Reg.scala 19:16]
    when mesh_0_1.io.out_valid[0] : @[Reg.scala 20:18]
      b_21 <= mesh_0_1.io.out_c @[Reg.scala 20:22]
    reg outPipe_valid_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_21 <= v_21 @[Valid.scala 130:22]
    reg outPipe_bits_21 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_21) @[Reg.scala 19:16]
    when v_21 : @[Reg.scala 20:18]
      outPipe_bits_21 <= b_21 @[Reg.scala 20:22]
    wire out_21 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_21.valid <= outPipe_valid_21 @[Valid.scala 126:17]
    out_21.bits <= outPipe_bits_21 @[Valid.scala 127:16]
    mesh_1_1.io.in_d[0].bits <= out_21.bits[0].bits @[Gemmini.scala 71:22]
    reg v_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_22 <= mesh_1_1.io.out_valid[0] @[Valid.scala 130:22]
    reg b_22 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_22) @[Reg.scala 19:16]
    when mesh_1_1.io.out_valid[0] : @[Reg.scala 20:18]
      b_22 <= mesh_1_1.io.out_c @[Reg.scala 20:22]
    reg outPipe_valid_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_22 <= v_22 @[Valid.scala 130:22]
    reg outPipe_bits_22 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_22) @[Reg.scala 19:16]
    when v_22 : @[Reg.scala 20:18]
      outPipe_bits_22 <= b_22 @[Reg.scala 20:22]
    wire out_22 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_22.valid <= outPipe_valid_22 @[Valid.scala 126:17]
    out_22.bits <= outPipe_bits_22 @[Valid.scala 127:16]
    mesh_2_1.io.in_d[0].bits <= out_22.bits[0].bits @[Gemmini.scala 71:22]
    reg v_23 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_23 <= mesh_2_1.io.out_valid[0] @[Valid.scala 130:22]
    reg b_23 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_23) @[Reg.scala 19:16]
    when mesh_2_1.io.out_valid[0] : @[Reg.scala 20:18]
      b_23 <= mesh_2_1.io.out_c @[Reg.scala 20:22]
    reg outPipe_valid_23 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_23 <= v_23 @[Valid.scala 130:22]
    reg outPipe_bits_23 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_23) @[Reg.scala 19:16]
    when v_23 : @[Reg.scala 20:18]
      outPipe_bits_23 <= b_23 @[Reg.scala 20:22]
    wire out_23 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_23.valid <= outPipe_valid_23 @[Valid.scala 126:17]
    out_23.bits <= outPipe_bits_23 @[Valid.scala 127:16]
    mesh_3_1.io.in_d[0].bits <= out_23.bits[0].bits @[Gemmini.scala 71:22]
    reg v_24 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_24 <= io.in_valid[2][0] @[Valid.scala 130:22]
    reg b_24 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_24) @[Reg.scala 19:16]
    when io.in_valid[2][0] : @[Reg.scala 20:18]
      b_24 <= io.in_d[2] @[Reg.scala 20:22]
    reg outPipe_valid_24 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_24 <= v_24 @[Valid.scala 130:22]
    reg outPipe_bits_24 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_24) @[Reg.scala 19:16]
    when v_24 : @[Reg.scala 20:18]
      outPipe_bits_24 <= b_24 @[Reg.scala 20:22]
    wire out_24 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_24.valid <= outPipe_valid_24 @[Valid.scala 126:17]
    out_24.bits <= outPipe_bits_24 @[Valid.scala 127:16]
    mesh_0_2.io.in_d[0].bits <= out_24.bits[0].bits @[Gemmini.scala 71:22]
    reg v_25 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_25 <= mesh_0_2.io.out_valid[0] @[Valid.scala 130:22]
    reg b_25 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_25) @[Reg.scala 19:16]
    when mesh_0_2.io.out_valid[0] : @[Reg.scala 20:18]
      b_25 <= mesh_0_2.io.out_c @[Reg.scala 20:22]
    reg outPipe_valid_25 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_25 <= v_25 @[Valid.scala 130:22]
    reg outPipe_bits_25 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_25) @[Reg.scala 19:16]
    when v_25 : @[Reg.scala 20:18]
      outPipe_bits_25 <= b_25 @[Reg.scala 20:22]
    wire out_25 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_25.valid <= outPipe_valid_25 @[Valid.scala 126:17]
    out_25.bits <= outPipe_bits_25 @[Valid.scala 127:16]
    mesh_1_2.io.in_d[0].bits <= out_25.bits[0].bits @[Gemmini.scala 71:22]
    reg v_26 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_26 <= mesh_1_2.io.out_valid[0] @[Valid.scala 130:22]
    reg b_26 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_26) @[Reg.scala 19:16]
    when mesh_1_2.io.out_valid[0] : @[Reg.scala 20:18]
      b_26 <= mesh_1_2.io.out_c @[Reg.scala 20:22]
    reg outPipe_valid_26 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_26 <= v_26 @[Valid.scala 130:22]
    reg outPipe_bits_26 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_26) @[Reg.scala 19:16]
    when v_26 : @[Reg.scala 20:18]
      outPipe_bits_26 <= b_26 @[Reg.scala 20:22]
    wire out_26 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_26.valid <= outPipe_valid_26 @[Valid.scala 126:17]
    out_26.bits <= outPipe_bits_26 @[Valid.scala 127:16]
    mesh_2_2.io.in_d[0].bits <= out_26.bits[0].bits @[Gemmini.scala 71:22]
    reg v_27 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_27 <= mesh_2_2.io.out_valid[0] @[Valid.scala 130:22]
    reg b_27 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_27) @[Reg.scala 19:16]
    when mesh_2_2.io.out_valid[0] : @[Reg.scala 20:18]
      b_27 <= mesh_2_2.io.out_c @[Reg.scala 20:22]
    reg outPipe_valid_27 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_27 <= v_27 @[Valid.scala 130:22]
    reg outPipe_bits_27 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_27) @[Reg.scala 19:16]
    when v_27 : @[Reg.scala 20:18]
      outPipe_bits_27 <= b_27 @[Reg.scala 20:22]
    wire out_27 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_27.valid <= outPipe_valid_27 @[Valid.scala 126:17]
    out_27.bits <= outPipe_bits_27 @[Valid.scala 127:16]
    mesh_3_2.io.in_d[0].bits <= out_27.bits[0].bits @[Gemmini.scala 71:22]
    reg v_28 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_28 <= io.in_valid[3][0] @[Valid.scala 130:22]
    reg b_28 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_28) @[Reg.scala 19:16]
    when io.in_valid[3][0] : @[Reg.scala 20:18]
      b_28 <= io.in_d[3] @[Reg.scala 20:22]
    reg outPipe_valid_28 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_28 <= v_28 @[Valid.scala 130:22]
    reg outPipe_bits_28 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_28) @[Reg.scala 19:16]
    when v_28 : @[Reg.scala 20:18]
      outPipe_bits_28 <= b_28 @[Reg.scala 20:22]
    wire out_28 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_28.valid <= outPipe_valid_28 @[Valid.scala 126:17]
    out_28.bits <= outPipe_bits_28 @[Valid.scala 127:16]
    mesh_0_3.io.in_d[0].bits <= out_28.bits[0].bits @[Gemmini.scala 71:22]
    reg v_29 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_29 <= mesh_0_3.io.out_valid[0] @[Valid.scala 130:22]
    reg b_29 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_29) @[Reg.scala 19:16]
    when mesh_0_3.io.out_valid[0] : @[Reg.scala 20:18]
      b_29 <= mesh_0_3.io.out_c @[Reg.scala 20:22]
    reg outPipe_valid_29 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_29 <= v_29 @[Valid.scala 130:22]
    reg outPipe_bits_29 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_29) @[Reg.scala 19:16]
    when v_29 : @[Reg.scala 20:18]
      outPipe_bits_29 <= b_29 @[Reg.scala 20:22]
    wire out_29 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_29.valid <= outPipe_valid_29 @[Valid.scala 126:17]
    out_29.bits <= outPipe_bits_29 @[Valid.scala 127:16]
    mesh_1_3.io.in_d[0].bits <= out_29.bits[0].bits @[Gemmini.scala 71:22]
    reg v_30 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_30 <= mesh_1_3.io.out_valid[0] @[Valid.scala 130:22]
    reg b_30 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_30) @[Reg.scala 19:16]
    when mesh_1_3.io.out_valid[0] : @[Reg.scala 20:18]
      b_30 <= mesh_1_3.io.out_c @[Reg.scala 20:22]
    reg outPipe_valid_30 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_30 <= v_30 @[Valid.scala 130:22]
    reg outPipe_bits_30 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_30) @[Reg.scala 19:16]
    when v_30 : @[Reg.scala 20:18]
      outPipe_bits_30 <= b_30 @[Reg.scala 20:22]
    wire out_30 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_30.valid <= outPipe_valid_30 @[Valid.scala 126:17]
    out_30.bits <= outPipe_bits_30 @[Valid.scala 127:16]
    mesh_2_3.io.in_d[0].bits <= out_30.bits[0].bits @[Gemmini.scala 71:22]
    reg v_31 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    v_31 <= mesh_2_3.io.out_valid[0] @[Valid.scala 130:22]
    reg b_31 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), b_31) @[Reg.scala 19:16]
    when mesh_2_3.io.out_valid[0] : @[Reg.scala 20:18]
      b_31 <= mesh_2_3.io.out_c @[Reg.scala 20:22]
    reg outPipe_valid_31 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    outPipe_valid_31 <= v_31 @[Valid.scala 130:22]
    reg outPipe_bits_31 : { bits : UInt<32>}[1], clock with :
      reset => (UInt<1>("h0"), outPipe_bits_31) @[Reg.scala 19:16]
    when v_31 : @[Reg.scala 20:18]
      outPipe_bits_31 <= b_31 @[Reg.scala 20:22]
    wire out_31 : { valid : UInt<1>, bits : { bits : UInt<32>}[1]} @[Valid.scala 125:21]
    out_31.valid <= outPipe_valid_31 @[Valid.scala 126:17]
    out_31.bits <= outPipe_bits_31 @[Valid.scala 127:16]
    mesh_3_3.io.in_d[0].bits <= out_31.bits[0].bits @[Gemmini.scala 71:22]
    node _T = or(mesh_0_0.io.bad_dataflow, mesh_0_1.io.bad_dataflow) @[Gemmini.scala 77:54]
    node _T_1 = or(_T, mesh_0_2.io.bad_dataflow) @[Gemmini.scala 77:54]
    node _T_2 = or(_T_1, mesh_0_3.io.bad_dataflow) @[Gemmini.scala 77:54]
    node _T_3 = or(mesh_1_0.io.bad_dataflow, mesh_1_1.io.bad_dataflow) @[Gemmini.scala 77:54]
    node _T_4 = or(_T_3, mesh_1_2.io.bad_dataflow) @[Gemmini.scala 77:54]
    node _T_5 = or(_T_4, mesh_1_3.io.bad_dataflow) @[Gemmini.scala 77:54]
    node _T_6 = or(mesh_2_0.io.bad_dataflow, mesh_2_1.io.bad_dataflow) @[Gemmini.scala 77:54]
    node _T_7 = or(_T_6, mesh_2_2.io.bad_dataflow) @[Gemmini.scala 77:54]
    node _T_8 = or(_T_7, mesh_2_3.io.bad_dataflow) @[Gemmini.scala 77:54]
    node _T_9 = or(mesh_3_0.io.bad_dataflow, mesh_3_1.io.bad_dataflow) @[Gemmini.scala 77:54]
    node _T_10 = or(_T_9, mesh_3_2.io.bad_dataflow) @[Gemmini.scala 77:54]
    node _T_11 = or(_T_10, mesh_3_3.io.bad_dataflow) @[Gemmini.scala 77:54]
    node _T_12 = or(_T_2, _T_5) @[Gemmini.scala 77:68]
    node _T_13 = or(_T_12, _T_8) @[Gemmini.scala 77:68]
    node _T_14 = or(_T_13, _T_11) @[Gemmini.scala 77:68]
    node _T_15 = eq(_T_14, UInt<1>("h0")) @[Gemmini.scala 77:10]
    node _T_16 = bits(reset, 0, 0) @[Gemmini.scala 77:9]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[Gemmini.scala 77:9]
    when _T_17 : @[Gemmini.scala 77:9]
      node _T_18 = eq(_T_15, UInt<1>("h0")) @[Gemmini.scala 77:9]
      when _T_18 : @[Gemmini.scala 77:9]
        skip
      assert(clock, _T_15, UInt<1>("h1"), "") : assert @[Gemmini.scala 77:9]
    reg mesh_0_0_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_0_io_in_control_0_shift_v <= io.in_valid[0][0] @[Valid.scala 130:22]
    reg mesh_0_0_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_0_0_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when io.in_valid[0][0] : @[Reg.scala 20:18]
      mesh_0_0_io_in_control_0_shift_b <= io.in_control[0][0].shift @[Reg.scala 20:22]
    reg mesh_0_0_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_0_io_in_control_0_shift_outPipe_valid <= mesh_0_0_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_0_0_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_0_0_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_0_0_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_0_0_io_in_control_0_shift_outPipe_bits <= mesh_0_0_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_0_0_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_0_0_io_in_control_0_shift_out.valid <= mesh_0_0_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_0_0_io_in_control_0_shift_out.bits <= mesh_0_0_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_0_0.io.in_control[0].shift <= mesh_0_0_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_0_0_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_0_io_in_control_0_dataflow_v <= io.in_valid[0][0] @[Valid.scala 130:22]
    reg mesh_0_0_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_0_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when io.in_valid[0][0] : @[Reg.scala 20:18]
      mesh_0_0_io_in_control_0_dataflow_b <= io.in_control[0][0].dataflow @[Reg.scala 20:22]
    reg mesh_0_0_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_0_io_in_control_0_dataflow_outPipe_valid <= mesh_0_0_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_0_0_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_0_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_0_0_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_0_0_io_in_control_0_dataflow_outPipe_bits <= mesh_0_0_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_0_0_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_0_0_io_in_control_0_dataflow_out.valid <= mesh_0_0_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_0_0_io_in_control_0_dataflow_out.bits <= mesh_0_0_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_0_0.io.in_control[0].dataflow <= mesh_0_0_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_0_0_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_0_io_in_control_0_propagate_v <= io.in_valid[0][0] @[Valid.scala 130:22]
    reg mesh_0_0_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_0_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when io.in_valid[0][0] : @[Reg.scala 20:18]
      mesh_0_0_io_in_control_0_propagate_b <= io.in_control[0][0].propagate @[Reg.scala 20:22]
    reg mesh_0_0_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_0_io_in_control_0_propagate_outPipe_valid <= mesh_0_0_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_0_0_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_0_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_0_0_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_0_0_io_in_control_0_propagate_outPipe_bits <= mesh_0_0_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_0_0_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_0_0_io_in_control_0_propagate_out.valid <= mesh_0_0_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_0_0_io_in_control_0_propagate_out.bits <= mesh_0_0_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_0_0.io.in_control[0].propagate <= mesh_0_0_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_1_0_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_0_io_in_control_0_shift_v <= mesh_0_0.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_1_0_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_1_0_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when mesh_0_0.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_1_0_io_in_control_0_shift_b <= mesh_0_0.io.out_control[0].shift @[Reg.scala 20:22]
    reg mesh_1_0_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_0_io_in_control_0_shift_outPipe_valid <= mesh_1_0_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_1_0_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_1_0_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_1_0_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_1_0_io_in_control_0_shift_outPipe_bits <= mesh_1_0_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_1_0_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_1_0_io_in_control_0_shift_out.valid <= mesh_1_0_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_1_0_io_in_control_0_shift_out.bits <= mesh_1_0_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_1_0.io.in_control[0].shift <= mesh_1_0_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_1_0_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_0_io_in_control_0_dataflow_v <= mesh_0_0.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_1_0_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_0_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when mesh_0_0.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_1_0_io_in_control_0_dataflow_b <= mesh_0_0.io.out_control[0].dataflow @[Reg.scala 20:22]
    reg mesh_1_0_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_0_io_in_control_0_dataflow_outPipe_valid <= mesh_1_0_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_1_0_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_0_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_1_0_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_1_0_io_in_control_0_dataflow_outPipe_bits <= mesh_1_0_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_1_0_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_1_0_io_in_control_0_dataflow_out.valid <= mesh_1_0_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_1_0_io_in_control_0_dataflow_out.bits <= mesh_1_0_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_1_0.io.in_control[0].dataflow <= mesh_1_0_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_1_0_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_0_io_in_control_0_propagate_v <= mesh_0_0.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_1_0_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_0_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when mesh_0_0.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_1_0_io_in_control_0_propagate_b <= mesh_0_0.io.out_control[0].propagate @[Reg.scala 20:22]
    reg mesh_1_0_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_0_io_in_control_0_propagate_outPipe_valid <= mesh_1_0_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_1_0_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_0_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_1_0_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_1_0_io_in_control_0_propagate_outPipe_bits <= mesh_1_0_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_1_0_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_1_0_io_in_control_0_propagate_out.valid <= mesh_1_0_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_1_0_io_in_control_0_propagate_out.bits <= mesh_1_0_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_1_0.io.in_control[0].propagate <= mesh_1_0_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_2_0_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_0_io_in_control_0_shift_v <= mesh_1_0.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_2_0_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_2_0_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when mesh_1_0.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_2_0_io_in_control_0_shift_b <= mesh_1_0.io.out_control[0].shift @[Reg.scala 20:22]
    reg mesh_2_0_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_0_io_in_control_0_shift_outPipe_valid <= mesh_2_0_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_2_0_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_2_0_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_2_0_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_2_0_io_in_control_0_shift_outPipe_bits <= mesh_2_0_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_2_0_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_2_0_io_in_control_0_shift_out.valid <= mesh_2_0_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_2_0_io_in_control_0_shift_out.bits <= mesh_2_0_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_2_0.io.in_control[0].shift <= mesh_2_0_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_2_0_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_0_io_in_control_0_dataflow_v <= mesh_1_0.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_2_0_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_0_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when mesh_1_0.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_2_0_io_in_control_0_dataflow_b <= mesh_1_0.io.out_control[0].dataflow @[Reg.scala 20:22]
    reg mesh_2_0_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_0_io_in_control_0_dataflow_outPipe_valid <= mesh_2_0_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_2_0_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_0_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_2_0_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_2_0_io_in_control_0_dataflow_outPipe_bits <= mesh_2_0_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_2_0_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_2_0_io_in_control_0_dataflow_out.valid <= mesh_2_0_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_2_0_io_in_control_0_dataflow_out.bits <= mesh_2_0_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_2_0.io.in_control[0].dataflow <= mesh_2_0_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_2_0_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_0_io_in_control_0_propagate_v <= mesh_1_0.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_2_0_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_0_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when mesh_1_0.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_2_0_io_in_control_0_propagate_b <= mesh_1_0.io.out_control[0].propagate @[Reg.scala 20:22]
    reg mesh_2_0_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_0_io_in_control_0_propagate_outPipe_valid <= mesh_2_0_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_2_0_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_0_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_2_0_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_2_0_io_in_control_0_propagate_outPipe_bits <= mesh_2_0_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_2_0_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_2_0_io_in_control_0_propagate_out.valid <= mesh_2_0_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_2_0_io_in_control_0_propagate_out.bits <= mesh_2_0_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_2_0.io.in_control[0].propagate <= mesh_2_0_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_3_0_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_0_io_in_control_0_shift_v <= mesh_2_0.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_3_0_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_3_0_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when mesh_2_0.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_3_0_io_in_control_0_shift_b <= mesh_2_0.io.out_control[0].shift @[Reg.scala 20:22]
    reg mesh_3_0_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_0_io_in_control_0_shift_outPipe_valid <= mesh_3_0_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_3_0_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_3_0_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_3_0_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_3_0_io_in_control_0_shift_outPipe_bits <= mesh_3_0_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_3_0_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_3_0_io_in_control_0_shift_out.valid <= mesh_3_0_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_3_0_io_in_control_0_shift_out.bits <= mesh_3_0_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_3_0.io.in_control[0].shift <= mesh_3_0_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_3_0_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_0_io_in_control_0_dataflow_v <= mesh_2_0.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_3_0_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_0_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when mesh_2_0.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_3_0_io_in_control_0_dataflow_b <= mesh_2_0.io.out_control[0].dataflow @[Reg.scala 20:22]
    reg mesh_3_0_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_0_io_in_control_0_dataflow_outPipe_valid <= mesh_3_0_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_3_0_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_0_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_3_0_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_3_0_io_in_control_0_dataflow_outPipe_bits <= mesh_3_0_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_3_0_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_3_0_io_in_control_0_dataflow_out.valid <= mesh_3_0_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_3_0_io_in_control_0_dataflow_out.bits <= mesh_3_0_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_3_0.io.in_control[0].dataflow <= mesh_3_0_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_3_0_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_0_io_in_control_0_propagate_v <= mesh_2_0.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_3_0_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_0_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when mesh_2_0.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_3_0_io_in_control_0_propagate_b <= mesh_2_0.io.out_control[0].propagate @[Reg.scala 20:22]
    reg mesh_3_0_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_0_io_in_control_0_propagate_outPipe_valid <= mesh_3_0_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_3_0_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_0_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_3_0_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_3_0_io_in_control_0_propagate_outPipe_bits <= mesh_3_0_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_3_0_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_3_0_io_in_control_0_propagate_out.valid <= mesh_3_0_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_3_0_io_in_control_0_propagate_out.bits <= mesh_3_0_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_3_0.io.in_control[0].propagate <= mesh_3_0_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_0_1_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_1_io_in_control_0_shift_v <= io.in_valid[1][0] @[Valid.scala 130:22]
    reg mesh_0_1_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_0_1_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when io.in_valid[1][0] : @[Reg.scala 20:18]
      mesh_0_1_io_in_control_0_shift_b <= io.in_control[1][0].shift @[Reg.scala 20:22]
    reg mesh_0_1_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_1_io_in_control_0_shift_outPipe_valid <= mesh_0_1_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_0_1_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_0_1_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_0_1_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_0_1_io_in_control_0_shift_outPipe_bits <= mesh_0_1_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_0_1_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_0_1_io_in_control_0_shift_out.valid <= mesh_0_1_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_0_1_io_in_control_0_shift_out.bits <= mesh_0_1_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_0_1.io.in_control[0].shift <= mesh_0_1_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_0_1_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_1_io_in_control_0_dataflow_v <= io.in_valid[1][0] @[Valid.scala 130:22]
    reg mesh_0_1_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_1_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when io.in_valid[1][0] : @[Reg.scala 20:18]
      mesh_0_1_io_in_control_0_dataflow_b <= io.in_control[1][0].dataflow @[Reg.scala 20:22]
    reg mesh_0_1_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_1_io_in_control_0_dataflow_outPipe_valid <= mesh_0_1_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_0_1_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_1_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_0_1_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_0_1_io_in_control_0_dataflow_outPipe_bits <= mesh_0_1_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_0_1_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_0_1_io_in_control_0_dataflow_out.valid <= mesh_0_1_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_0_1_io_in_control_0_dataflow_out.bits <= mesh_0_1_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_0_1.io.in_control[0].dataflow <= mesh_0_1_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_0_1_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_1_io_in_control_0_propagate_v <= io.in_valid[1][0] @[Valid.scala 130:22]
    reg mesh_0_1_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_1_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when io.in_valid[1][0] : @[Reg.scala 20:18]
      mesh_0_1_io_in_control_0_propagate_b <= io.in_control[1][0].propagate @[Reg.scala 20:22]
    reg mesh_0_1_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_1_io_in_control_0_propagate_outPipe_valid <= mesh_0_1_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_0_1_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_1_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_0_1_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_0_1_io_in_control_0_propagate_outPipe_bits <= mesh_0_1_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_0_1_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_0_1_io_in_control_0_propagate_out.valid <= mesh_0_1_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_0_1_io_in_control_0_propagate_out.bits <= mesh_0_1_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_0_1.io.in_control[0].propagate <= mesh_0_1_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_1_1_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_1_io_in_control_0_shift_v <= mesh_0_1.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_1_1_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_1_1_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when mesh_0_1.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_1_1_io_in_control_0_shift_b <= mesh_0_1.io.out_control[0].shift @[Reg.scala 20:22]
    reg mesh_1_1_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_1_io_in_control_0_shift_outPipe_valid <= mesh_1_1_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_1_1_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_1_1_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_1_1_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_1_1_io_in_control_0_shift_outPipe_bits <= mesh_1_1_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_1_1_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_1_1_io_in_control_0_shift_out.valid <= mesh_1_1_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_1_1_io_in_control_0_shift_out.bits <= mesh_1_1_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_1_1.io.in_control[0].shift <= mesh_1_1_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_1_1_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_1_io_in_control_0_dataflow_v <= mesh_0_1.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_1_1_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_1_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when mesh_0_1.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_1_1_io_in_control_0_dataflow_b <= mesh_0_1.io.out_control[0].dataflow @[Reg.scala 20:22]
    reg mesh_1_1_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_1_io_in_control_0_dataflow_outPipe_valid <= mesh_1_1_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_1_1_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_1_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_1_1_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_1_1_io_in_control_0_dataflow_outPipe_bits <= mesh_1_1_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_1_1_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_1_1_io_in_control_0_dataflow_out.valid <= mesh_1_1_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_1_1_io_in_control_0_dataflow_out.bits <= mesh_1_1_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_1_1.io.in_control[0].dataflow <= mesh_1_1_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_1_1_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_1_io_in_control_0_propagate_v <= mesh_0_1.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_1_1_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_1_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when mesh_0_1.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_1_1_io_in_control_0_propagate_b <= mesh_0_1.io.out_control[0].propagate @[Reg.scala 20:22]
    reg mesh_1_1_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_1_io_in_control_0_propagate_outPipe_valid <= mesh_1_1_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_1_1_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_1_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_1_1_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_1_1_io_in_control_0_propagate_outPipe_bits <= mesh_1_1_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_1_1_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_1_1_io_in_control_0_propagate_out.valid <= mesh_1_1_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_1_1_io_in_control_0_propagate_out.bits <= mesh_1_1_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_1_1.io.in_control[0].propagate <= mesh_1_1_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_2_1_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_1_io_in_control_0_shift_v <= mesh_1_1.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_2_1_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_2_1_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when mesh_1_1.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_2_1_io_in_control_0_shift_b <= mesh_1_1.io.out_control[0].shift @[Reg.scala 20:22]
    reg mesh_2_1_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_1_io_in_control_0_shift_outPipe_valid <= mesh_2_1_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_2_1_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_2_1_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_2_1_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_2_1_io_in_control_0_shift_outPipe_bits <= mesh_2_1_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_2_1_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_2_1_io_in_control_0_shift_out.valid <= mesh_2_1_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_2_1_io_in_control_0_shift_out.bits <= mesh_2_1_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_2_1.io.in_control[0].shift <= mesh_2_1_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_2_1_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_1_io_in_control_0_dataflow_v <= mesh_1_1.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_2_1_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_1_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when mesh_1_1.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_2_1_io_in_control_0_dataflow_b <= mesh_1_1.io.out_control[0].dataflow @[Reg.scala 20:22]
    reg mesh_2_1_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_1_io_in_control_0_dataflow_outPipe_valid <= mesh_2_1_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_2_1_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_1_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_2_1_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_2_1_io_in_control_0_dataflow_outPipe_bits <= mesh_2_1_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_2_1_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_2_1_io_in_control_0_dataflow_out.valid <= mesh_2_1_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_2_1_io_in_control_0_dataflow_out.bits <= mesh_2_1_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_2_1.io.in_control[0].dataflow <= mesh_2_1_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_2_1_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_1_io_in_control_0_propagate_v <= mesh_1_1.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_2_1_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_1_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when mesh_1_1.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_2_1_io_in_control_0_propagate_b <= mesh_1_1.io.out_control[0].propagate @[Reg.scala 20:22]
    reg mesh_2_1_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_1_io_in_control_0_propagate_outPipe_valid <= mesh_2_1_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_2_1_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_1_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_2_1_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_2_1_io_in_control_0_propagate_outPipe_bits <= mesh_2_1_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_2_1_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_2_1_io_in_control_0_propagate_out.valid <= mesh_2_1_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_2_1_io_in_control_0_propagate_out.bits <= mesh_2_1_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_2_1.io.in_control[0].propagate <= mesh_2_1_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_3_1_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_1_io_in_control_0_shift_v <= mesh_2_1.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_3_1_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_3_1_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when mesh_2_1.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_3_1_io_in_control_0_shift_b <= mesh_2_1.io.out_control[0].shift @[Reg.scala 20:22]
    reg mesh_3_1_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_1_io_in_control_0_shift_outPipe_valid <= mesh_3_1_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_3_1_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_3_1_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_3_1_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_3_1_io_in_control_0_shift_outPipe_bits <= mesh_3_1_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_3_1_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_3_1_io_in_control_0_shift_out.valid <= mesh_3_1_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_3_1_io_in_control_0_shift_out.bits <= mesh_3_1_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_3_1.io.in_control[0].shift <= mesh_3_1_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_3_1_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_1_io_in_control_0_dataflow_v <= mesh_2_1.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_3_1_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_1_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when mesh_2_1.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_3_1_io_in_control_0_dataflow_b <= mesh_2_1.io.out_control[0].dataflow @[Reg.scala 20:22]
    reg mesh_3_1_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_1_io_in_control_0_dataflow_outPipe_valid <= mesh_3_1_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_3_1_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_1_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_3_1_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_3_1_io_in_control_0_dataflow_outPipe_bits <= mesh_3_1_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_3_1_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_3_1_io_in_control_0_dataflow_out.valid <= mesh_3_1_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_3_1_io_in_control_0_dataflow_out.bits <= mesh_3_1_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_3_1.io.in_control[0].dataflow <= mesh_3_1_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_3_1_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_1_io_in_control_0_propagate_v <= mesh_2_1.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_3_1_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_1_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when mesh_2_1.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_3_1_io_in_control_0_propagate_b <= mesh_2_1.io.out_control[0].propagate @[Reg.scala 20:22]
    reg mesh_3_1_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_1_io_in_control_0_propagate_outPipe_valid <= mesh_3_1_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_3_1_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_1_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_3_1_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_3_1_io_in_control_0_propagate_outPipe_bits <= mesh_3_1_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_3_1_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_3_1_io_in_control_0_propagate_out.valid <= mesh_3_1_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_3_1_io_in_control_0_propagate_out.bits <= mesh_3_1_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_3_1.io.in_control[0].propagate <= mesh_3_1_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_0_2_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_2_io_in_control_0_shift_v <= io.in_valid[2][0] @[Valid.scala 130:22]
    reg mesh_0_2_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_0_2_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when io.in_valid[2][0] : @[Reg.scala 20:18]
      mesh_0_2_io_in_control_0_shift_b <= io.in_control[2][0].shift @[Reg.scala 20:22]
    reg mesh_0_2_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_2_io_in_control_0_shift_outPipe_valid <= mesh_0_2_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_0_2_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_0_2_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_0_2_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_0_2_io_in_control_0_shift_outPipe_bits <= mesh_0_2_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_0_2_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_0_2_io_in_control_0_shift_out.valid <= mesh_0_2_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_0_2_io_in_control_0_shift_out.bits <= mesh_0_2_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_0_2.io.in_control[0].shift <= mesh_0_2_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_0_2_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_2_io_in_control_0_dataflow_v <= io.in_valid[2][0] @[Valid.scala 130:22]
    reg mesh_0_2_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_2_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when io.in_valid[2][0] : @[Reg.scala 20:18]
      mesh_0_2_io_in_control_0_dataflow_b <= io.in_control[2][0].dataflow @[Reg.scala 20:22]
    reg mesh_0_2_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_2_io_in_control_0_dataflow_outPipe_valid <= mesh_0_2_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_0_2_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_2_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_0_2_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_0_2_io_in_control_0_dataflow_outPipe_bits <= mesh_0_2_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_0_2_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_0_2_io_in_control_0_dataflow_out.valid <= mesh_0_2_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_0_2_io_in_control_0_dataflow_out.bits <= mesh_0_2_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_0_2.io.in_control[0].dataflow <= mesh_0_2_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_0_2_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_2_io_in_control_0_propagate_v <= io.in_valid[2][0] @[Valid.scala 130:22]
    reg mesh_0_2_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_2_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when io.in_valid[2][0] : @[Reg.scala 20:18]
      mesh_0_2_io_in_control_0_propagate_b <= io.in_control[2][0].propagate @[Reg.scala 20:22]
    reg mesh_0_2_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_2_io_in_control_0_propagate_outPipe_valid <= mesh_0_2_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_0_2_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_2_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_0_2_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_0_2_io_in_control_0_propagate_outPipe_bits <= mesh_0_2_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_0_2_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_0_2_io_in_control_0_propagate_out.valid <= mesh_0_2_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_0_2_io_in_control_0_propagate_out.bits <= mesh_0_2_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_0_2.io.in_control[0].propagate <= mesh_0_2_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_1_2_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_2_io_in_control_0_shift_v <= mesh_0_2.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_1_2_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_1_2_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when mesh_0_2.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_1_2_io_in_control_0_shift_b <= mesh_0_2.io.out_control[0].shift @[Reg.scala 20:22]
    reg mesh_1_2_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_2_io_in_control_0_shift_outPipe_valid <= mesh_1_2_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_1_2_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_1_2_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_1_2_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_1_2_io_in_control_0_shift_outPipe_bits <= mesh_1_2_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_1_2_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_1_2_io_in_control_0_shift_out.valid <= mesh_1_2_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_1_2_io_in_control_0_shift_out.bits <= mesh_1_2_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_1_2.io.in_control[0].shift <= mesh_1_2_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_1_2_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_2_io_in_control_0_dataflow_v <= mesh_0_2.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_1_2_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_2_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when mesh_0_2.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_1_2_io_in_control_0_dataflow_b <= mesh_0_2.io.out_control[0].dataflow @[Reg.scala 20:22]
    reg mesh_1_2_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_2_io_in_control_0_dataflow_outPipe_valid <= mesh_1_2_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_1_2_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_2_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_1_2_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_1_2_io_in_control_0_dataflow_outPipe_bits <= mesh_1_2_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_1_2_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_1_2_io_in_control_0_dataflow_out.valid <= mesh_1_2_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_1_2_io_in_control_0_dataflow_out.bits <= mesh_1_2_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_1_2.io.in_control[0].dataflow <= mesh_1_2_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_1_2_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_2_io_in_control_0_propagate_v <= mesh_0_2.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_1_2_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_2_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when mesh_0_2.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_1_2_io_in_control_0_propagate_b <= mesh_0_2.io.out_control[0].propagate @[Reg.scala 20:22]
    reg mesh_1_2_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_2_io_in_control_0_propagate_outPipe_valid <= mesh_1_2_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_1_2_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_2_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_1_2_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_1_2_io_in_control_0_propagate_outPipe_bits <= mesh_1_2_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_1_2_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_1_2_io_in_control_0_propagate_out.valid <= mesh_1_2_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_1_2_io_in_control_0_propagate_out.bits <= mesh_1_2_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_1_2.io.in_control[0].propagate <= mesh_1_2_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_2_2_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_2_io_in_control_0_shift_v <= mesh_1_2.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_2_2_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_2_2_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when mesh_1_2.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_2_2_io_in_control_0_shift_b <= mesh_1_2.io.out_control[0].shift @[Reg.scala 20:22]
    reg mesh_2_2_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_2_io_in_control_0_shift_outPipe_valid <= mesh_2_2_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_2_2_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_2_2_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_2_2_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_2_2_io_in_control_0_shift_outPipe_bits <= mesh_2_2_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_2_2_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_2_2_io_in_control_0_shift_out.valid <= mesh_2_2_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_2_2_io_in_control_0_shift_out.bits <= mesh_2_2_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_2_2.io.in_control[0].shift <= mesh_2_2_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_2_2_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_2_io_in_control_0_dataflow_v <= mesh_1_2.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_2_2_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_2_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when mesh_1_2.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_2_2_io_in_control_0_dataflow_b <= mesh_1_2.io.out_control[0].dataflow @[Reg.scala 20:22]
    reg mesh_2_2_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_2_io_in_control_0_dataflow_outPipe_valid <= mesh_2_2_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_2_2_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_2_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_2_2_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_2_2_io_in_control_0_dataflow_outPipe_bits <= mesh_2_2_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_2_2_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_2_2_io_in_control_0_dataflow_out.valid <= mesh_2_2_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_2_2_io_in_control_0_dataflow_out.bits <= mesh_2_2_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_2_2.io.in_control[0].dataflow <= mesh_2_2_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_2_2_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_2_io_in_control_0_propagate_v <= mesh_1_2.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_2_2_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_2_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when mesh_1_2.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_2_2_io_in_control_0_propagate_b <= mesh_1_2.io.out_control[0].propagate @[Reg.scala 20:22]
    reg mesh_2_2_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_2_io_in_control_0_propagate_outPipe_valid <= mesh_2_2_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_2_2_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_2_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_2_2_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_2_2_io_in_control_0_propagate_outPipe_bits <= mesh_2_2_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_2_2_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_2_2_io_in_control_0_propagate_out.valid <= mesh_2_2_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_2_2_io_in_control_0_propagate_out.bits <= mesh_2_2_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_2_2.io.in_control[0].propagate <= mesh_2_2_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_3_2_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_2_io_in_control_0_shift_v <= mesh_2_2.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_3_2_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_3_2_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when mesh_2_2.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_3_2_io_in_control_0_shift_b <= mesh_2_2.io.out_control[0].shift @[Reg.scala 20:22]
    reg mesh_3_2_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_2_io_in_control_0_shift_outPipe_valid <= mesh_3_2_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_3_2_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_3_2_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_3_2_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_3_2_io_in_control_0_shift_outPipe_bits <= mesh_3_2_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_3_2_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_3_2_io_in_control_0_shift_out.valid <= mesh_3_2_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_3_2_io_in_control_0_shift_out.bits <= mesh_3_2_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_3_2.io.in_control[0].shift <= mesh_3_2_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_3_2_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_2_io_in_control_0_dataflow_v <= mesh_2_2.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_3_2_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_2_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when mesh_2_2.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_3_2_io_in_control_0_dataflow_b <= mesh_2_2.io.out_control[0].dataflow @[Reg.scala 20:22]
    reg mesh_3_2_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_2_io_in_control_0_dataflow_outPipe_valid <= mesh_3_2_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_3_2_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_2_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_3_2_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_3_2_io_in_control_0_dataflow_outPipe_bits <= mesh_3_2_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_3_2_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_3_2_io_in_control_0_dataflow_out.valid <= mesh_3_2_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_3_2_io_in_control_0_dataflow_out.bits <= mesh_3_2_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_3_2.io.in_control[0].dataflow <= mesh_3_2_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_3_2_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_2_io_in_control_0_propagate_v <= mesh_2_2.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_3_2_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_2_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when mesh_2_2.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_3_2_io_in_control_0_propagate_b <= mesh_2_2.io.out_control[0].propagate @[Reg.scala 20:22]
    reg mesh_3_2_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_2_io_in_control_0_propagate_outPipe_valid <= mesh_3_2_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_3_2_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_2_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_3_2_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_3_2_io_in_control_0_propagate_outPipe_bits <= mesh_3_2_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_3_2_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_3_2_io_in_control_0_propagate_out.valid <= mesh_3_2_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_3_2_io_in_control_0_propagate_out.bits <= mesh_3_2_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_3_2.io.in_control[0].propagate <= mesh_3_2_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_0_3_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_3_io_in_control_0_shift_v <= io.in_valid[3][0] @[Valid.scala 130:22]
    reg mesh_0_3_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_0_3_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when io.in_valid[3][0] : @[Reg.scala 20:18]
      mesh_0_3_io_in_control_0_shift_b <= io.in_control[3][0].shift @[Reg.scala 20:22]
    reg mesh_0_3_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_3_io_in_control_0_shift_outPipe_valid <= mesh_0_3_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_0_3_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_0_3_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_0_3_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_0_3_io_in_control_0_shift_outPipe_bits <= mesh_0_3_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_0_3_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_0_3_io_in_control_0_shift_out.valid <= mesh_0_3_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_0_3_io_in_control_0_shift_out.bits <= mesh_0_3_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_0_3.io.in_control[0].shift <= mesh_0_3_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_0_3_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_3_io_in_control_0_dataflow_v <= io.in_valid[3][0] @[Valid.scala 130:22]
    reg mesh_0_3_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_3_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when io.in_valid[3][0] : @[Reg.scala 20:18]
      mesh_0_3_io_in_control_0_dataflow_b <= io.in_control[3][0].dataflow @[Reg.scala 20:22]
    reg mesh_0_3_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_3_io_in_control_0_dataflow_outPipe_valid <= mesh_0_3_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_0_3_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_3_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_0_3_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_0_3_io_in_control_0_dataflow_outPipe_bits <= mesh_0_3_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_0_3_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_0_3_io_in_control_0_dataflow_out.valid <= mesh_0_3_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_0_3_io_in_control_0_dataflow_out.bits <= mesh_0_3_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_0_3.io.in_control[0].dataflow <= mesh_0_3_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_0_3_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_3_io_in_control_0_propagate_v <= io.in_valid[3][0] @[Valid.scala 130:22]
    reg mesh_0_3_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_3_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when io.in_valid[3][0] : @[Reg.scala 20:18]
      mesh_0_3_io_in_control_0_propagate_b <= io.in_control[3][0].propagate @[Reg.scala 20:22]
    reg mesh_0_3_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_0_3_io_in_control_0_propagate_outPipe_valid <= mesh_0_3_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_0_3_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_0_3_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_0_3_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_0_3_io_in_control_0_propagate_outPipe_bits <= mesh_0_3_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_0_3_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_0_3_io_in_control_0_propagate_out.valid <= mesh_0_3_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_0_3_io_in_control_0_propagate_out.bits <= mesh_0_3_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_0_3.io.in_control[0].propagate <= mesh_0_3_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_1_3_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_3_io_in_control_0_shift_v <= mesh_0_3.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_1_3_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_1_3_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when mesh_0_3.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_1_3_io_in_control_0_shift_b <= mesh_0_3.io.out_control[0].shift @[Reg.scala 20:22]
    reg mesh_1_3_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_3_io_in_control_0_shift_outPipe_valid <= mesh_1_3_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_1_3_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_1_3_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_1_3_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_1_3_io_in_control_0_shift_outPipe_bits <= mesh_1_3_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_1_3_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_1_3_io_in_control_0_shift_out.valid <= mesh_1_3_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_1_3_io_in_control_0_shift_out.bits <= mesh_1_3_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_1_3.io.in_control[0].shift <= mesh_1_3_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_1_3_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_3_io_in_control_0_dataflow_v <= mesh_0_3.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_1_3_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_3_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when mesh_0_3.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_1_3_io_in_control_0_dataflow_b <= mesh_0_3.io.out_control[0].dataflow @[Reg.scala 20:22]
    reg mesh_1_3_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_3_io_in_control_0_dataflow_outPipe_valid <= mesh_1_3_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_1_3_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_3_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_1_3_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_1_3_io_in_control_0_dataflow_outPipe_bits <= mesh_1_3_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_1_3_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_1_3_io_in_control_0_dataflow_out.valid <= mesh_1_3_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_1_3_io_in_control_0_dataflow_out.bits <= mesh_1_3_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_1_3.io.in_control[0].dataflow <= mesh_1_3_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_1_3_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_3_io_in_control_0_propagate_v <= mesh_0_3.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_1_3_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_3_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when mesh_0_3.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_1_3_io_in_control_0_propagate_b <= mesh_0_3.io.out_control[0].propagate @[Reg.scala 20:22]
    reg mesh_1_3_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_1_3_io_in_control_0_propagate_outPipe_valid <= mesh_1_3_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_1_3_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_1_3_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_1_3_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_1_3_io_in_control_0_propagate_outPipe_bits <= mesh_1_3_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_1_3_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_1_3_io_in_control_0_propagate_out.valid <= mesh_1_3_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_1_3_io_in_control_0_propagate_out.bits <= mesh_1_3_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_1_3.io.in_control[0].propagate <= mesh_1_3_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_2_3_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_3_io_in_control_0_shift_v <= mesh_1_3.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_2_3_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_2_3_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when mesh_1_3.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_2_3_io_in_control_0_shift_b <= mesh_1_3.io.out_control[0].shift @[Reg.scala 20:22]
    reg mesh_2_3_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_3_io_in_control_0_shift_outPipe_valid <= mesh_2_3_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_2_3_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_2_3_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_2_3_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_2_3_io_in_control_0_shift_outPipe_bits <= mesh_2_3_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_2_3_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_2_3_io_in_control_0_shift_out.valid <= mesh_2_3_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_2_3_io_in_control_0_shift_out.bits <= mesh_2_3_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_2_3.io.in_control[0].shift <= mesh_2_3_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_2_3_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_3_io_in_control_0_dataflow_v <= mesh_1_3.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_2_3_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_3_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when mesh_1_3.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_2_3_io_in_control_0_dataflow_b <= mesh_1_3.io.out_control[0].dataflow @[Reg.scala 20:22]
    reg mesh_2_3_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_3_io_in_control_0_dataflow_outPipe_valid <= mesh_2_3_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_2_3_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_3_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_2_3_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_2_3_io_in_control_0_dataflow_outPipe_bits <= mesh_2_3_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_2_3_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_2_3_io_in_control_0_dataflow_out.valid <= mesh_2_3_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_2_3_io_in_control_0_dataflow_out.bits <= mesh_2_3_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_2_3.io.in_control[0].dataflow <= mesh_2_3_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_2_3_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_3_io_in_control_0_propagate_v <= mesh_1_3.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_2_3_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_3_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when mesh_1_3.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_2_3_io_in_control_0_propagate_b <= mesh_1_3.io.out_control[0].propagate @[Reg.scala 20:22]
    reg mesh_2_3_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_2_3_io_in_control_0_propagate_outPipe_valid <= mesh_2_3_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_2_3_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_2_3_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_2_3_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_2_3_io_in_control_0_propagate_outPipe_bits <= mesh_2_3_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_2_3_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_2_3_io_in_control_0_propagate_out.valid <= mesh_2_3_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_2_3_io_in_control_0_propagate_out.bits <= mesh_2_3_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_2_3.io.in_control[0].propagate <= mesh_2_3_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg mesh_3_3_io_in_control_0_shift_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_3_io_in_control_0_shift_v <= mesh_2_3.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_3_3_io_in_control_0_shift_b : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_3_3_io_in_control_0_shift_b) @[Reg.scala 19:16]
    when mesh_2_3.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_3_3_io_in_control_0_shift_b <= mesh_2_3.io.out_control[0].shift @[Reg.scala 20:22]
    reg mesh_3_3_io_in_control_0_shift_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_3_io_in_control_0_shift_outPipe_valid <= mesh_3_3_io_in_control_0_shift_v @[Valid.scala 130:22]
    reg mesh_3_3_io_in_control_0_shift_outPipe_bits : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mesh_3_3_io_in_control_0_shift_outPipe_bits) @[Reg.scala 19:16]
    when mesh_3_3_io_in_control_0_shift_v : @[Reg.scala 20:18]
      mesh_3_3_io_in_control_0_shift_outPipe_bits <= mesh_3_3_io_in_control_0_shift_b @[Reg.scala 20:22]
    wire mesh_3_3_io_in_control_0_shift_out : { valid : UInt<1>, bits : UInt<5>} @[Valid.scala 125:21]
    mesh_3_3_io_in_control_0_shift_out.valid <= mesh_3_3_io_in_control_0_shift_outPipe_valid @[Valid.scala 126:17]
    mesh_3_3_io_in_control_0_shift_out.bits <= mesh_3_3_io_in_control_0_shift_outPipe_bits @[Valid.scala 127:16]
    mesh_3_3.io.in_control[0].shift <= mesh_3_3_io_in_control_0_shift_out.bits @[Gemmini.scala 82:27]
    reg mesh_3_3_io_in_control_0_dataflow_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_3_io_in_control_0_dataflow_v <= mesh_2_3.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_3_3_io_in_control_0_dataflow_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_3_io_in_control_0_dataflow_b) @[Reg.scala 19:16]
    when mesh_2_3.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_3_3_io_in_control_0_dataflow_b <= mesh_2_3.io.out_control[0].dataflow @[Reg.scala 20:22]
    reg mesh_3_3_io_in_control_0_dataflow_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_3_io_in_control_0_dataflow_outPipe_valid <= mesh_3_3_io_in_control_0_dataflow_v @[Valid.scala 130:22]
    reg mesh_3_3_io_in_control_0_dataflow_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_3_io_in_control_0_dataflow_outPipe_bits) @[Reg.scala 19:16]
    when mesh_3_3_io_in_control_0_dataflow_v : @[Reg.scala 20:18]
      mesh_3_3_io_in_control_0_dataflow_outPipe_bits <= mesh_3_3_io_in_control_0_dataflow_b @[Reg.scala 20:22]
    wire mesh_3_3_io_in_control_0_dataflow_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_3_3_io_in_control_0_dataflow_out.valid <= mesh_3_3_io_in_control_0_dataflow_outPipe_valid @[Valid.scala 126:17]
    mesh_3_3_io_in_control_0_dataflow_out.bits <= mesh_3_3_io_in_control_0_dataflow_outPipe_bits @[Valid.scala 127:16]
    mesh_3_3.io.in_control[0].dataflow <= mesh_3_3_io_in_control_0_dataflow_out.bits @[Gemmini.scala 83:30]
    reg mesh_3_3_io_in_control_0_propagate_v : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_3_io_in_control_0_propagate_v <= mesh_2_3.io.out_valid[0] @[Valid.scala 130:22]
    reg mesh_3_3_io_in_control_0_propagate_b : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_3_io_in_control_0_propagate_b) @[Reg.scala 19:16]
    when mesh_2_3.io.out_valid[0] : @[Reg.scala 20:18]
      mesh_3_3_io_in_control_0_propagate_b <= mesh_2_3.io.out_control[0].propagate @[Reg.scala 20:22]
    reg mesh_3_3_io_in_control_0_propagate_outPipe_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), UInt<1>("h0")) @[Valid.scala 130:22]
    mesh_3_3_io_in_control_0_propagate_outPipe_valid <= mesh_3_3_io_in_control_0_propagate_v @[Valid.scala 130:22]
    reg mesh_3_3_io_in_control_0_propagate_outPipe_bits : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mesh_3_3_io_in_control_0_propagate_outPipe_bits) @[Reg.scala 19:16]
    when mesh_3_3_io_in_control_0_propagate_v : @[Reg.scala 20:18]
      mesh_3_3_io_in_control_0_propagate_outPipe_bits <= mesh_3_3_io_in_control_0_propagate_b @[Reg.scala 20:22]
    wire mesh_3_3_io_in_control_0_propagate_out : { valid : UInt<1>, bits : UInt<1>} @[Valid.scala 125:21]
    mesh_3_3_io_in_control_0_propagate_out.valid <= mesh_3_3_io_in_control_0_propagate_outPipe_valid @[Valid.scala 126:17]
    mesh_3_3_io_in_control_0_propagate_out.bits <= mesh_3_3_io_in_control_0_propagate_outPipe_bits @[Valid.scala 127:16]
    mesh_3_3.io.in_control[0].propagate <= mesh_3_3_io_in_control_0_propagate_out.bits @[Gemmini.scala 84:31]
    reg r_32 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_32) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_32 <= io.in_valid[0] @[Reg.scala 20:22]
    reg r_33 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_33) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_33 <= r_32 @[Reg.scala 20:22]
    mesh_0_0.io.in_valid[0] <= r_33[0] @[Gemmini.scala 94:26]
    reg r_34 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_34) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_34 <= mesh_0_0.io.out_valid @[Reg.scala 20:22]
    reg r_35 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_35) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_35 <= r_34 @[Reg.scala 20:22]
    mesh_1_0.io.in_valid[0] <= r_35[0] @[Gemmini.scala 94:26]
    reg r_36 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_36) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_36 <= mesh_1_0.io.out_valid @[Reg.scala 20:22]
    reg r_37 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_37) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_37 <= r_36 @[Reg.scala 20:22]
    mesh_2_0.io.in_valid[0] <= r_37[0] @[Gemmini.scala 94:26]
    reg r_38 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_38) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_38 <= mesh_2_0.io.out_valid @[Reg.scala 20:22]
    reg r_39 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_39) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_39 <= r_38 @[Reg.scala 20:22]
    mesh_3_0.io.in_valid[0] <= r_39[0] @[Gemmini.scala 94:26]
    reg r_40 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_40) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_40 <= io.in_valid[1] @[Reg.scala 20:22]
    reg r_41 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_41) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_41 <= r_40 @[Reg.scala 20:22]
    mesh_0_1.io.in_valid[0] <= r_41[0] @[Gemmini.scala 94:26]
    reg r_42 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_42) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_42 <= mesh_0_1.io.out_valid @[Reg.scala 20:22]
    reg r_43 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_43) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_43 <= r_42 @[Reg.scala 20:22]
    mesh_1_1.io.in_valid[0] <= r_43[0] @[Gemmini.scala 94:26]
    reg r_44 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_44) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_44 <= mesh_1_1.io.out_valid @[Reg.scala 20:22]
    reg r_45 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_45) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_45 <= r_44 @[Reg.scala 20:22]
    mesh_2_1.io.in_valid[0] <= r_45[0] @[Gemmini.scala 94:26]
    reg r_46 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_46) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_46 <= mesh_2_1.io.out_valid @[Reg.scala 20:22]
    reg r_47 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_47) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_47 <= r_46 @[Reg.scala 20:22]
    mesh_3_1.io.in_valid[0] <= r_47[0] @[Gemmini.scala 94:26]
    reg r_48 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_48) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_48 <= io.in_valid[2] @[Reg.scala 20:22]
    reg r_49 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_49) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_49 <= r_48 @[Reg.scala 20:22]
    mesh_0_2.io.in_valid[0] <= r_49[0] @[Gemmini.scala 94:26]
    reg r_50 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_50) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_50 <= mesh_0_2.io.out_valid @[Reg.scala 20:22]
    reg r_51 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_51) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_51 <= r_50 @[Reg.scala 20:22]
    mesh_1_2.io.in_valid[0] <= r_51[0] @[Gemmini.scala 94:26]
    reg r_52 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_52) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_52 <= mesh_1_2.io.out_valid @[Reg.scala 20:22]
    reg r_53 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_53) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_53 <= r_52 @[Reg.scala 20:22]
    mesh_2_2.io.in_valid[0] <= r_53[0] @[Gemmini.scala 94:26]
    reg r_54 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_54) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_54 <= mesh_2_2.io.out_valid @[Reg.scala 20:22]
    reg r_55 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_55) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_55 <= r_54 @[Reg.scala 20:22]
    mesh_3_2.io.in_valid[0] <= r_55[0] @[Gemmini.scala 94:26]
    reg r_56 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_56) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_56 <= io.in_valid[3] @[Reg.scala 20:22]
    reg r_57 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_57) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_57 <= r_56 @[Reg.scala 20:22]
    mesh_0_3.io.in_valid[0] <= r_57[0] @[Gemmini.scala 94:26]
    reg r_58 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_58) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_58 <= mesh_0_3.io.out_valid @[Reg.scala 20:22]
    reg r_59 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_59) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_59 <= r_58 @[Reg.scala 20:22]
    mesh_1_3.io.in_valid[0] <= r_59[0] @[Gemmini.scala 94:26]
    reg r_60 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_60) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_60 <= mesh_1_3.io.out_valid @[Reg.scala 20:22]
    reg r_61 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_61) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_61 <= r_60 @[Reg.scala 20:22]
    mesh_2_3.io.in_valid[0] <= r_61[0] @[Gemmini.scala 94:26]
    reg r_62 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_62) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_62 <= mesh_2_3.io.out_valid @[Reg.scala 20:22]
    reg r_63 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_63) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_63 <= r_62 @[Reg.scala 20:22]
    mesh_3_3.io.in_valid[0] <= r_63[0] @[Gemmini.scala 94:26]
    reg r_64 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_64) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_64 <= io.in_id[0] @[Reg.scala 20:22]
    reg r_65 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_65) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_65 <= r_64 @[Reg.scala 20:22]
    mesh_0_0.io.in_id[0] <= r_65[0] @[Gemmini.scala 103:23]
    reg r_66 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_66) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_66 <= mesh_0_0.io.out_id @[Reg.scala 20:22]
    reg r_67 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_67) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_67 <= r_66 @[Reg.scala 20:22]
    mesh_1_0.io.in_id[0] <= r_67[0] @[Gemmini.scala 103:23]
    reg r_68 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_68) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_68 <= mesh_1_0.io.out_id @[Reg.scala 20:22]
    reg r_69 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_69) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_69 <= r_68 @[Reg.scala 20:22]
    mesh_2_0.io.in_id[0] <= r_69[0] @[Gemmini.scala 103:23]
    reg r_70 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_70) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_70 <= mesh_2_0.io.out_id @[Reg.scala 20:22]
    reg r_71 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_71) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_71 <= r_70 @[Reg.scala 20:22]
    mesh_3_0.io.in_id[0] <= r_71[0] @[Gemmini.scala 103:23]
    reg r_72 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_72) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_72 <= io.in_id[1] @[Reg.scala 20:22]
    reg r_73 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_73) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_73 <= r_72 @[Reg.scala 20:22]
    mesh_0_1.io.in_id[0] <= r_73[0] @[Gemmini.scala 103:23]
    reg r_74 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_74) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_74 <= mesh_0_1.io.out_id @[Reg.scala 20:22]
    reg r_75 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_75) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_75 <= r_74 @[Reg.scala 20:22]
    mesh_1_1.io.in_id[0] <= r_75[0] @[Gemmini.scala 103:23]
    reg r_76 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_76) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_76 <= mesh_1_1.io.out_id @[Reg.scala 20:22]
    reg r_77 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_77) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_77 <= r_76 @[Reg.scala 20:22]
    mesh_2_1.io.in_id[0] <= r_77[0] @[Gemmini.scala 103:23]
    reg r_78 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_78) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_78 <= mesh_2_1.io.out_id @[Reg.scala 20:22]
    reg r_79 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_79) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_79 <= r_78 @[Reg.scala 20:22]
    mesh_3_1.io.in_id[0] <= r_79[0] @[Gemmini.scala 103:23]
    reg r_80 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_80) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_80 <= io.in_id[2] @[Reg.scala 20:22]
    reg r_81 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_81) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_81 <= r_80 @[Reg.scala 20:22]
    mesh_0_2.io.in_id[0] <= r_81[0] @[Gemmini.scala 103:23]
    reg r_82 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_82) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_82 <= mesh_0_2.io.out_id @[Reg.scala 20:22]
    reg r_83 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_83) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_83 <= r_82 @[Reg.scala 20:22]
    mesh_1_2.io.in_id[0] <= r_83[0] @[Gemmini.scala 103:23]
    reg r_84 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_84) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_84 <= mesh_1_2.io.out_id @[Reg.scala 20:22]
    reg r_85 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_85) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_85 <= r_84 @[Reg.scala 20:22]
    mesh_2_2.io.in_id[0] <= r_85[0] @[Gemmini.scala 103:23]
    reg r_86 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_86) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_86 <= mesh_2_2.io.out_id @[Reg.scala 20:22]
    reg r_87 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_87) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_87 <= r_86 @[Reg.scala 20:22]
    mesh_3_2.io.in_id[0] <= r_87[0] @[Gemmini.scala 103:23]
    reg r_88 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_88) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_88 <= io.in_id[3] @[Reg.scala 20:22]
    reg r_89 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_89) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_89 <= r_88 @[Reg.scala 20:22]
    mesh_0_3.io.in_id[0] <= r_89[0] @[Gemmini.scala 103:23]
    reg r_90 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_90) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_90 <= mesh_0_3.io.out_id @[Reg.scala 20:22]
    reg r_91 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_91) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_91 <= r_90 @[Reg.scala 20:22]
    mesh_1_3.io.in_id[0] <= r_91[0] @[Gemmini.scala 103:23]
    reg r_92 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_92) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_92 <= mesh_1_3.io.out_id @[Reg.scala 20:22]
    reg r_93 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_93) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_93 <= r_92 @[Reg.scala 20:22]
    mesh_2_3.io.in_id[0] <= r_93[0] @[Gemmini.scala 103:23]
    reg r_94 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_94) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_94 <= mesh_2_3.io.out_id @[Reg.scala 20:22]
    reg r_95 : UInt<4>[1], clock with :
      reset => (UInt<1>("h0"), r_95) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_95 <= r_94 @[Reg.scala 20:22]
    mesh_3_3.io.in_id[0] <= r_95[0] @[Gemmini.scala 103:23]
    reg r_96 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_96) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_96 <= io.in_last[0] @[Reg.scala 20:22]
    reg r_97 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_97) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_97 <= r_96 @[Reg.scala 20:22]
    mesh_0_0.io.in_last[0] <= r_97[0] @[Gemmini.scala 112:25]
    reg r_98 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_98) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_98 <= mesh_0_0.io.out_last @[Reg.scala 20:22]
    reg r_99 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_99) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_99 <= r_98 @[Reg.scala 20:22]
    mesh_1_0.io.in_last[0] <= r_99[0] @[Gemmini.scala 112:25]
    reg r_100 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_100) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_100 <= mesh_1_0.io.out_last @[Reg.scala 20:22]
    reg r_101 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_101) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_101 <= r_100 @[Reg.scala 20:22]
    mesh_2_0.io.in_last[0] <= r_101[0] @[Gemmini.scala 112:25]
    reg r_102 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_102) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_102 <= mesh_2_0.io.out_last @[Reg.scala 20:22]
    reg r_103 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_103) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_103 <= r_102 @[Reg.scala 20:22]
    mesh_3_0.io.in_last[0] <= r_103[0] @[Gemmini.scala 112:25]
    reg r_104 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_104) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_104 <= io.in_last[1] @[Reg.scala 20:22]
    reg r_105 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_105) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_105 <= r_104 @[Reg.scala 20:22]
    mesh_0_1.io.in_last[0] <= r_105[0] @[Gemmini.scala 112:25]
    reg r_106 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_106) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_106 <= mesh_0_1.io.out_last @[Reg.scala 20:22]
    reg r_107 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_107) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_107 <= r_106 @[Reg.scala 20:22]
    mesh_1_1.io.in_last[0] <= r_107[0] @[Gemmini.scala 112:25]
    reg r_108 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_108) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_108 <= mesh_1_1.io.out_last @[Reg.scala 20:22]
    reg r_109 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_109) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_109 <= r_108 @[Reg.scala 20:22]
    mesh_2_1.io.in_last[0] <= r_109[0] @[Gemmini.scala 112:25]
    reg r_110 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_110) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_110 <= mesh_2_1.io.out_last @[Reg.scala 20:22]
    reg r_111 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_111) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_111 <= r_110 @[Reg.scala 20:22]
    mesh_3_1.io.in_last[0] <= r_111[0] @[Gemmini.scala 112:25]
    reg r_112 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_112) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_112 <= io.in_last[2] @[Reg.scala 20:22]
    reg r_113 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_113) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_113 <= r_112 @[Reg.scala 20:22]
    mesh_0_2.io.in_last[0] <= r_113[0] @[Gemmini.scala 112:25]
    reg r_114 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_114) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_114 <= mesh_0_2.io.out_last @[Reg.scala 20:22]
    reg r_115 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_115) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_115 <= r_114 @[Reg.scala 20:22]
    mesh_1_2.io.in_last[0] <= r_115[0] @[Gemmini.scala 112:25]
    reg r_116 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_116) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_116 <= mesh_1_2.io.out_last @[Reg.scala 20:22]
    reg r_117 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_117) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_117 <= r_116 @[Reg.scala 20:22]
    mesh_2_2.io.in_last[0] <= r_117[0] @[Gemmini.scala 112:25]
    reg r_118 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_118) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_118 <= mesh_2_2.io.out_last @[Reg.scala 20:22]
    reg r_119 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_119) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_119 <= r_118 @[Reg.scala 20:22]
    mesh_3_2.io.in_last[0] <= r_119[0] @[Gemmini.scala 112:25]
    reg r_120 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_120) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_120 <= io.in_last[3] @[Reg.scala 20:22]
    reg r_121 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_121) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_121 <= r_120 @[Reg.scala 20:22]
    mesh_0_3.io.in_last[0] <= r_121[0] @[Gemmini.scala 112:25]
    reg r_122 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_122) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_122 <= mesh_0_3.io.out_last @[Reg.scala 20:22]
    reg r_123 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_123) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_123 <= r_122 @[Reg.scala 20:22]
    mesh_1_3.io.in_last[0] <= r_123[0] @[Gemmini.scala 112:25]
    reg r_124 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_124) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_124 <= mesh_1_3.io.out_last @[Reg.scala 20:22]
    reg r_125 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_125) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_125 <= r_124 @[Reg.scala 20:22]
    mesh_2_3.io.in_last[0] <= r_125[0] @[Gemmini.scala 112:25]
    reg r_126 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_126) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_126 <= mesh_2_3.io.out_last @[Reg.scala 20:22]
    reg r_127 : UInt<1>[1], clock with :
      reset => (UInt<1>("h0"), r_127) @[Reg.scala 19:16]
    when UInt<1>("h1") : @[Reg.scala 20:18]
      r_127 <= r_126 @[Reg.scala 20:22]
    mesh_3_3.io.in_last[0] <= r_127[0] @[Gemmini.scala 112:25]
    io.out_b[0] <= mesh_3_0.io.out_b @[Gemmini.scala 122:7]
    io.out_c[0] <= mesh_3_0.io.out_c @[Gemmini.scala 123:7]
    io.out_valid[0] <= mesh_3_0.io.out_valid @[Gemmini.scala 124:7]
    io.out_control[0] <= mesh_3_0.io.out_control @[Gemmini.scala 125:10]
    io.out_id[0] <= mesh_3_0.io.out_id @[Gemmini.scala 126:8]
    io.out_last[0] <= mesh_3_0.io.out_last @[Gemmini.scala 127:10]
    io.out_b[1] <= mesh_3_1.io.out_b @[Gemmini.scala 122:7]
    io.out_c[1] <= mesh_3_1.io.out_c @[Gemmini.scala 123:7]
    io.out_valid[1] <= mesh_3_1.io.out_valid @[Gemmini.scala 124:7]
    io.out_control[1] <= mesh_3_1.io.out_control @[Gemmini.scala 125:10]
    io.out_id[1] <= mesh_3_1.io.out_id @[Gemmini.scala 126:8]
    io.out_last[1] <= mesh_3_1.io.out_last @[Gemmini.scala 127:10]
    io.out_b[2] <= mesh_3_2.io.out_b @[Gemmini.scala 122:7]
    io.out_c[2] <= mesh_3_2.io.out_c @[Gemmini.scala 123:7]
    io.out_valid[2] <= mesh_3_2.io.out_valid @[Gemmini.scala 124:7]
    io.out_control[2] <= mesh_3_2.io.out_control @[Gemmini.scala 125:10]
    io.out_id[2] <= mesh_3_2.io.out_id @[Gemmini.scala 126:8]
    io.out_last[2] <= mesh_3_2.io.out_last @[Gemmini.scala 127:10]
    io.out_b[3] <= mesh_3_3.io.out_b @[Gemmini.scala 122:7]
    io.out_c[3] <= mesh_3_3.io.out_c @[Gemmini.scala 123:7]
    io.out_valid[3] <= mesh_3_3.io.out_valid @[Gemmini.scala 124:7]
    io.out_control[3] <= mesh_3_3.io.out_control @[Gemmini.scala 125:10]
    io.out_id[3] <= mesh_3_3.io.out_id @[Gemmini.scala 126:8]
    io.out_last[3] <= mesh_3_3.io.out_last @[Gemmini.scala 127:10]
