$date
	Fri Feb 19 13:27:02 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var reg 1 ! clk $end
$upscope $end
$scope module stimulus $end
$var reg 8 " d [7:0] $end
$upscope $end
$scope module stimulus $end
$var wire 8 # q [7:0] $end
$upscope $end
$scope module stimulus $end
$var reg 1 $ reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
bx #
b0 "
0!
$end
#1
b0 #
1!
#2
0!
#3
1!
1$
#4
0!
0$
#5
b1 #
1!
b1 "
#6
0!
#7
b0 #
1!
1$
#8
0!
0$
#9
b1 #
1!
#10
0!
b10 "
#11
b0 #
1!
1$
#12
0!
0$
#13
b10 #
1!
#14
0!
#15
b0 #
1!
1$
b11 "
#16
0!
0$
#17
b11 #
1!
#18
0!
#19
b0 #
1!
1$
#20
0!
0$
b100 "
