#!/bin/bash
#
# Script to build the micro controller for various 7-series FPGA.
#
# Usage:
#   source /opt/Xilinx/Vivado/2014.1/setttings64.sh
#   export DEVICE=xc7a35t-3cpg236
#   export PERIOD=100
#   ./make
# Note:  See the pinouts directory for a list of available devices.

# Ensure a version of vivado has been specified.

if [ -z "`which vivado 2> /dev/null`" ]; then
  echo "FATAL ERROR:  Vivado version not specified" > /dev/stderr;
  exit 1;
fi

# Build the micro controller and convert it to a Vivado IP.

( cd ../uc_led; ./make ) || { echo "FATAL ERROR -- uc build failed" > /dev/stderr; exit 1; }

#
# Run the Vivado TCL script.
#

cat <<EOF > clock.xdc
create_clock -period ${PERIOD} [get_ports {pi_clk}]
EOF

time vivado -mode tcl <<EOF
# Create the project.
create_project build . -part ${DEVICE} -force
set_property constrs_type XDC [current_fileset -constrset]
# Create the top-level design
set_property ip_repo_paths { ../uc_led } [current_fileset];
update_ip_catalog
remove_files -quiet build.scrs/sources_1/bd/top/top.bd
create_bd_design "top"
create_bd_cell -type ip -vlnv sinclairrf.com:none:uc_led:1.0 uc_led
create_bd_port -dir I pi_clk
create_bd_port -dir I pi_rst
create_bd_port -dir O po_led
foreach {sig1 sig2} {
  pi_clk        uc_led/i_clk
  pi_rst        uc_led/i_rst
  uc_led/o_led  po_led
} {
  connect_bd_net [get_bd_pins \$sig1] [get_bd_pins \$sig2];
}
save_bd_design
# Prepare for synthesis.
generate_target {Synthesis} [get_files build.srcs/sources_1/bd/top/top.bd]
generate_target {Implementation} [get_files build.srcs/sources_1/bd/top/top.bd]
set_property top top [current_fileset]
# Run synthesis.
read_xdc clock.xdc
synth_design
report_clocks
# Incorporate device-dependent pinout.
read_xdc pinouts/${DEVICE}.xdc
# Place and route the design.
opt_design
place_design
route_design
# Performance reports.
report_utilization
report_timing_summary
EOF

rm -rf clock.xdc;

#
# Extract desired performance statistics from the log file.
#

# TODO
