git clone --depth 1 --no-tags https://github.com/juliapolak01/Jednostka-ALU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623982577
git clone --depth 1 --no-tags https://github.com/Pradeep-Ps/Comp_arch_and_Verification_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624246787
git clone --depth 1 --no-tags https://github.com/dop-amin/opentitan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626389423
git clone --depth 1 --no-tags https://github.com/srg320/TMS34020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626388393
git clone --depth 1 --no-tags https://github.com/Emrys025/ece-111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614082264
git clone --depth 1 --no-tags https://github.com/CenkerAkan/SystemVerilog-Simple-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599485606
git clone --depth 1 --no-tags https://github.com/MarcEftimie/FPGA-falling-sand-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601439989
git clone --depth 1 --no-tags https://github.com/reeeeverb/Soft-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602331662
git clone --depth 1 --no-tags https://github.com/faiq-i/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599962449
git clone --depth 1 --no-tags https://github.com/shubhamsavita98/Verilog-Review.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600243748
git clone --depth 1 --no-tags https://github.com/FlornelNFC/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604568678
git clone --depth 1 --no-tags https://github.com/ahmedatef2023/multi_mode-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627724669
git clone --depth 1 --no-tags https://github.com/mbrown202/clk_agent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614061393
git clone --depth 1 --no-tags https://github.com/lauisabelle/ee552_finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615142849
git clone --depth 1 --no-tags https://github.com/ewertonsantos/register_m.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615348556
git clone --depth 1 --no-tags https://github.com/ccontemplator/Vitis-mixed-c-rtl-kernel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612998213
git clone --depth 1 --no-tags https://github.com/r33s3n6/riscv_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603752894
git clone --depth 1 --no-tags https://github.com/chtbaldwin2/EEE381-Minimal-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605069976
git clone --depth 1 --no-tags https://github.com/klolefir/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606086266
git clone --depth 1 --no-tags https://github.com/imjp2020/UVM_PISO_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617884611
git clone --depth 1 --no-tags https://github.com/alexandrecorlet/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620496448
git clone --depth 1 --no-tags https://github.com/Soham-coder/DNN_ARRYTHMIA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618856165
git clone --depth 1 --no-tags https://github.com/luna09666/FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620155281
git clone --depth 1 --no-tags https://github.com/dhap0/libhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608860331
git clone --depth 1 --no-tags https://github.com/nancydimri23/Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610316711
git clone --depth 1 --no-tags https://github.com/Mounika-Vakulabharanam/csce714-lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610016338
git clone --depth 1 --no-tags https://github.com/carolinejjohnson/encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612356515
git clone --depth 1 --no-tags https://github.com/wjld/basic-fpga-calc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611371656
git clone --depth 1 --no-tags https://github.com/M3m3M4n/RV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611137862
git clone --depth 1 --no-tags https://github.com/quangdong01/Pipeline_RISC_V_KTMT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612230475
git clone --depth 1 --no-tags https://github.com/zveand/arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612536788
git clone --depth 1 --no-tags https://github.com/EddieSherban/WIRECUTTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612748354
git clone --depth 1 --no-tags https://github.com/Penguronik/fpga-snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621533971
git clone --depth 1 --no-tags https://github.com/code-tangent/brainteasers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622731783
git clone --depth 1 --no-tags https://github.com/YuriDants/Log2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622754480
git clone --depth 1 --no-tags https://github.com/IlyaChichkov/Verilog_Labs_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617384259
git clone --depth 1 --no-tags https://github.com/yousefkhaled1750/wide_alu_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617392842
git clone --depth 1 --no-tags https://github.com/gyaanantia/cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608044656
git clone --depth 1 --no-tags https://github.com/JoeRock1298/TFM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623428002
git clone --depth 1 --no-tags https://github.com/CaseyHackerMan/EE469-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623109204
git clone --depth 1 --no-tags https://github.com/tematpuGPT/system_verilog_axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622235124
git clone --depth 1 --no-tags https://github.com/nil1g18/Booth-s-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624930761
git clone --depth 1 --no-tags https://github.com/vpamidi9/lab1-venkatesh530.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626772288
git clone --depth 1 --no-tags https://github.com/bienkuba/projekt_SDUP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627515107
git clone --depth 1 --no-tags https://github.com/Taimoorhasanmalik/Single-Cycle-Risc-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628253962
git clone --depth 1 --no-tags https://github.com/Binh-Diep/huffman-encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623037324
git clone --depth 1 --no-tags https://github.com/du6293/pipeline_processor_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625892786
git clone --depth 1 --no-tags https://github.com/Ammar-10xe/RISCV32I-5-Stage-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604680114
git clone --depth 1 --no-tags https://github.com/ararian/canis_lupus_hattai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622432797
git clone --depth 1 --no-tags https://github.com/mfaizan-10xe/UART_Systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608999136
git clone --depth 1 --no-tags https://github.com/cesarmunuera/AIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602196523
git clone --depth 1 --no-tags https://github.com/Shubha289/UVM-snippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604031936
git clone --depth 1 --no-tags https://github.com/Nalinaa/system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604449549
git clone --depth 1 --no-tags https://github.com/Jellyyz/ECE385_beginner_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603566186
git clone --depth 1 --no-tags https://github.com/claudiu024/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604017891
git clone --depth 1 --no-tags https://github.com/akashdevuni/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602151977
git clone --depth 1 --no-tags https://github.com/anpaz/verilog.lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600581514
git clone --depth 1 --no-tags https://github.com/TPots/sv_blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610102818
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/usb_verification_malik.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611772368
git clone --depth 1 --no-tags https://github.com/yongbeenK/UVM-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612291467
git clone --depth 1 --no-tags https://github.com/bryance-oyang/fpga_hash_512.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610660756
git clone --depth 1 --no-tags https://github.com/1Guardian/FPGA-Skeletonization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625389088
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/toMahdee.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628602049
git clone --depth 1 --no-tags https://github.com/nicholass58949/FPGA-and-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627368724
git clone --depth 1 --no-tags https://github.com/1mina1/ATM-System-Design-and-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627041903
git clone --depth 1 --no-tags https://github.com/ShashankC27/hw6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626107215
git clone --depth 1 --no-tags https://github.com/nil1g18/Frequency-measurer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625282532
git clone --depth 1 --no-tags https://github.com/davidluo1216/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625706312
git clone --depth 1 --no-tags https://github.com/surajK90/SV_workspace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625696140
git clone --depth 1 --no-tags https://github.com/JaishreeJ/UVM_PROJECT_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617295801
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/UVM_PROJECT_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617279432
git clone --depth 1 --no-tags https://github.com/shenalekanayaka/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617769398
git clone --depth 1 --no-tags https://github.com/Michelangelo98/cva6-others.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617647646
git clone --depth 1 --no-tags https://github.com/geitanksha/digital-systems-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618575898
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-BattleZone_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618619823
git clone --depth 1 --no-tags https://github.com/haolam05/RISCV-CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621125709
git clone --depth 1 --no-tags https://github.com/Santhush95/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621190542
git clone --depth 1 --no-tags https://github.com/franklinthony/integrated-circuits-systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622278703
git clone --depth 1 --no-tags https://github.com/aidanKnight/dldspring2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607737212
git clone --depth 1 --no-tags https://github.com/gabyfeier/TCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607609794
git clone --depth 1 --no-tags https://github.com/WeMWish/CSE141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604883054
git clone --depth 1 --no-tags https://github.com/kroppel/svt-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605122830
git clone --depth 1 --no-tags https://github.com/UpendraSaiCH/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605582171
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/SYSTEM-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605864810
git clone --depth 1 --no-tags https://github.com/arkeks/APS_Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605756659
git clone --depth 1 --no-tags https://github.com/rimjhim14/uvm_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614695334
git clone --depth 1 --no-tags https://github.com/nadiaroschina/cpu-cache-memory-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615195762
git clone --depth 1 --no-tags https://github.com/solderneer/ELEC0010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613989337
git clone --depth 1 --no-tags https://github.com/ewertonsantos/memory_m.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615398585
git clone --depth 1 --no-tags https://github.com/1847123212/st7789_abdulov_animated.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609446432
git clone --depth 1 --no-tags https://github.com/PabloRamosMGit/Proyecto_1_Diseno.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610565352
git clone --depth 1 --no-tags https://github.com/ShrutiC-git/ibex-uffizzi-ci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619819111
git clone --depth 1 --no-tags https://github.com/infinitymdm/hscaproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619316679
git clone --depth 1 --no-tags https://github.com/Abhyuday0409/Calculator-_-verilogNcpp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622858026
git clone --depth 1 --no-tags https://github.com/yasuhiko-nakashima/IMAX2-VPK180-step4000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622390212
git clone --depth 1 --no-tags https://github.com/GAlexakis/VL-Sorter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622665791
git clone --depth 1 --no-tags https://github.com/vishwajeet-sinh/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611010993
git clone --depth 1 --no-tags https://github.com/fabianchs/taller_digital_LAB1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600183537
git clone --depth 1 --no-tags https://github.com/nikaemami/State-Machine-Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600396502
git clone --depth 1 --no-tags https://github.com/Shubhi143/2X1_mux-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600390510
git clone --depth 1 --no-tags https://github.com/LOUISNOYEZ/FIOS_DSP_MM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600893106
git clone --depth 1 --no-tags https://github.com/jstalex/cipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602171688
git clone --depth 1 --no-tags https://github.com/YuriDants/Ordenadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622751441
git clone --depth 1 --no-tags https://github.com/RusanovskiyBV/FEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627446408
git clone --depth 1 --no-tags https://github.com/calebturner603/DLD_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626637898
git clone --depth 1 --no-tags https://github.com/ourspalois/Fraise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626431860
git clone --depth 1 --no-tags https://github.com/vmeirelle/contador-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627321099
git clone --depth 1 --no-tags https://github.com/DhamuDynamic/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611812284
git clone --depth 1 --no-tags https://github.com/nikhilreddi/SVFINAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618113185
git clone --depth 1 --no-tags https://github.com/Akisha11/Dise-o-digital-en-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625772581
git clone --depth 1 --no-tags https://github.com/mehtas30/FPGA-Image-Decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623159612
git clone --depth 1 --no-tags https://github.com/yasmiins/fpgadm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624228939
git clone --depth 1 --no-tags https://github.com/chaim96/Space_Adventure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624309532
git clone --depth 1 --no-tags https://github.com/mgaletakis/ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616561959
git clone --depth 1 --no-tags https://github.com/joachimcao/sec02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619069707
git clone --depth 1 --no-tags https://github.com/gary600/bfchip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616219028
git clone --depth 1 --no-tags https://github.com/lizboyer/385finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617260894
git clone --depth 1 --no-tags https://github.com/shrekliao/EEE525_VLSIdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617374828
git clone --depth 1 --no-tags https://github.com/Ekate-Sa/moore-fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617724933
git clone --depth 1 --no-tags https://github.com/MadalinaDedu/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604014202
git clone --depth 1 --no-tags https://github.com/LeeRaeIk/main_portfolio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604976726
git clone --depth 1 --no-tags https://github.com/alejandrofern5/DAV-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614157850
git clone --depth 1 --no-tags https://github.com/woodrowb96/systemverilog-alu-and-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614278991
git clone --depth 1 --no-tags https://github.com/lakuo/cse141l.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614573523
git clone --depth 1 --no-tags https://github.com/nguyendaithien/Pipeline_RISC_V_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609713403
git clone --depth 1 --no-tags https://github.com/bhagi-kiran/sv-casestudies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609806437
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/Sequential-Logic-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614876041
git clone --depth 1 --no-tags https://github.com/Reammaer/uvm_type_override.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615026776
git clone --depth 1 --no-tags https://github.com/ArtyomPeshkov/Processor_cache_simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615665392
git clone --depth 1 --no-tags https://github.com/mauer4/CubeDriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613772499
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/Pipelined_5_Stage_3_Channel_Convolution_HW_Sobel_Edge_Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606840323
git clone --depth 1 --no-tags https://github.com/Taller-Diseno-Digital/vdg_digital_design_lab_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606992128
git clone --depth 1 --no-tags https://github.com/evanreidsmith7/HDLClass.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621584206
git clone --depth 1 --no-tags https://github.com/Pri-2101/ahb_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607145384
git clone --depth 1 --no-tags https://github.com/czl0706/dcs-sp23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610285284
git clone --depth 1 --no-tags https://github.com/KISALJITH/Voting-Machine-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610074591
git clone --depth 1 --no-tags https://github.com/srg320/TMS320C1X.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626387655
git clone --depth 1 --no-tags https://github.com/Eloquencere/Adder-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599106794
git clone --depth 1 --no-tags https://github.com/pulp-platform/FlooNoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655746307
git clone --depth 1 --no-tags https://github.com/agg23/fpga-gameandwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637230109
git clone --depth 1 --no-tags https://github.com/gnodipac886/ViT-FPGA-TPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651198133
git clone --depth 1 --no-tags https://github.com/yuri-panchul/basics-graphics-music.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652088432
git clone --depth 1 --no-tags https://github.com/wdxm657/fpga_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646814705
git clone --depth 1 --no-tags https://github.com/accellera-official/uvm-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650226393
git clone --depth 1 --no-tags https://github.com/AsFigo/pyslint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636531832
git clone --depth 1 --no-tags https://github.com/skudlur/diablo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635863233
git clone --depth 1 --no-tags https://github.com/AsFigo/MathLib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649981485
git clone --depth 1 --no-tags https://github.com/OFS/ofs-agx7-pcie-attach.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629155420
git clone --depth 1 --no-tags https://github.com/vonbrank/HIT-CS32201-Assignments-Fall-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638095036
git clone --depth 1 --no-tags https://github.com/IskXCr/CS202-CS214-Computer-Organization-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642367161
git clone --depth 1 --no-tags https://github.com/xiaochuang-lxc/AMBA-SVA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635575918
git clone --depth 1 --no-tags https://github.com/Sulekha231/100-days-of-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629952987
git clone --depth 1 --no-tags https://github.com/ZiyangYE/Verilog_TCP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656958418
git clone --depth 1 --no-tags https://github.com/Shreesh-Kulkarni/RISC-V-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635259798
git clone --depth 1 --no-tags https://github.com/snbk001/LIN-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642224721
git clone --depth 1 --no-tags https://github.com/cicero884/CRYSTALS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629327542
git clone --depth 1 --no-tags https://github.com/radiolok/distortionhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656808725
git clone --depth 1 --no-tags https://github.com/pulp-platform/obi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632081730
git clone --depth 1 --no-tags https://github.com/UIUC-ChenLab/FSSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651584069
git clone --depth 1 --no-tags https://github.com/githubofaliyev/SNN-DSE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647964217
git clone --depth 1 --no-tags https://github.com/agg23/sdram-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639563169
git clone --depth 1 --no-tags https://github.com/Mihaelfug/apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648773765
git clone --depth 1 --no-tags https://github.com/Sulekha231/3x1-mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629503622
git clone --depth 1 --no-tags https://github.com/angry-goose-initiative/letc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648003945
git clone --depth 1 --no-tags https://github.com/Ratwe/evm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646706607
git clone --depth 1 --no-tags https://github.com/va7deo/vimana.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643375522
git clone --depth 1 --no-tags https://github.com/gravelcai/weiminghu-noc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632354289
git clone --depth 1 --no-tags https://github.com/fpgadeveloper/camera-fmc-vitis-platforms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648596969
git clone --depth 1 --no-tags https://github.com/Powerhouse28/Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638714879
git clone --depth 1 --no-tags https://github.com/realtime-tracking/graphbuilding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654424550
git clone --depth 1 --no-tags https://github.com/ZiyangYE/verilog_UDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649510252
git clone --depth 1 --no-tags https://github.com/bitglitcher/QuantiumV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650774086
git clone --depth 1 --no-tags https://github.com/BigPig-Bro/Anlogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646221000
git clone --depth 1 --no-tags https://github.com/Ismail821/uvm_verification_ahb_apb_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640521044
git clone --depth 1 --no-tags https://github.com/OctCarp/SUSTech_CS202-Organization_2023s_Project-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639858881
git clone --depth 1 --no-tags https://github.com/ukmssu/Study-of-various-multipliers-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648976575
git clone --depth 1 --no-tags https://github.com/ttdragon0722/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639833105
git clone --depth 1 --no-tags https://github.com/andreondra/vesp-alpha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629971836
git clone --depth 1 --no-tags https://github.com/va7deo/rallybike.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639252370
git clone --depth 1 --no-tags https://github.com/va7deo/demonswld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638690156
git clone --depth 1 --no-tags https://github.com/jaeyoon0531/URP2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640806558
git clone --depth 1 --no-tags https://github.com/tom-urkin/SDRAM-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649269289
git clone --depth 1 --no-tags https://github.com/ncsys-lab/analog-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642569031
git clone --depth 1 --no-tags https://github.com/Amirarsalan-sn/RISCV-multi-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649629768
git clone --depth 1 --no-tags https://github.com/TheShortDuck/synchronous_NoC_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637788755
git clone --depth 1 --no-tags https://github.com/frankxaio/Sophomore-Seminar-Verilog-Pratice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630021922
git clone --depth 1 --no-tags https://github.com/BigPig-Bro/Modelsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635175519
git clone --depth 1 --no-tags https://github.com/evancheng02/cva6-renaming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634791870
git clone --depth 1 --no-tags https://github.com/OmarBadr108/FIFO_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637356205
git clone --depth 1 --no-tags https://github.com/Orderism/FIR_Bluetooth_ECE551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640695916
git clone --depth 1 --no-tags https://github.com/BMWTree/Virtualization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628970736
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/synthestars.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656181457
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/outel-8227.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656221976
git clone --depth 1 --no-tags https://github.com/estufa-cin-ufpe/RISC-V-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654219121
git clone --depth 1 --no-tags https://github.com/amsheth/2048_vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640080596
git clone --depth 1 --no-tags https://github.com/ika-musume/IKA32010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648708246
git clone --depth 1 --no-tags https://github.com/m9in1/alarm-with-sound.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651723945
