// Seed: 1035908021
module module_0 (
    input  wor   id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output wire  id_4,
    output tri   id_5,
    input  wand  id_6,
    output tri0  id_7,
    input  tri   id_8
);
  wire id_10;
endmodule
module module_1 (
    output logic   id_0,
    input  supply1 id_1,
    input  supply1 id_2,
    input  logic   id_3,
    output supply1 id_4
);
  id_6(
      1'b0, 1
  );
  always @(*);
  assign id_4 = id_1;
  assign id_0 = 1;
  assign id_0 = id_3;
  assign id_4 = 1;
  wire id_7;
  id_8 :
  assert property (@(posedge 1) 1)
  else id_0 <= 1;
  wire id_9;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_2,
      id_4,
      id_2
  );
  assign modCall_1.id_7 = 0;
  wire id_10;
  assign id_0 = 1;
endmodule
