<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-tegra › platsmp.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>platsmp.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/arch/arm/mach-tegra/platsmp.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2002 ARM Ltd.</span>
<span class="cm"> *  All Rights Reserved</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2009 Palm</span>
<span class="cm"> *  All Rights Reserved</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/jiffies.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/gic.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span>
<span class="cp">#include &lt;asm/smp_scu.h&gt;</span>

<span class="cp">#include &lt;mach/clk.h&gt;</span>
<span class="cp">#include &lt;mach/iomap.h&gt;</span>
<span class="cp">#include &lt;mach/powergate.h&gt;</span>

<span class="cp">#include &quot;fuse.h&quot;</span>
<span class="cp">#include &quot;flowctrl.h&quot;</span>
<span class="cp">#include &quot;reset.h&quot;</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">tegra_secondary_startup</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">scu_base</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_ARM_PERIF_BASE</span><span class="p">);</span>

<span class="cp">#define EVP_CPU_RESET_VECTOR \</span>
<span class="cp">	(IO_ADDRESS(TEGRA_EXCEPTION_VECTORS_BASE) + 0x100)</span>
<span class="cp">#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX \</span>
<span class="cp">	(IO_ADDRESS(TEGRA_CLK_RESET_BASE) + 0x4c)</span>
<span class="cp">#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET \</span>
<span class="cp">	(IO_ADDRESS(TEGRA_CLK_RESET_BASE) + 0x340)</span>
<span class="cp">#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR \</span>
<span class="cp">	(IO_ADDRESS(TEGRA_CLK_RESET_BASE) + 0x344)</span>
<span class="cp">#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR \</span>
<span class="cp">	(IO_ADDRESS(TEGRA_CLK_RESET_BASE) + 0x34c)</span>

<span class="cp">#define CPU_CLOCK(cpu)	(0x1&lt;&lt;(8+cpu))</span>
<span class="cp">#define CPU_RESET(cpu)	(0x1111ul&lt;&lt;(cpu))</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">platform_secondary_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * if any interrupts are already enabled for the primary</span>
<span class="cm">	 * core (e.g. timer irq), then they will not have been enabled</span>
<span class="cm">	 * for us: do so</span>
<span class="cm">	 */</span>
	<span class="n">gic_secondary_init</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra20_power_up_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/* Enable the CPU clock. */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">CLK_RST_CONTROLLER_CLK_CPU_CMPLX</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CPU_CLOCK</span><span class="p">(</span><span class="n">cpu</span><span class="p">),</span> <span class="n">CLK_RST_CONTROLLER_CLK_CPU_CMPLX</span><span class="p">);</span>
	<span class="n">barrier</span><span class="p">();</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">CLK_RST_CONTROLLER_CLK_CPU_CMPLX</span><span class="p">);</span>

	<span class="cm">/* Clear flow controller CSR. */</span>
	<span class="n">flowctrl_write_cpu_csr</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra30_power_up_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">pwrgateid</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="n">pwrgateid</span> <span class="o">=</span> <span class="n">tegra_cpu_powergate_id</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pwrgateid</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">pwrgateid</span><span class="p">;</span>

	<span class="cm">/* If this is the first boot, toggle powergates directly. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tegra_powergate_is_powered</span><span class="p">(</span><span class="n">pwrgateid</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">tegra_powergate_power_on</span><span class="p">(</span><span class="n">pwrgateid</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

		<span class="cm">/* Wait for the power to come up. */</span>
		<span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="mi">10</span><span class="o">*</span><span class="n">HZ</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">tegra_powergate_is_powered</span><span class="p">(</span><span class="n">pwrgateid</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">time_after</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* CPU partition is powered. Enable the CPU clock. */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">CPU_CLOCK</span><span class="p">(</span><span class="n">cpu</span><span class="p">),</span> <span class="n">CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="cm">/* Remove I/O clamps. */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">tegra_powergate_remove_clamping</span><span class="p">(</span><span class="n">pwrgateid</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="cm">/* Clear flow controller CSR. */</span>
	<span class="n">flowctrl_write_cpu_csr</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">boot_secondary</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">idle</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Force the CPU into reset. The CPU must remain in reset when the</span>
<span class="cm">	 * flow controller state is cleared (which will cause the flow</span>
<span class="cm">	 * controller to stop driving reset if the CPU has been power-gated</span>
<span class="cm">	 * via the flow controller). This will have no effect on first boot</span>
<span class="cm">	 * of the CPU since it should already be in reset.</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">CPU_RESET</span><span class="p">(</span><span class="n">cpu</span><span class="p">),</span> <span class="n">CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET</span><span class="p">);</span>
	<span class="n">dmb</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Unhalt the CPU. If the flow controller was used to power-gate the</span>
<span class="cm">	 * CPU this will cause the flow controller to stop driving reset.</span>
<span class="cm">	 * The CPU will remain in reset because the clock and reset block</span>
<span class="cm">	 * is now driving reset.</span>
<span class="cm">	 */</span>
	<span class="n">flowctrl_write_cpu_halt</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">tegra_chip_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TEGRA20</span>:
		<span class="n">status</span> <span class="o">=</span> <span class="n">tegra20_power_up_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">TEGRA30</span>:
		<span class="n">status</span> <span class="o">=</span> <span class="n">tegra30_power_up_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>

	<span class="cm">/* Take the CPU out of reset. */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">CPU_RESET</span><span class="p">(</span><span class="n">cpu</span><span class="p">),</span> <span class="n">CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>
<span class="nl">done:</span>
	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Initialise the CPU possible map early - this describes the CPUs</span>
<span class="cm"> * which may be present or become present in the system.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">smp_init_cpus</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ncores</span> <span class="o">=</span> <span class="n">scu_get_core_count</span><span class="p">(</span><span class="n">scu_base</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ncores</span> <span class="o">&gt;</span> <span class="n">nr_cpu_ids</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;SMP: %u cores greater than maximum (%u), clipping</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">ncores</span><span class="p">,</span> <span class="n">nr_cpu_ids</span><span class="p">);</span>
		<span class="n">ncores</span> <span class="o">=</span> <span class="n">nr_cpu_ids</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ncores</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">set_cpu_possible</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="n">set_smp_cross_call</span><span class="p">(</span><span class="n">gic_raise_softirq</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">platform_smp_prepare_cpus</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">max_cpus</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra_cpu_reset_handler_init</span><span class="p">();</span>
	<span class="n">scu_enable</span><span class="p">(</span><span class="n">scu_base</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
