m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/simulation/modelsim
vpll_0002
!s110 1607717518
!i10b 1
!s100 Kih7=Wc`ZILaWNnhk=]1a2
!s11b Dg1SIo80bB@j0V0VzS_@n1
I9?>M]ldEiXa3:L0dUma:g1
VDg1SIo80bB@j0V0VzS_@n1
R0
w1595463882
8C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/pll/pll_0002.v
FC:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/pll/pll_0002.v
!i122 5
L0 2 85
OV;L;2020.1;71
r1
!s85 0
31
!s108 1607717517.000000
!s107 C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/pll/pll_0002.v|
!s90 -reportprogress|300|-vlog01compat|-work|pll|+incdir+C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/pll|C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/pll/pll_0002.v|
!i113 1
o-vlog01compat -work pll
!s92 -vlog01compat -work pll +incdir+C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/pll
tCvgOpt 0
