/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_7z;
  wire [3:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [6:0] _01_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _01_ <= 7'h00;
    else _01_ <= { in_data[5:0], celloutsig_0_2z };
  assign out_data[38:32] = _01_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 8'h00;
    else _00_ <= celloutsig_1_2z;
  assign celloutsig_1_5z = ! in_data[177:153];
  assign celloutsig_1_2z = in_data[134:127] % { 1'h1, in_data[186:182], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_2z[7:2] % { 1'h1, in_data[173:169] };
  assign celloutsig_1_18z = { in_data[150:148], celloutsig_1_13z } % { 1'h1, celloutsig_1_14z[3:2], celloutsig_1_0z };
  assign celloutsig_1_0z = ~ in_data[175:172];
  assign celloutsig_1_13z = ~ celloutsig_1_2z[4:1];
  assign celloutsig_1_6z = & { celloutsig_1_1z, in_data[148:127] };
  assign celloutsig_1_1z = ~^ in_data[146:136];
  assign celloutsig_0_1z = ^ { in_data[27:18], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = ^ { celloutsig_1_7z, _00_, celloutsig_1_2z };
  assign celloutsig_0_2z = ^ { in_data[58:48], celloutsig_0_1z };
  assign celloutsig_1_19z = ^ in_data[146:121];
  assign celloutsig_0_3z = ^ { in_data[31:25], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[92:89] << in_data[85:82];
  assign celloutsig_0_7z = { celloutsig_0_0z[2:0], celloutsig_0_2z, celloutsig_0_3z } << { in_data[32:31], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_14z = { in_data[168], celloutsig_1_0z, celloutsig_1_6z } << { _00_[3], celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_1_11z = { celloutsig_1_0z[2:0], celloutsig_1_8z } - { _00_[6:4], celloutsig_1_5z };
  assign { out_data[134:128], out_data[96], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z };
endmodule
