/*
 * drivers/amlogic/amports/amports_reg.h
 *
 * Copyright (C) 2015 Amlogic, Inc. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
*/

#ifndef __AMPORTS_REG_H_
#define __AMPORTS_REG_H_

#define STB_TOP_CONFIG 0x16f0
#define TS_TOP_CONFIG 0x16f1
#define TS_FILE_CONFIG 0x16f2
#define TS_PL_PID_INDEX 0x16f3
#define TS_PL_PID_DATA 0x16f4
#define RESET0_REGISTER 0x1101
#define RESET1_REGISTER 0x1102
#define RESET2_REGISTER 0x1103
#define RESET3_REGISTER 0x1104
#define RESET4_REGISTER 0x1105
#define RESET5_REGISTER 0x1106
#define RESET6_REGISTER 0x1107
#define RESET7_REGISTER 0x1108
#define RESET0_MASK 0x1110
#define RESET1_MASK 0x1111
#define RESET2_MASK 0x1112
#define RESET3_MASK 0x1113
#define RESET4_MASK 0x1114
#define RESET5_MASK 0x1115
#define RESET6_MASK 0x1116
#define CRT_MASK 0x1117
#define RESET7_MASK 0x1118
/*add from M8M2*/
#define RESET0_LEVEL 0x1120
#define RESET1_LEVEL 0x1121
#define RESET2_LEVEL 0x1122
#define RESET3_LEVEL 0x1123
#define RESET4_LEVEL 0x1124
#define RESET5_LEVEL 0x1125
#define RESET6_LEVEL 0x1126
#define RESET7_LEVEL 0x1127
/**/
#define SCR_HIU 0x100b
#define HPG_TIMER 0x100f
#define HHI_VID_CLK_DIV 0x1059
#define HHI_MPEG_CLK_CNTL 0x105d
#define HHI_AUD_CLK_CNTL 0x105e
#define HHI_VID_CLK_CNTL 0x105f
#define HHI_AUD_CLK_CNTL2 0x1064
/*add from M8m2*/
#define HHI_VID_CLK_CNTL2 0x1065
/**/
#define HHI_VID_DIVIDER_CNTL 0x1066
#define HHI_SYS_CPU_CLK_CNTL 0x1067
#define HHI_MALI_CLK_CNTL 0x106c
#define HHI_MIPI_PHY_CLK_CNTL 0x106e
#define HHI_VPU_CLK_CNTL 0x106f
#define HHI_OTHER_PLL_CNTL 0x1070
#define HHI_OTHER_PLL_CNTL2 0x1071
#define HHI_OTHER_PLL_CNTL3 0x1072
#define HHI_HDMI_CLK_CNTL 0x1073
#define HHI_DEMOD_CLK_CNTL 0x1074
#define HHI_SATA_CLK_CNTL 0x1075
#define HHI_ETH_CLK_CNTL 0x1076
#define HHI_CLK_DOUBLE_CNTL 0x1077
#define HHI_VDEC_CLK_CNTL 0x1078
#define HHI_VDEC2_CLK_CNTL 0x1079
/*add from M8M2*/
#define HHI_VDEC3_CLK_CNTL 0x107a
#define HHI_VDEC4_CLK_CNTL 0x107b
#define PARSER_CONTROL 0x2960
#define PARSER_FETCH_ADDR 0x2961
#define PARSER_FETCH_CMD 0x2962
#define PARSER_FETCH_STOP_ADDR 0x2963
#define PARSER_FETCH_LEVEL 0x2964
#define PARSER_CONFIG 0x2965
#define PFIFO_WR_PTR 0x2966
#define PFIFO_RD_PTR 0x2967
#define PFIFO_DATA 0x2968
#define PARSER_SEARCH_PATTERN 0x2969
#define PARSER_SEARCH_MASK 0x296a
#define PARSER_INT_ENABLE 0x296b
#define PARSER_INT_STATUS 0x296c
#define PARSER_SCR_CTL 0x296d
#define PARSER_SCR 0x296e
#define PARSER_PARAMETER 0x296f
#define PARSER_INSERT_DATA 0x2970
#define VAS_STREAM_ID 0x2971
#define VIDEO_DTS 0x2972
#define VIDEO_PTS 0x2973
#define VIDEO_PTS_DTS_WR_PTR 0x2974
#define AUDIO_PTS 0x2975
#define AUDIO_PTS_WR_PTR 0x2976
#define PARSER_ES_CONTROL 0x2977
#define PFIFO_MONITOR 0x2978
#define PARSER_VIDEO_START_PTR 0x2980
#define PARSER_VIDEO_END_PTR 0x2981
#define PARSER_VIDEO_WP 0x2982
#define PARSER_VIDEO_RP 0x2983
#define PARSER_VIDEO_HOLE 0x2984
#define PARSER_AUDIO_START_PTR 0x2985
#define PARSER_AUDIO_END_PTR 0x2986
#define PARSER_AUDIO_WP 0x2987
#define PARSER_AUDIO_RP 0x2988
#define PARSER_AUDIO_HOLE 0x2989
#define PARSER_SUB_START_PTR 0x298a
#define PARSER_SUB_END_PTR 0x298b
#define PARSER_SUB_WP 0x298c
#define PARSER_SUB_RP 0x298d
#define PARSER_SUB_HOLE 0x298e
#define PARSER_FETCH_INFO 0x298f
#define PARSER_STATUS 0x2990
#define PARSER_AV_WRAP_COUNT 0x2991
#define WRRSP_PARSER 0x2992
#define PARSER_VIDEO2_START_PTR 0x2993
#define PARSER_VIDEO2_END_PTR 0x2994
#define PARSER_VIDEO2_WP 0x2995
#define PARSER_VIDEO2_RP 0x2996
#define PARSER_VIDEO2_HOLE 0x2997
#define PARSER_AV2_WRAP_COUNT 0x2998
#define DVIN_FRONT_END_CTRL 0x12e0
#define DVIN_HS_LEAD_VS_ODD 0x12e1
#define DVIN_ACTIVE_START_PIX 0x12e2
#define DVIN_ACTIVE_START_LINE 0x12e3
#define DVIN_DISPLAY_SIZE 0x12e4
#define DVIN_CTRL_STAT 0x12e5
#define AIU_958_BPF 0x1500
#define AIU_958_BRST 0x1501
#define AIU_958_LENGTH 0x1502
#define AIU_958_PADDSIZE 0x1503
#define AIU_958_MISC 0x1504
#define AIU_958_FORCE_LEFT 0x1505
#define AIU_958_DISCARD_NUM 0x1506
#define AIU_958_DCU_FF_CTRL 0x1507
#define AIU_958_CHSTAT_L0 0x1508
#define AIU_958_CHSTAT_L1 0x1509
#define AIU_958_CTRL 0x150a
#define AIU_958_RPT 0x150b
#define AIU_I2S_MUTE_SWAP 0x150c
#define AIU_I2S_SOURCE_DESC 0x150d
#define AIU_I2S_MED_CTRL 0x150e
#define AIU_I2S_MED_THRESH 0x150f
#define AIU_I2S_DAC_CFG 0x1510
#define AIU_I2S_SYNC 0x1511
#define AIU_I2S_MISC 0x1512
#define AIU_I2S_OUT_CFG 0x1513
#define AIU_I2S_FF_CTRL 0x1514
#define AIU_RST_SOFT 0x1515
#define AIU_CLK_CTRL 0x1516
#define AIU_MIX_ADCCFG 0x1517
#define AIU_MIX_CTRL 0x1518
#define AIU_CLK_CTRL_MORE 0x1519
#define AIU_958_POP 0x151a
#define AIU_MIX_GAIN 0x151b
#define AIU_958_SYNWORD1 0x151c
#define AIU_958_SYNWORD2 0x151d
#define AIU_958_SYNWORD3 0x151e
#define AIU_958_SYNWORD1_MASK 0x151f
#define AIU_958_SYNWORD2_MASK 0x1520
#define AIU_958_SYNWORD3_MASK 0x1521
#define AIU_958_FFRDOUT_THD 0x1522
#define AIU_958_LENGTH_PER_PAUSE 0x1523
#define AIU_958_PAUSE_NUM 0x1524
#define AIU_958_PAUSE_PAYLOAD 0x1525
#define AIU_958_AUTO_PAUSE 0x1526
#define AIU_958_PAUSE_PD_LENGTH 0x1527
#define AIU_CODEC_DAC_LRCLK_CTRL 0x1528
#define AIU_CODEC_ADC_LRCLK_CTRL 0x1529
#define AIU_HDMI_CLK_DATA_CTRL 0x152a
#define AIU_CODEC_CLK_DATA_CTRL 0x152b
#define AIU_958_CHSTAT_R0 0x1530
#define AIU_958_CHSTAT_R1 0x1531
#define AIU_958_VALID_CTRL 0x1532
#define AIU_AUDIO_AMP_REG0 0x153c
#define AIU_AUDIO_AMP_REG1 0x153d
#define AIU_AUDIO_AMP_REG2 0x153e
#define AIU_AUDIO_AMP_REG3 0x153f
#define AIU_AIFIFO2_CTRL 0x1540
#define AIU_AIFIFO2_STATUS 0x1541
#define AIU_AIFIFO2_GBIT 0x1542
#define AIU_AIFIFO2_CLB 0x1543
#define AIU_CRC_CTRL 0x1544
#define AIU_CRC_STATUS 0x1545
#define AIU_CRC_SHIFT_REG 0x1546
#define AIU_CRC_IREG 0x1547
#define AIU_CRC_CAL_REG1 0x1548
#define AIU_CRC_CAL_REG0 0x1549
#define AIU_CRC_POLY_COEF1 0x154a
#define AIU_CRC_POLY_COEF0 0x154b
#define AIU_CRC_BIT_SIZE1 0x154c
#define AIU_CRC_BIT_SIZE0 0x154d
#define AIU_CRC_BIT_CNT1 0x154e
#define AIU_CRC_BIT_CNT0 0x154f
#define AIU_AMCLK_GATE_HI 0x1550
#define AIU_AMCLK_GATE_LO 0x1551
#define AIU_AMCLK_MSR 0x1552
#define AIU_AUDAC_CTRL0 0x1553
#define AIU_DELTA_SIGMA0 0x1555
#define AIU_DELTA_SIGMA1 0x1556
#define AIU_DELTA_SIGMA2 0x1557
#define AIU_DELTA_SIGMA3 0x1558
#define AIU_DELTA_SIGMA4 0x1559
#define AIU_DELTA_SIGMA5 0x155a
#define AIU_DELTA_SIGMA6 0x155b
#define AIU_DELTA_SIGMA7 0x155c
#define AIU_DELTA_SIGMA_LCNTS 0x155d
#define AIU_DELTA_SIGMA_RCNTS 0x155e
#define AIU_MEM_I2S_START_PTR 0x1560
#define AIU_MEM_I2S_RD_PTR 0x1561
#define AIU_MEM_I2S_END_PTR 0x1562
#define AIU_MEM_I2S_MASKS 0x1563
#define AIU_MEM_I2S_CONTROL 0x1564
#define AIU_MEM_IEC958_START_PTR 0x1565
#define AIU_MEM_IEC958_RD_PTR 0x1566
#define AIU_MEM_IEC958_END_PTR 0x1567
#define AIU_MEM_IEC958_MASKS 0x1568
#define AIU_MEM_IEC958_CONTROL 0x1569
#define AIU_MEM_AIFIFO2_START_PTR 0x156a
#define AIU_MEM_AIFIFO2_CURR_PTR 0x156b
#define AIU_MEM_AIFIFO2_END_PTR 0x156c
#define AIU_MEM_AIFIFO2_BYTES_AVAIL 0x156d
#define AIU_MEM_AIFIFO2_CONTROL 0x156e
#define AIU_MEM_AIFIFO2_MAN_WP 0x156f
#define AIU_MEM_AIFIFO2_MAN_RP 0x1570
#define AIU_MEM_AIFIFO2_LEVEL 0x1571
#define AIU_MEM_AIFIFO2_BUF_CNTL 0x1572
#define AIU_MEM_I2S_MAN_WP 0x1573
#define AIU_MEM_I2S_MAN_RP 0x1574
#define AIU_MEM_I2S_LEVEL 0x1575
#define AIU_MEM_I2S_BUF_CNTL 0x1576
#define AIU_MEM_I2S_BUF_WRAP_COUNT 0x1577
#define AIU_MEM_I2S_MEM_CTL 0x1578
#define AIU_MEM_IEC958_MEM_CTL 0x1579
#define AIU_MEM_IEC958_WRAP_COUNT 0x157a
#define AIU_MEM_IEC958_IRQ_LEVEL 0x157b
#define AIU_MEM_IEC958_MAN_WP 0x157c
#define AIU_MEM_IEC958_MAN_RP 0x157d
#define AIU_MEM_IEC958_LEVEL 0x157e
#define AIU_MEM_IEC958_BUF_CNTL 0x157f
#define AIU_AIFIFO_CTRL 0x1580
#define AIU_AIFIFO_STATUS 0x1581
#define AIU_AIFIFO_GBIT 0x1582
#define AIU_AIFIFO_CLB 0x1583
#define AIU_MEM_AIFIFO_START_PTR 0x1584
#define AIU_MEM_AIFIFO_CURR_PTR 0x1585
#define AIU_MEM_AIFIFO_END_PTR 0x1586
#define AIU_MEM_AIFIFO_BYTES_AVAIL 0x1587
#define AIU_MEM_AIFIFO_CONTROL 0x1588
#define AIU_MEM_AIFIFO_MAN_WP 0x1589
#define AIU_MEM_AIFIFO_MAN_RP 0x158a
#define AIU_MEM_AIFIFO_LEVEL 0x158b
#define AIU_MEM_AIFIFO_BUF_CNTL 0x158c
#define AIU_MEM_AIFIFO_BUF_WRAP_COUNT 0x158d
#define AIU_MEM_AIFIFO2_BUF_WRAP_COUNT 0x158e
#define AIU_MEM_AIFIFO_MEM_CTL 0x158f
#define AIFIFO_TIME_STAMP_CNTL 0x1590
#define AIFIFO_TIME_STAMP_SYNC_0 0x1591
#define AIFIFO_TIME_STAMP_SYNC_1 0x1592
#define AIFIFO_TIME_STAMP_0 0x1593
#define AIFIFO_TIME_STAMP_1 0x1594
#define AIFIFO_TIME_STAMP_2 0x1595
#define AIFIFO_TIME_STAMP_3 0x1596
#define AIFIFO_TIME_STAMP_LENGTH 0x1597
#define AIFIFO2_TIME_STAMP_CNTL 0x1598
#define AIFIFO2_TIME_STAMP_SYNC_0 0x1599
#define AIFIFO2_TIME_STAMP_SYNC_1 0x159a
#define AIFIFO2_TIME_STAMP_0 0x159b
#define AIFIFO2_TIME_STAMP_1 0x159c
#define AIFIFO2_TIME_STAMP_2 0x159d
#define AIFIFO2_TIME_STAMP_3 0x159e
#define AIFIFO2_TIME_STAMP_LENGTH 0x159f
#define IEC958_TIME_STAMP_CNTL 0x15a0
#define IEC958_TIME_STAMP_SYNC_0 0x15a1
#define IEC958_TIME_STAMP_SYNC_1 0x15a2
#define IEC958_TIME_STAMP_0 0x15a3
#define IEC958_TIME_STAMP_1 0x15a4
#define IEC958_TIME_STAMP_2 0x15a5
#define IEC958_TIME_STAMP_3 0x15a6
#define IEC958_TIME_STAMP_LENGTH 0x15a7
#define AIU_MEM_AIFIFO2_MEM_CTL 0x15a8
#define AIU_I2S_CBUS_DDR_CNTL 0x15a9
#define AIU_I2S_CBUS_DDR_WDATA 0x15aa
#define AIU_I2S_CBUS_DDR_ADDR 0x15ab
#define AUDIO_COP_CTL2 0x1f01
#define OPERAND_M_CTL 0x1f02
#define OPERAND1_ADDR 0x1f03
#define OPERAND2_ADDR 0x1f04
#define RESULT_M_CTL 0x1f05
#define RESULT1_ADDR 0x1f06
#define RESULT2_ADDR 0x1f07
#define ADD_SHFT_CTL 0x1f08
#define OPERAND_ONE_H 0x1f09
#define OPERAND_ONE_L 0x1f0a
#define OPERAND_TWO_H 0x1f0b
#define OPERAND_TWO_L 0x1f0c
#define RESULT_H 0x1f0d
#define RESULT_M 0x1f0e
#define RESULT_L 0x1f0f
#define WMEM_R_PTR 0x1f10
#define WMEM_W_PTR 0x1f11
#define AUDIO_LAYER 0x1f20
#define AC3_DECODING 0x1f21
#define AC3_DYNAMIC 0x1f22
#define AC3_MELODY 0x1f23
#define AC3_VOCAL 0x1f24
#define ASSIST_AMR_SCRATCH0 0x1f4f
#define ASSIST_AMR_SCRATCH1 0x1f50
#define ASSIST_AMR_SCRATCH2 0x1f51
#define ASSIST_AMR_SCRATCH3 0x1f52
#define ASSIST_HW_REV 0x1f53
#define ASSIST_POR_CONFIG 0x1f55
#define ASSIST_SPARE16_REG1 0x1f56
#define ASSIST_SPARE16_REG2 0x1f57
#define ASSIST_SPARE8_REG1 0x1f58
#define ASSIST_SPARE8_REG2 0x1f59
#define ASSIST_SPARE8_REG3 0x1f5a
#define AC3_CTRL_REG1 0x1f5b
#define AC3_CTRL_REG2 0x1f5c
#define AC3_CTRL_REG3 0x1f5d
#define AC3_CTRL_REG4 0x1f5e
#define ASSIST_GEN_CNTL 0x1f68
#define EE_ASSIST_MBOX0_IRQ_REG 0x1f70
#define EE_ASSIST_MBOX0_CLR_REG 0x1f71
#define EE_ASSIST_MBOX0_MASK 0x1f72
#define EE_ASSIST_MBOX0_FIQ_SEL 0x1f73
#define EE_ASSIST_MBOX1_IRQ_REG 0x1f74
#define EE_ASSIST_MBOX1_CLR_REG 0x1f75
#define EE_ASSIST_MBOX1_MASK 0x1f76
#define EE_ASSIST_MBOX1_FIQ_SEL 0x1f77
#define EE_ASSIST_MBOX2_IRQ_REG 0x1f78
#define EE_ASSIST_MBOX2_CLR_REG 0x1f79
#define EE_ASSIST_MBOX2_MASK 0x1f7a
#define EE_ASSIST_MBOX2_FIQ_SEL 0x1f7b
#define EE_ASSIST_MBOX3_IRQ_REG 0x1f7c
#define EE_ASSIST_MBOX3_CLR_REG 0x1f7d
#define EE_ASSIST_MBOX3_MASK 0x1f7e
#define EE_ASSIST_MBOX3_FIQ_SEL 0x1f7f
#define AUDIN_SPDIF_MODE 0x2800
#define AUDIN_SPDIF_FS_CLK_RLTN 0x2801
#define AUDIN_SPDIF_CHNL_STS_A 0x2802
#define AUDIN_SPDIF_CHNL_STS_B 0x2803
#define AUDIN_SPDIF_MISC 0x2804
#define AUDIN_SPDIF_NPCM_PCPD 0x2805
#define AUDIN_SPDIF_END 0x280f
#define AUDIN_I2SIN_CTRL 0x2810
#define AUDIN_SOURCE_SEL 0x2811
#define AUDIN_DECODE_FORMAT 0x2812
#define AUDIN_DECODE_CONTROL_STATUS 0x2813
#define AUDIN_DECODE_CHANNEL_STATUS_A_0 0x2814
#define AUDIN_DECODE_CHANNEL_STATUS_A_1 0x2815
#define AUDIN_DECODE_CHANNEL_STATUS_A_2 0x2816
#define AUDIN_DECODE_CHANNEL_STATUS_A_3 0x2817
#define AUDIN_DECODE_CHANNEL_STATUS_A_4 0x2818
#define AUDIN_DECODE_CHANNEL_STATUS_A_5 0x2819
#define AUDIN_FIFO0_START 0x2820
#define AUDIN_FIFO0_END 0x2821
#define AUDIN_FIFO0_PTR 0x2822
#define AUDIN_FIFO0_INTR 0x2823
#define AUDIN_FIFO0_RDPTR 0x2824
#define AUDIN_FIFO0_CTRL 0x2825
#define AUDIN_FIFO0_CTRL1 0x2826
#define AUDIN_FIFO0_LVL0 0x2827
#define AUDIN_FIFO0_LVL1 0x2828
#define AUDIN_FIFO0_LVL2 0x2829
#define AUDIN_FIFO0_REQID 0x2830
#define AUDIN_FIFO0_WRAP 0x2831
#define AUDIN_FIFO1_START 0x2833
#define AUDIN_FIFO1_END 0x2834
#define AUDIN_FIFO1_PTR 0x2835
#define AUDIN_FIFO1_INTR 0x2836
#define AUDIN_FIFO1_RDPTR 0x2837
#define AUDIN_FIFO1_CTRL 0x2838
#define AUDIN_FIFO1_CTRL1 0x2839
#define AUDIN_FIFO1_LVL0 0x2840
#define AUDIN_FIFO1_LVL1 0x2841
#define AUDIN_FIFO1_LVL2 0x2842
#define AUDIN_FIFO1_REQID 0x2843
#define AUDIN_FIFO1_WRAP 0x2844
#define AUDIN_FIFO2_START 0x2845
#define AUDIN_FIFO2_END 0x2846
#define AUDIN_FIFO2_PTR 0x2847
#define AUDIN_FIFO2_INTR 0x2848
#define AUDIN_FIFO2_RDPTR 0x2849
#define AUDIN_FIFO2_CTRL 0x284a
#define AUDIN_FIFO2_CTRL1 0x284b
#define AUDIN_FIFO2_LVL0 0x284c
#define AUDIN_FIFO2_LVL1 0x284d
#define AUDIN_FIFO2_LVL2 0x284e
#define AUDIN_FIFO2_REQID 0x284f
#define AUDIN_FIFO2_WRAP 0x2850
#define AUDIN_INT_CTRL 0x2851
#define AUDIN_FIFO_INT 0x2852
#define PCMIN_CTRL0 0x2860
#define PCMIN_CTRL1 0x2861
#define PCMIN1_CTRL0 0x2862
#define PCMIN1_CTRL1 0x2863
#define PCMOUT_CTRL0 0x2870
#define PCMOUT_CTRL1 0x2871
#define PCMOUT_CTRL2 0x2872
#define PCMOUT_CTRL3 0x2873
#define PCMOUT1_CTRL0 0x2874
#define PCMOUT1_CTRL1 0x2875
#define PCMOUT1_CTRL2 0x2876
#define PCMOUT1_CTRL3 0x2877
#define AUDOUT_CTRL 0x2880
#define AUDOUT_CTRL1 0x2881
#define AUDOUT_BUF0_STA 0x2882
#define AUDOUT_BUF0_EDA 0x2883
#define AUDOUT_BUF0_WPTR 0x2884
#define AUDOUT_BUF1_STA 0x2885
#define AUDOUT_BUF1_EDA 0x2886
#define AUDOUT_BUF1_WPTR 0x2887
#define AUDOUT_FIFO_RPTR 0x2888
#define AUDOUT_INTR_PTR 0x2889
#define AUDOUT_FIFO_STS 0x288a
#define AUDOUT1_CTRL 0x2890
#define AUDOUT1_CTRL1 0x2891
#define AUDOUT1_BUF0_STA 0x2892
#define AUDOUT1_BUF0_EDA 0x2893
#define AUDOUT1_BUF0_WPTR 0x2894
#define AUDOUT1_BUF1_STA 0x2895
#define AUDOUT1_BUF1_EDA 0x2896
#define AUDOUT1_BUF1_WPTR 0x2897
#define AUDOUT1_FIFO_RPTR 0x2898
#define AUDOUT1_INTR_PTR 0x2899
#define AUDOUT1_FIFO_STS 0x289a
#define AUDIN_HDMI_MEAS_CTRL 0x28a0
#define AUDIN_HDMI_MEAS_CYCLES_M1 0x28a1
#define AUDIN_HDMI_MEAS_INTR_MASKN 0x28a2
#define AUDIN_HDMI_MEAS_INTR_STAT 0x28a3
#define AUDIN_HDMI_REF_CYCLES_STAT_0 0x28a4
#define AUDIN_HDMI_REF_CYCLES_STAT_1 0x28a5
#define AUDIN_HDMIRX_AFIFO_STAT 0x28a6
#define AUDIN_FIFO0_PIO_STS 0x28b0
#define AUDIN_FIFO0_PIO_RDL 0x28b1
#define AUDIN_FIFO0_PIO_RDH 0x28b2
#define AUDIN_FIFO1_PIO_STS 0x28b3
#define AUDIN_FIFO1_PIO_RDL 0x28b4
#define AUDIN_FIFO1_PIO_RDH 0x28b5
#define AUDIN_FIFO2_PIO_STS 0x28b6
#define AUDIN_FIFO2_PIO_RDL 0x28b7
#define AUDIN_FIFO2_PIO_RDH 0x28b8
#define AUDOUT_FIFO_PIO_STS 0x28b9
#define AUDOUT_FIFO_PIO_WRL 0x28ba
#define AUDOUT_FIFO_PIO_WRH 0x28bb
#define AUDOUT1_FIFO_PIO_STS 0x28bc
#define AUDOUT1_FIFO_PIO_WRL 0x28bd
#define AUDOUT1_FIFO_PIO_WRH 0x28be
#define AUDIN_ADDR_END 0x28bf
#define VDIN_SCALE_COEF_IDX 0x1200
#define VDIN_SCALE_COEF 0x1201
#define VDIN_COM_CTRL0 0x1202
#define VDIN_ACTIVE_MAX_PIX_CNT_STATUS 0x1203
#define VDIN_LCNT_STATUS 0x1204
#define VDIN_COM_STATUS0 0x1205
#define VDIN_COM_STATUS1 0x1206
#define VDIN_LCNT_SHADOW_STATUS 0x1207
#define VDIN_ASFIFO_CTRL0 0x1208
#define VDIN_ASFIFO_CTRL1 0x1209
#define VDIN_WIDTHM1I_WIDTHM1O 0x120a
#define VDIN_SC_MISC_CTRL 0x120b
#define VDIN_HSC_PHASE_STEP 0x120c
#define VDIN_HSC_INI_CTRL 0x120d
#define VDIN_COM_STATUS2 0x120e
#define VDIN_ASFIFO_CTRL2 0x120f
#define VDIN_MATRIX_CTRL 0x1210
#define VDIN_MATRIX_COEF00_01 0x1211
#define VDIN_MATRIX_COEF02_10 0x1212
#define VDIN_MATRIX_COEF11_12 0x1213
#define VDIN_MATRIX_COEF20_21 0x1214
#define VDIN_MATRIX_COEF22 0x1215
#define VDIN_MATRIX_OFFSET0_1 0x1216
#define VDIN_MATRIX_OFFSET2 0x1217
#define VDIN_MATRIX_PRE_OFFSET0_1 0x1218
#define VDIN_MATRIX_PRE_OFFSET2 0x1219
#define VDIN_LFIFO_CTRL 0x121a
#define VDIN_COM_GCLK_CTRL 0x121b
#define VDIN_INTF_WIDTHM1 0x121c
#define VDIN_WR_CTRL2 0x121f
#define VDIN_WR_CTRL 0x1220
#define VDIN_WR_H_START_END 0x1221
#define VDIN_WR_V_START_END 0x1222
#define VDIN_VSC_PHASE_STEP 0x1223
#define VDIN_VSC_INI_CTRL 0x1224
#define VDIN_SCIN_HEIGHTM1 0x1225
#define VDIN_DUMMY_DATA 0x1226
#define VDIN_MATRIX_PROBE_COLOR 0x1228
#define VDIN_MATRIX_HL_COLOR 0x1229
#define VDIN_MATRIX_PROBE_POS 0x122a
#define VDIN_CHROMA_ADDR_PORT 0x122b
#define VDIN_CHROMA_DATA_PORT 0x122c
#define VDIN_CM_BRI_CON_CTRL 0x122d
#define VDIN_GO_LINE_CTRL 0x122f
#define VDIN_HIST_CTRL 0x1230
#define VDIN_HIST_H_START_END 0x1231
#define VDIN_HIST_V_START_END 0x1232
#define VDIN_HIST_MAX_MIN 0x1233
#define VDIN_HIST_SPL_VAL 0x1234
#define VDIN_HIST_SPL_PIX_CNT 0x1235
#define VDIN_HIST_CHROMA_SUM 0x1236
#define VDIN_DNLP_HIST00 0x1237
#define VDIN_DNLP_HIST01 0x1238
#define VDIN_DNLP_HIST02 0x1239
#define VDIN_DNLP_HIST03 0x123a
#define VDIN_DNLP_HIST04 0x123b
#define VDIN_DNLP_HIST05 0x123c
#define VDIN_DNLP_HIST06 0x123d
#define VDIN_DNLP_HIST07 0x123e
#define VDIN_DNLP_HIST08 0x123f
#define VDIN_DNLP_HIST09 0x1240
#define VDIN_DNLP_HIST10 0x1241
#define VDIN_DNLP_HIST11 0x1242
#define VDIN_DNLP_HIST12 0x1243
#define VDIN_DNLP_HIST13 0x1244
#define VDIN_DNLP_HIST14 0x1245
#define VDIN_DNLP_HIST15 0x1246
#define VDIN_DNLP_HIST16 0x1247
#define VDIN_DNLP_HIST17 0x1248
#define VDIN_DNLP_HIST18 0x1249
#define VDIN_DNLP_HIST19 0x124a
#define VDIN_DNLP_HIST20 0x124b
#define VDIN_DNLP_HIST21 0x124c
#define VDIN_DNLP_HIST22 0x124d
#define VDIN_DNLP_HIST23 0x124e
#define VDIN_DNLP_HIST24 0x124f
#define VDIN_DNLP_HIST25 0x1250
#define VDIN_DNLP_HIST26 0x1251
#define VDIN_DNLP_HIST27 0x1252
#define VDIN_DNLP_HIST28 0x1253
#define VDIN_DNLP_HIST29 0x1254
#define VDIN_DNLP_HIST30 0x1255
#define VDIN_DNLP_HIST31 0x1256
#define VDIN_LDIM_STTS_HIST_REGION_IDX 0x1257
#define VDIN_LDIM_STTS_HIST_SET_REGION 0x1258
#define VDIN_LDIM_STTS_HIST_READ_REGION 0x1259
#define VDIN_MEAS_CTRL0 0x125a
#define VDIN_MEAS_VS_COUNT_HI 0x125b
#define VDIN_MEAS_VS_COUNT_LO 0x125c
#define VDIN_MEAS_HS_RANGE 0x125d
#define VDIN_MEAS_HS_COUNT 0x125e
#define VDIN_BLKBAR_CTRL1 0x125f
#define VDIN_BLKBAR_CTRL0 0x1260
#define VDIN_BLKBAR_H_START_END 0x1261
#define VDIN_BLKBAR_V_START_END 0x1262
#define VDIN_BLKBAR_CNT_THRESHOLD 0x1263
#define VDIN_BLKBAR_ROW_TH1_TH2 0x1264
#define VDIN_BLKBAR_IND_LEFT_START_END 0x1265
#define VDIN_BLKBAR_IND_RIGHT_START_END 0x1266
#define VDIN_BLKBAR_IND_LEFT1_CNT 0x1267
#define VDIN_BLKBAR_IND_LEFT2_CNT 0x1268
#define VDIN_BLKBAR_IND_RIGHT1_CNT 0x1269
#define VDIN_BLKBAR_IND_RIGHT2_CNT 0x126a
#define VDIN_BLKBAR_STATUS0 0x126b
#define VDIN_BLKBAR_STATUS1 0x126c
#define VDIN_WIN_H_START_END 0x126d
#define VDIN_WIN_V_START_END 0x126e
#define VDIN_ASFIFO_CTRL3 0x126f
#define VPP_DUMMY_DATA 0x1d00
#define VPP_LINE_IN_LENGTH 0x1d01
#define VPP_PIC_IN_HEIGHT 0x1d02
#define VPP_SCALE_COEF_IDX 0x1d03
#define VPP_SCALE_COEF 0x1d04
#define VPP_VSC_REGION12_STARTP 0x1d05
#define VPP_VSC_REGION34_STARTP 0x1d06
#define VPP_VSC_REGION4_ENDP 0x1d07
#define VPP_VSC_START_PHASE_STEP 0x1d08
#define VPP_VSC_REGION0_PHASE_SLOPE 0x1d09
#define VPP_VSC_REGION1_PHASE_SLOPE 0x1d0a
#define VPP_VSC_REGION3_PHASE_SLOPE 0x1d0b
#define VPP_VSC_REGION4_PHASE_SLOPE 0x1d0c
#define VPP_VSC_PHASE_CTRL 0x1d0d
#define VPP_VSC_INI_PHASE 0x1d0e
#define VPP_HSC_REGION12_STARTP 0x1d10
#define VPP_HSC_REGION34_STARTP 0x1d11
#define VPP_HSC_REGION4_ENDP 0x1d12
#define VPP_HSC_START_PHASE_STEP 0x1d13
#define VPP_HSC_REGION0_PHASE_SLOPE 0x1d14
#define VPP_HSC_REGION1_PHASE_SLOPE 0x1d15
#define VPP_HSC_REGION3_PHASE_SLOPE 0x1d16
#define VPP_HSC_REGION4_PHASE_SLOPE 0x1d17
#define VPP_HSC_PHASE_CTRL 0x1d18
#define VPP_SC_MISC 0x1d19
#define VPP_PREBLEND_VD1_H_START_END 0x1d1a
#define VPP_PREBLEND_VD1_V_START_END 0x1d1b
#define VPP_POSTBLEND_VD1_H_START_END 0x1d1c
#define VPP_POSTBLEND_VD1_V_START_END 0x1d1d
#define VPP_BLEND_VD2_H_START_END 0x1d1e
#define VPP_BLEND_VD2_V_START_END 0x1d1f
#define VPP_PREBLEND_H_SIZE 0x1d20
#define VPP_POSTBLEND_H_SIZE 0x1d21
#define VPP_HOLD_LINES 0x1d22
#define VPP_BLEND_ONECOLOR_CTRL 0x1d23
#define VPP_PREBLEND_CURRENT_XY 0x1d24
#define VPP_POSTBLEND_CURRENT_XY 0x1d25
#define VPP_MISC 0x1d26
#define VPP_OFIFO_SIZE 0x1d27
#define VPP_FIFO_STATUS 0x1d28
#define VPP_SMOKE_CTRL 0x1d29
#define VPP_SMOKE1_VAL 0x1d2a
#define VPP_SMOKE2_VAL 0x1d2b
#define VPP_SMOKE3_VAL 0x1d2c
#define VPP_SMOKE1_H_START_END 0x1d2d
#define VPP_SMOKE1_V_START_END 0x1d2e
#define VPP_SMOKE2_H_START_END 0x1d2f
#define VPP_SMOKE2_V_START_END 0x1d30
#define VPP_SMOKE3_H_START_END 0x1d31
#define VPP_SMOKE3_V_START_END 0x1d32
#define VPP_SCO_FIFO_CTRL 0x1d33
#define VPP_HSC_PHASE_CTRL1 0x1d34
#define VPP_HSC_INI_PAT_CTRL 0x1d35
#define VPP_VADJ_CTRL 0x1d40
#define VPP_VADJ1_Y 0x1d41
#define VPP_VADJ1_MA_MB 0x1d42
#define VPP_VADJ1_MC_MD 0x1d43
#define VPP_VADJ2_Y 0x1d44
#define VPP_VADJ2_MA_MB 0x1d45
#define VPP_VADJ2_MC_MD 0x1d46
#define VPP_HSHARP_CTRL 0x1d50
#define VPP_HSHARP_LUMA_THRESH01 0x1d51
#define VPP_HSHARP_LUMA_THRESH23 0x1d52
#define VPP_HSHARP_CHROMA_THRESH01 0x1d53
#define VPP_HSHARP_CHROMA_THRESH23 0x1d54
#define VPP_HSHARP_LUMA_GAIN 0x1d55
#define VPP_HSHARP_CHROMA_GAIN 0x1d56
#define VPP_MATRIX_PROBE_COLOR 0x1d5c
#define VPP_MATRIX_HL_COLOR 0x1d5d
#define VPP_MATRIX_PROBE_POS 0x1d5e
#define VPP_MATRIX_CTRL 0x1d5f
#define VPP_MATRIX_COEF00_01 0x1d60
#define VPP_MATRIX_COEF02_10 0x1d61
#define VPP_MATRIX_COEF11_12 0x1d62
#define VPP_MATRIX_COEF20_21 0x1d63
#define VPP_MATRIX_COEF22 0x1d64
#define VPP_MATRIX_OFFSET0_1 0x1d65
#define VPP_MATRIX_OFFSET2 0x1d66
#define VPP_MATRIX_PRE_OFFSET0_1 0x1d67
#define VPP_MATRIX_PRE_OFFSET2 0x1d68
#define VPP_DUMMY_DATA1 0x1d69
#define VPP_GAINOFF_CTRL0 0x1d6a
#define VPP_GAINOFF_CTRL1 0x1d6b
#define VPP_GAINOFF_CTRL2 0x1d6c
#define VPP_GAINOFF_CTRL3 0x1d6d
#define VPP_GAINOFF_CTRL4 0x1d6e
#define VPP_CHROMA_ADDR_PORT 0x1d70
#define VPP_CHROMA_DATA_PORT 0x1d71
#define VPP_GCLK_CTRL0 0x1d72
#define VPP_GCLK_CTRL1 0x1d73
#define VPP_SC_GCLK_CTRL 0x1d74
#define VPP_MISC1 0x1d76
#define VPP_BLACKEXT_CTRL 0x1d80
#define VPP_DNLP_CTRL_00 0x1d81
#define VPP_DNLP_CTRL_01 0x1d82
#define VPP_DNLP_CTRL_02 0x1d83
#define VPP_DNLP_CTRL_03 0x1d84
#define VPP_DNLP_CTRL_04 0x1d85
#define VPP_DNLP_CTRL_05 0x1d86
#define VPP_DNLP_CTRL_06 0x1d87
#define VPP_DNLP_CTRL_07 0x1d88
#define VPP_DNLP_CTRL_08 0x1d89
#define VPP_DNLP_CTRL_09 0x1d8a
#define VPP_DNLP_CTRL_10 0x1d8b
#define VPP_DNLP_CTRL_11 0x1d8c
#define VPP_DNLP_CTRL_12 0x1d8d
#define VPP_DNLP_CTRL_13 0x1d8e
#define VPP_DNLP_CTRL_14 0x1d8f
#define VPP_DNLP_CTRL_15 0x1d90
#define VPP_PEAKING_HGAIN 0x1d91
#define VPP_PEAKING_VGAIN 0x1d92
#define VPP_PEAKING_NLP_1 0x1d93
#define VPP_PEAKING_NLP_2 0x1d94
#define VPP_PEAKING_NLP_3 0x1d95
#define VPP_PEAKING_NLP_4 0x1d96
#define VPP_PEAKING_NLP_5 0x1d97
#define VPP_SHARP_LIMIT 0x1d98
#define VPP_VLTI_CTRL 0x1d99
#define VPP_HLTI_CTRL 0x1d9a
#define VPP_CTI_CTRL 0x1d9b
#define VPP_BLUE_STRETCH_1 0x1d9c
#define VPP_BLUE_STRETCH_2 0x1d9d
#define VPP_BLUE_STRETCH_3 0x1d9e
#define VPP_CCORING_CTRL 0x1da0
#define VPP_VE_ENABLE_CTRL 0x1da1
#define VPP_VE_DEMO_LEFT_TOP_SCREEN_WIDTH 0x1da2
#define VPP_VE_DEMO_CENTER_BAR 0x1da3
#define VPP_VE_H_V_SIZE 0x1da4
#define VPP_VDO_MEAS_CTRL 0x1da8
#define VPP_VDO_MEAS_VS_COUNT_HI 0x1da9
#define VPP_VDO_MEAS_VS_COUNT_LO 0x1daa
#define VPP_INPUT_CTRL 0x1dab
#define VPP_CTI_CTRL2 0x1dac
#define VPP_PEAKING_SAT_THD1 0x1dad
#define VPP_PEAKING_SAT_THD2 0x1dae
#define VPP_PEAKING_SAT_THD3 0x1daf
#define VPP_PEAKING_SAT_THD4 0x1db0
#define VPP_PEAKING_SAT_THD5 0x1db1
#define VPP_PEAKING_SAT_THD6 0x1db2
#define VPP_PEAKING_SAT_THD7 0x1db3
#define VPP_PEAKING_SAT_THD8 0x1db4
#define VPP_PEAKING_SAT_THD9 0x1db5
#define VPP_PEAKING_GAIN_ADD1 0x1db6
#define VPP_PEAKING_GAIN_ADD2 0x1db7
#define VPP_PEAKING_DNLP 0x1db8
#define VPP_SHARP_DEMO_WIN_CTRL1 0x1db9
#define VPP_SHARP_DEMO_WIN_CTRL2 0x1dba
#define VPP_FRONT_HLTI_CTRL 0x1dbb
#define VPP_FRONT_CTI_CTRL 0x1dbc
#define VPP_FRONT_CTI_CTRL2 0x1dbd
#define VPP_OSD_VSC_PHASE_STEP 0x1dc0
#define VPP_OSD_VSC_INI_PHASE 0x1dc1
#define VPP_OSD_VSC_CTRL0 0x1dc2
#define VPP_OSD_HSC_PHASE_STEP 0x1dc3
#define VPP_OSD_HSC_INI_PHASE 0x1dc4
#define VPP_OSD_HSC_CTRL0 0x1dc5
#define VPP_OSD_HSC_INI_PAT_CTRL 0x1dc6
#define VPP_OSD_SC_DUMMY_DATA 0x1dc7
#define VPP_OSD_SC_CTRL0 0x1dc8
#define VPP_OSD_SCI_WH_M1 0x1dc9
#define VPP_OSD_SCO_H_START_END 0x1dca
#define VPP_OSD_SCO_V_START_END 0x1dcb
#define VPP_OSD_SCALE_COEF_IDX 0x1dcc
#define VPP_OSD_SCALE_COEF 0x1dcd
#define VPP_INT_LINE_NUM 0x1dce
#define VPP2_DUMMY_DATA 0x1900
#define VPP2_LINE_IN_LENGTH 0x1901
#define VPP2_PIC_IN_HEIGHT 0x1902
#define VPP2_SCALE_COEF_IDX 0x1903
#define VPP2_SCALE_COEF 0x1904
#define VPP2_VSC_REGION12_STARTP 0x1905
#define VPP2_VSC_REGION34_STARTP 0x1906
#define VPP2_VSC_REGION4_ENDP 0x1907
#define VPP2_VSC_START_PHASE_STEP 0x1908
#define VPP2_VSC_REGION0_PHASE_SLOPE 0x1909
#define VPP2_VSC_REGION1_PHASE_SLOPE 0x190a
#define VPP2_VSC_REGION3_PHASE_SLOPE 0x190b
#define VPP2_VSC_REGION4_PHASE_SLOPE 0x190c
#define VPP2_VSC_PHASE_CTRL 0x190d
#define VPP2_VSC_INI_PHASE 0x190e
#define VPP2_HSC_REGION12_STARTP 0x1910
#define VPP2_HSC_REGION34_STARTP 0x1911
#define VPP2_HSC_REGION4_ENDP 0x1912
#define VPP2_HSC_START_PHASE_STEP 0x1913
#define VPP2_HSC_REGION0_PHASE_SLOPE 0x1914
#define VPP2_HSC_REGION1_PHASE_SLOPE 0x1915
#define VPP2_HSC_REGION3_PHASE_SLOPE 0x1916
#define VPP2_HSC_REGION4_PHASE_SLOPE 0x1917
#define VPP2_HSC_PHASE_CTRL 0x1918
#define VPP2_SC_MISC 0x1919
#define VPP2_PREBLEND_VD1_H_START_END 0x191a
#define VPP2_PREBLEND_VD1_V_START_END 0x191b
#define VPP2_POSTBLEND_VD1_H_START_END 0x191c
#define VPP2_POSTBLEND_VD1_V_START_END 0x191d
#define VPP2_PREBLEND_H_SIZE 0x1920
#define VPP2_POSTBLEND_H_SIZE 0x1921
#define VPP2_HOLD_LINES 0x1922
#define VPP2_BLEND_ONECOLOR_CTRL 0x1923
#define VPP2_PREBLEND_CURRENT_XY 0x1924
#define VPP2_POSTBLEND_CURRENT_XY 0x1925
#define VPP2_MISC 0x1926
#define VPP2_OFIFO_SIZE 0x1927
#define VPP2_FIFO_STATUS 0x1928
#define VPP2_SMOKE_CTRL 0x1929
#define VPP2_SMOKE1_VAL 0x192a
#define VPP2_SMOKE2_VAL 0x192b
#define VPP2_SMOKE1_H_START_END 0x192d
#define VPP2_SMOKE1_V_START_END 0x192e
#define VPP2_SMOKE2_H_START_END 0x192f
#define VPP2_SMOKE2_V_START_END 0x1930
#define VPP2_SCO_FIFO_CTRL 0x1933
#define VPP2_HSC_PHASE_CTRL1 0x1934
#define VPP2_HSC_INI_PAT_CTRL 0x1935
#define VPP2_VADJ_CTRL 0x1940
#define VPP2_VADJ1_Y 0x1941
#define VPP2_VADJ1_MA_MB 0x1942
#define VPP2_VADJ1_MC_MD 0x1943
#define VPP2_VADJ2_Y 0x1944
#define VPP2_VADJ2_MA_MB 0x1945
#define VPP2_VADJ2_MC_MD 0x1946
#define VPP2_MATRIX_PROBE_COLOR 0x195c
#define VPP2_MATRIX_HL_COLOR 0x195d
#define VPP2_MATRIX_PROBE_POS 0x195e
#define VPP2_MATRIX_CTRL 0x195f
#define VPP2_MATRIX_COEF00_01 0x1960
#define VPP2_MATRIX_COEF02_10 0x1961
#define VPP2_MATRIX_COEF11_12 0x1962
#define VPP2_MATRIX_COEF20_21 0x1963
#define VPP2_MATRIX_COEF22 0x1964
#define VPP2_MATRIX_OFFSET0_1 0x1965
#define VPP2_MATRIX_OFFSET2 0x1966
#define VPP2_MATRIX_PRE_OFFSET0_1 0x1967
#define VPP2_MATRIX_PRE_OFFSET2 0x1968
#define VPP2_DUMMY_DATA1 0x1969
#define VPP2_GAINOFF_CTRL0 0x196a
#define VPP2_GAINOFF_CTRL1 0x196b
#define VPP2_GAINOFF_CTRL2 0x196c
#define VPP2_GAINOFF_CTRL3 0x196d
#define VPP2_GAINOFF_CTRL4 0x196e
#define VPP2_CHROMA_ADDR_PORT 0x1970
#define VPP2_CHROMA_DATA_PORT 0x1971
#define VPP2_GCLK_CTRL0 0x1972
#define VPP2_GCLK_CTRL1 0x1973
#define VPP2_SC_GCLK_CTRL 0x1974
#define VPP2_MISC1 0x1976
#define VPP2_DNLP_CTRL_00 0x1981
#define VPP2_DNLP_CTRL_01 0x1982
#define VPP2_DNLP_CTRL_02 0x1983
#define VPP2_DNLP_CTRL_03 0x1984
#define VPP2_DNLP_CTRL_04 0x1985
#define VPP2_DNLP_CTRL_05 0x1986
#define VPP2_DNLP_CTRL_06 0x1987
#define VPP2_DNLP_CTRL_07 0x1988
#define VPP2_DNLP_CTRL_08 0x1989
#define VPP2_DNLP_CTRL_09 0x198a
#define VPP2_DNLP_CTRL_10 0x198b
#define VPP2_DNLP_CTRL_11 0x198c
#define VPP2_DNLP_CTRL_12 0x198d
#define VPP2_DNLP_CTRL_13 0x198e
#define VPP2_DNLP_CTRL_14 0x198f
#define VPP2_DNLP_CTRL_15 0x1990
#define VPP2_VE_ENABLE_CTRL 0x19a1
#define VPP2_VE_DEMO_LEFT_TOP_SCREEN_WIDTH 0x19a2
#define VPP2_VE_DEMO_CENTER_BAR 0x19a3
#define VPP2_VE_H_V_SIZE 0x19a4
#define VPP2_VDO_MEAS_CTRL 0x19a8
#define VPP2_VDO_MEAS_VS_COUNT_HI 0x19a9
#define VPP2_VDO_MEAS_VS_COUNT_LO 0x19aa
#define VPP2_OSD_VSC_PHASE_STEP 0x19c0
#define VPP2_OSD_VSC_INI_PHASE 0x19c1
#define VPP2_OSD_VSC_CTRL0 0x19c2
#define VPP2_OSD_HSC_PHASE_STEP 0x19c3
#define VPP2_OSD_HSC_INI_PHASE 0x19c4
#define VPP2_OSD_HSC_CTRL0 0x19c5
#define VPP2_OSD_HSC_INI_PAT_CTRL 0x19c6
#define VPP2_OSD_SC_DUMMY_DATA 0x19c7
#define VPP2_OSD_SC_CTRL0 0x19c8
#define VPP2_OSD_SCI_WH_M1 0x19c9
#define VPP2_OSD_SCO_H_START_END 0x19ca
#define VPP2_OSD_SCO_V_START_END 0x19cb
#define VPP2_OSD_SCALE_COEF_IDX 0x19cc
#define VPP2_OSD_SCALE_COEF 0x19cd
#define VPP2_INT_LINE_NUM 0x19ce
#define VIU_ADDR_START 0x1a00
#define VIU_ADDR_END 0x1aff
#define VIU_SW_RESET 0x1a01
#define VIU_MISC_CTRL0 0x1a06
#define D2D3_INTF_LENGTH 0x1a08
#define D2D3_INTF_CTRL0 0x1a09
#define VIU_OSD1_CTRL_STAT 0x1a10
#define VIU_OSD1_CTRL_STAT2 0x1a2d
#define VIU_OSD1_COLOR_ADDR 0x1a11
#define VIU_OSD1_COLOR 0x1a12
#define VIU_OSD1_TCOLOR_AG0 0x1a17
#define VIU_OSD1_TCOLOR_AG1 0x1a18
#define VIU_OSD1_TCOLOR_AG2 0x1a19
#define VIU_OSD1_TCOLOR_AG3 0x1a1a
#define VIU_OSD1_BLK0_CFG_W0 0x1a1b
#define VIU_OSD1_BLK1_CFG_W0 0x1a1f
#define VIU_OSD1_BLK2_CFG_W0 0x1a23
#define VIU_OSD1_BLK3_CFG_W0 0x1a27
#define VIU_OSD1_BLK0_CFG_W1 0x1a1c
#define VIU_OSD1_BLK1_CFG_W1 0x1a20
#define VIU_OSD1_BLK2_CFG_W1 0x1a24
#define VIU_OSD1_BLK3_CFG_W1 0x1a28
#define VIU_OSD1_BLK0_CFG_W2 0x1a1d
#define VIU_OSD1_BLK1_CFG_W2 0x1a21
#define VIU_OSD1_BLK2_CFG_W2 0x1a25
#define VIU_OSD1_BLK3_CFG_W2 0x1a29
#define VIU_OSD1_BLK0_CFG_W3 0x1a1e
#define VIU_OSD1_BLK1_CFG_W3 0x1a22
#define VIU_OSD1_BLK2_CFG_W3 0x1a26
#define VIU_OSD1_BLK3_CFG_W3 0x1a2a
#define VIU_OSD1_BLK0_CFG_W4 0x1a13
#define VIU_OSD1_BLK1_CFG_W4 0x1a14
#define VIU_OSD1_BLK2_CFG_W4 0x1a15
#define VIU_OSD1_BLK3_CFG_W4 0x1a16
#define VIU_OSD1_FIFO_CTRL_STAT 0x1a2b
#define VIU_OSD1_TEST_RDDATA 0x1a2c
#define VIU_OSD1_PROT_CTRL 0x1a2e
#define VIU_OSD2_CTRL_STAT 0x1a30
#define VIU_OSD2_CTRL_STAT2 0x1a4d
#define VIU_OSD2_COLOR_ADDR 0x1a31
#define VIU_OSD2_COLOR 0x1a32
#define VIU_OSD2_HL1_H_START_END 0x1a33
#define VIU_OSD2_HL1_V_START_END 0x1a34
#define VIU_OSD2_HL2_H_START_END 0x1a35
#define VIU_OSD2_HL2_V_START_END 0x1a36
#define VIU_OSD2_TCOLOR_AG0 0x1a37
#define VIU_OSD2_TCOLOR_AG1 0x1a38
#define VIU_OSD2_TCOLOR_AG2 0x1a39
#define VIU_OSD2_TCOLOR_AG3 0x1a3a
#define VIU_OSD2_BLK0_CFG_W0 0x1a3b
#define VIU_OSD2_BLK1_CFG_W0 0x1a3f
#define VIU_OSD2_BLK2_CFG_W0 0x1a43
#define VIU_OSD2_BLK3_CFG_W0 0x1a47
#define VIU_OSD2_BLK0_CFG_W1 0x1a3c
#define VIU_OSD2_BLK1_CFG_W1 0x1a40
#define VIU_OSD2_BLK2_CFG_W1 0x1a44
#define VIU_OSD2_BLK3_CFG_W1 0x1a48
#define VIU_OSD2_BLK0_CFG_W2 0x1a3d
#define VIU_OSD2_BLK1_CFG_W2 0x1a41
#define VIU_OSD2_BLK2_CFG_W2 0x1a45
#define VIU_OSD2_BLK3_CFG_W2 0x1a49
#define VIU_OSD2_BLK0_CFG_W3 0x1a3e
#define VIU_OSD2_BLK1_CFG_W3 0x1a42
#define VIU_OSD2_BLK2_CFG_W3 0x1a46
#define VIU_OSD2_BLK3_CFG_W3 0x1a4a
#define VIU_OSD2_BLK0_CFG_W4 0x1a64
#define VIU_OSD2_BLK1_CFG_W4 0x1a65
#define VIU_OSD2_BLK2_CFG_W4 0x1a66
#define VIU_OSD2_BLK3_CFG_W4 0x1a67
#define VIU_OSD2_FIFO_CTRL_STAT 0x1a4b
#define VIU_OSD2_TEST_RDDATA 0x1a4c
#define VIU_OSD2_PROT_CTRL 0x1a4e
#define VD1_IF0_GEN_REG 0x1a50
#define VD1_IF0_CANVAS0 0x1a51
#define VD1_IF0_CANVAS1 0x1a52
#define VD1_IF0_LUMA_X0 0x1a53
#define VD1_IF0_LUMA_Y0 0x1a54
#define VD1_IF0_CHROMA_X0 0x1a55
#define VD1_IF0_CHROMA_Y0 0x1a56
#define VD1_IF0_LUMA_X1 0x1a57
#define VD1_IF0_LUMA_Y1 0x1a58
#define VD1_IF0_CHROMA_X1 0x1a59
#define VD1_IF0_CHROMA_Y1 0x1a5a
#define VD1_IF0_RPT_LOOP 0x1a5b
#define VD1_IF0_LUMA0_RPT_PAT 0x1a5c
#define VD1_IF0_CHROMA0_RPT_PAT 0x1a5d
#define VD1_IF0_LUMA1_RPT_PAT 0x1a5e
#define VD1_IF0_CHROMA1_RPT_PAT 0x1a5f
#define VD1_IF0_LUMA_PSEL 0x1a60
#define VD1_IF0_CHROMA_PSEL 0x1a61
#define VD1_IF0_DUMMY_PIXEL 0x1a62
#define VD1_IF0_LUMA_FIFO_SIZE 0x1a63
#define VD1_IF0_RANGE_MAP_Y 0x1a6a
#define VD1_IF0_RANGE_MAP_CB 0x1a6b
#define VD1_IF0_RANGE_MAP_CR 0x1a6c
#define VD1_IF0_GEN_REG2 0x1a6d
#define VD1_IF0_PROT_CNTL 0x1a6e
#define VIU_VD1_FMT_CTRL 0x1a68
#define VIU_VD1_FMT_W 0x1a69
#define VD2_IF0_GEN_REG 0x1a70
#define VD2_IF0_CANVAS0 0x1a71
#define VD2_IF0_CANVAS1 0x1a72
#define VD2_IF0_LUMA_X0 0x1a73
#define VD2_IF0_LUMA_Y0 0x1a74
#define VD2_IF0_CHROMA_X0 0x1a75
#define VD2_IF0_CHROMA_Y0 0x1a76
#define VD2_IF0_LUMA_X1 0x1a77
#define VD2_IF0_LUMA_Y1 0x1a78
#define VD2_IF0_CHROMA_X1 0x1a79
#define VD2_IF0_CHROMA_Y1 0x1a7a
#define VD2_IF0_RPT_LOOP 0x1a7b
#define VD2_IF0_LUMA0_RPT_PAT 0x1a7c
#define VD2_IF0_CHROMA0_RPT_PAT 0x1a7d
#define VD2_IF0_LUMA1_RPT_PAT 0x1a7e
#define VD2_IF0_CHROMA1_RPT_PAT 0x1a7f
#define VD2_IF0_LUMA_PSEL 0x1a80
#define VD2_IF0_CHROMA_PSEL 0x1a81
#define VD2_IF0_DUMMY_PIXEL 0x1a82
#define VD2_IF0_LUMA_FIFO_SIZE 0x1a83
#define VD2_IF0_RANGE_MAP_Y 0x1a8a
#define VD2_IF0_RANGE_MAP_CB 0x1a8b
#define VD2_IF0_RANGE_MAP_CR 0x1a8c
#define VD2_IF0_GEN_REG2 0x1a8d
#define VD2_IF0_PROT_CNTL 0x1a8e
#define VIU_VD2_FMT_CTRL 0x1a88
#define VIU_VD2_FMT_W 0x1a89
#define LDIM_STTS_GCLK_CTRL0 0x1a90
#define LDIM_STTS_CTRL0 0x1a91
#define LDIM_STTS_WIDTHM1_HEIGHTM1 0x1a92
#define LDIM_STTS_MATRIX_COEF00_01 0x1a93
#define LDIM_STTS_MATRIX_COEF02_10 0x1a94
#define LDIM_STTS_MATRIX_COEF11_12 0x1a95
#define LDIM_STTS_MATRIX_COEF20_21 0x1a96
#define LDIM_STTS_MATRIX_COEF22 0x1a97
#define LDIM_STTS_MATRIX_OFFSET0_1 0x1a98
#define LDIM_STTS_MATRIX_OFFSET2 0x1a99
#define LDIM_STTS_MATRIX_PRE_OFFSET0_1 0x1a9a
#define LDIM_STTS_MATRIX_PRE_OFFSET2 0x1a9b
#define LDIM_STTS_MATRIX_HL_COLOR 0x1a9c
#define LDIM_STTS_MATRIX_PROBE_POS 0x1a9d
#define LDIM_STTS_MATRIX_PROBE_COLOR 0x1a9e
#define LDIM_STTS_HIST_REGION_IDX 0x1aa0
#define LDIM_STTS_HIST_SET_REGION 0x1aa1
#define LDIM_STTS_HIST_READ_REGION 0x1aa2
#define DI_PRE_CTRL 0x1700
#define DI_POST_CTRL 0x1701
#define DI_POST_SIZE 0x1702
#define DI_PRE_SIZE 0x1703
#define DI_EI_CTRL0 0x1704
#define DI_EI_CTRL1 0x1705
#define DI_EI_CTRL2 0x1706
#define DI_NR_CTRL0 0x1707
#define DI_NR_CTRL1 0x1708
#define DI_NR_CTRL2 0x1709
#define DI_NR_CTRL3 0x170a
#define DI_MTN_CTRL 0x170b
#define DI_MTN_CTRL1 0x170c
#define DI_BLEND_CTRL 0x170d
#define DI_BLEND_CTRL1 0x170e
#define DI_BLEND_CTRL2 0x170f
#define DI_BLEND_REG0_X 0x1710
#define DI_BLEND_REG0_Y 0x1711
#define DI_BLEND_REG1_X 0x1712
#define DI_BLEND_REG1_Y 0x1713
#define DI_BLEND_REG2_X 0x1714
#define DI_BLEND_REG2_Y 0x1715
#define DI_BLEND_REG3_X 0x1716
#define DI_BLEND_REG3_Y 0x1717
#define DI_CLKG_CTRL 0x1718
#define DI_EI_CTRL3 0x1719
#define DI_EI_CTRL4 0x171a
#define DI_EI_CTRL5 0x171b
#define DI_EI_CTRL6 0x171c
#define DI_EI_CTRL7 0x171d
#define DI_EI_CTRL8 0x171e
#define DI_EI_CTRL9 0x171f
#define DI_EI_CTRL10 0x1793
#define DI_EI_CTRL11 0x179e
#define DI_EI_CTRL12 0x179f
#define DI_EI_CTRL13 0x17a8
#define DI_EI_XWIN0 0x1798
#define DI_EI_XWIN1 0x1799
#define DI_MC_REG0_X 0x1720
#define DI_MC_REG0_Y 0x1721
#define DI_MC_REG1_X 0x1722
#define DI_MC_REG1_Y 0x1723
#define DI_MC_REG2_X 0x1724
#define DI_MC_REG2_Y 0x1725
#define DI_MC_REG3_X 0x1726
#define DI_MC_REG3_Y 0x1727
#define DI_MC_REG4_X 0x1728
#define DI_MC_REG4_Y 0x1729
#define DI_MC_32LVL0 0x172a
#define DI_MC_32LVL1 0x172b
#define DI_MC_22LVL0 0x172c
#define DI_MC_22LVL1 0x172d
#define DI_MC_22LVL2 0x172e
#define DI_MC_CTRL 0x172f
#define DI_INTR_CTRL 0x1730
#define DI_INFO_ADDR 0x1731
#define DI_INFO_DATA 0x1732
#define DI_PRE_HOLD 0x1733
#define DI_MTN_1_CTRL1 0x1740
#define DI_MTN_1_CTRL2 0x1741
#define DI_MTN_1_CTRL3 0x1742
#define DI_MTN_1_CTRL4 0x1743
#define DI_MTN_1_CTRL5 0x1744
#define DI_MTN_1_CTRL6 0x17a9
#define DI_MTN_1_CTRL7 0x17aa
#define DI_MTN_1_CTRL8 0x17ab
#define DI_MTN_1_CTRL9 0x17ac
#define DI_MTN_1_CTRL10 0x17ad
#define DI_MTN_1_CTRL11 0x17ae
#define DI_MTN_1_CTRL12 0x17af
#define DET3D_MOTN_CFG 0x1734
#define DET3D_CB_CFG 0x1735
#define DET3D_SPLT_CFG 0x1736
#define DET3D_HV_MUTE 0x1737
#define DET3D_MAT_STA_P1M1 0x1738
#define DET3D_MAT_STA_P1TH 0x1739
#define DET3D_MAT_STA_M1TH 0x173a
#define DET3D_MAT_STA_RSFT 0x173b
#define DET3D_MAT_SYMTC_TH 0x173c
#define DET3D_RO_DET_CB_HOR 0x173d
#define DET3D_RO_DET_CB_VER 0x173e
#define DET3D_RO_SPLT_HT 0x173f
#define NR2_MET_NM_CTRL 0x1745
#define NR2_MET_NM_YCTRL 0x1746
#define NR2_MET_NM_CCTRL 0x1747
#define NR2_MET_NM_TNR 0x1748
#define NR2_MET_NMFRM_TNR_YLEV 0x1749
#define NR2_MET_NMFRM_TNR_YCNT 0x174a
#define NR2_MET_NMFRM_TNR_CLEV 0x174b
#define NR2_MET_NMFRM_TNR_CCNT 0x174c
#define NR2_3DEN_MODE 0x174d
#define NR2_IIR_CTRL 0x174e
#define NR2_SW_EN 0x174f
#define NR2_FRM_SIZE 0x1750
#define NR2_SNR_SAD_CFG 0x1751
#define NR2_MATNR_SNR_OS 0x1752
#define NR2_MATNR_SNR_NRM_CFG 0x1753
#define NR2_MATNR_SNR_NRM_GAIN 0x1754
#define NR2_MATNR_SNR_LPF_CFG 0x1755
#define NR2_MATNR_SNR_USF_GAIN 0x1756
#define NR2_MATNR_SNR_EDGE2B 0x1757
#define NR2_MATNR_BETA_EGAIN 0x1758
#define NR2_MATNR_BETA_BRT 0x1759
#define NR2_MATNR_XBETA_CFG 0x175a
#define NR2_MATNR_YBETA_SCL 0x175b
#define NR2_MATNR_CBETA_SCL 0x175c
#define NR2_SNR_MASK 0x175d
#define NR2_SAD2NORM_LUT0 0x175e
#define NR2_SAD2NORM_LUT1 0x175f
#define NR2_SAD2NORM_LUT2 0x1760
#define NR2_SAD2NORM_LUT3 0x1761
#define NR2_EDGE2BETA_LUT0 0x1762
#define NR2_EDGE2BETA_LUT1 0x1763
#define NR2_EDGE2BETA_LUT2 0x1764
#define NR2_EDGE2BETA_LUT3 0x1765
#define NR2_MOTION2BETA_LUT0 0x1766
#define NR2_MOTION2BETA_LUT1 0x1767
#define NR2_MOTION2BETA_LUT2 0x1768
#define NR2_MOTION2BETA_LUT3 0x1769
#define NR2_MATNR_MTN_CRTL 0x176a
#define NR2_MATNR_MTN_CRTL2 0x176b
#define NR2_MATNR_MTN_COR 0x176c
#define NR2_MATNR_MTN_GAIN 0x176d
#define NR2_MATNR_DEGHOST 0x176e
#define NR2_MATNR_ALPHALP_LUT0 0x176f
#define NR2_MATNR_ALPHALP_LUT1 0x1770
#define NR2_MATNR_ALPHALP_LUT2 0x1771
#define NR2_MATNR_ALPHALP_LUT3 0x1772
#define NR2_MATNR_ALPHAHP_LUT0 0x1773
#define NR2_MATNR_ALPHAHP_LUT1 0x1774
#define NR2_MATNR_ALPHAHP_LUT2 0x1775
#define NR2_MATNR_ALPHAHP_LUT3 0x1776
#define NR2_MATNR_MTNB_BRT 0x1777
#define NR2_CUE_MODE 0x1778
#define NR2_CUE_CON_MOT_TH 0x1779
#define NR2_CUE_CON_DIF0 0x177a
#define NR2_CUE_CON_DIF1 0x177b
#define NR2_CUE_CON_DIF2 0x177c
#define NR2_CUE_CON_DIF3 0x177d
#define NR2_CUE_PRG_DIF 0x177e
#define NR2_CONV_MODE 0x177f
#define DET3D_RO_SPLT_HB 0x1780
#define DET3D_RO_SPLT_VL 0x1781
#define DET3D_RO_SPLT_VR 0x1782
#define DET3D_RO_MAT_LUMA_LR 0x1783
#define DET3D_RO_MAT_LUMA_TB 0x1784
#define DET3D_RO_MAT_CHRU_LR 0x1785
#define DET3D_RO_MAT_CHRU_TB 0x1786
#define DET3D_RO_MAT_CHRV_LR 0x1787
#define DET3D_RO_MAT_CHRV_TB 0x1788
#define DET3D_RO_MAT_HEDG_LR 0x1789
#define DET3D_RO_MAT_HEDG_TB 0x178a
#define DET3D_RO_MAT_VEDG_LR 0x178b
#define DET3D_RO_MAT_VEDG_TB 0x178c
#define DET3D_RO_MAT_MOTN_LR 0x178d
#define DET3D_RO_MAT_MOTN_TB 0x178e
#define DET3D_RO_FRM_MOTN 0x178f
#define DET3D_RAMRD_ADDR_PORT 0x179a
#define DET3D_RAMRD_DATA_PORT 0x179b
#define NR2_CFR_PARA_CFG0 0x179c
#define NR2_CFR_PARA_CFG1 0x179d
#define DI_NR_1_CTRL0 0x1794
#define DI_NR_1_CTRL1 0x1795
#define DI_NR_1_CTRL2 0x1796
#define DI_NR_1_CTRL3 0x1797
#define DI_CONTWR_X 0x17a0
#define DI_CONTWR_Y 0x17a1
#define DI_CONTWR_CTRL 0x17a2
#define DI_CONTPRD_X 0x17a3
#define DI_CONTPRD_Y 0x17a4
#define DI_CONTP2RD_X 0x17a5
#define DI_CONTP2RD_Y 0x17a6
#define DI_CONTRD_CTRL 0x17a7
#define DI_NRWR_X 0x17c0
#define DI_NRWR_Y 0x17c1
#define DI_NRWR_CTRL 0x17c2
#define DI_MTNWR_X 0x17c3
#define DI_MTNWR_Y 0x17c4
#define DI_MTNWR_CTRL 0x17c5
#define DI_DIWR_X 0x17c6
#define DI_DIWR_Y 0x17c7
#define DI_DIWR_CTRL 0x17c8
#define DI_MTNCRD_X 0x17c9
#define DI_MTNCRD_Y 0x17ca
#define DI_MTNPRD_X 0x17cb
#define DI_MTNPRD_Y 0x17cc
#define DI_MTNRD_CTRL 0x17cd
#define DI_INP_GEN_REG 0x17ce
#define DI_INP_CANVAS0 0x17cf
#define DI_INP_LUMA_X0 0x17d0
#define DI_INP_LUMA_Y0 0x17d1
#define DI_INP_CHROMA_X0 0x17d2
#define DI_INP_CHROMA_Y0 0x17d3
#define DI_INP_RPT_LOOP 0x17d4
#define DI_INP_LUMA0_RPT_PAT 0x17d5
#define DI_INP_CHROMA0_RPT_PAT 0x17d6
#define DI_INP_DUMMY_PIXEL 0x17d7
#define DI_INP_LUMA_FIFO_SIZE 0x17d8
#define DI_INP_RANGE_MAP_Y 0x17ba
#define DI_INP_RANGE_MAP_CB 0x17bb
#define DI_INP_RANGE_MAP_CR 0x17bc
#define DI_INP_GEN_REG2 0x1791
#define DI_INP_FMT_CTRL 0x17d9
#define DI_INP_FMT_W 0x17da
#define DI_MEM_GEN_REG 0x17db
#define DI_MEM_CANVAS0 0x17dc
#define DI_MEM_LUMA_X0 0x17dd
#define DI_MEM_LUMA_Y0 0x17de
#define DI_MEM_CHROMA_X0 0x17df
#define DI_MEM_CHROMA_Y0 0x17e0
#define DI_MEM_RPT_LOOP 0x17e1
#define DI_MEM_LUMA0_RPT_PAT 0x17e2
#define DI_MEM_CHROMA0_RPT_PAT 0x17e3
#define DI_MEM_DUMMY_PIXEL 0x17e4
#define DI_MEM_LUMA_FIFO_SIZE 0x17e5
#define DI_MEM_RANGE_MAP_Y 0x17bd
#define DI_MEM_RANGE_MAP_CB 0x17be
#define DI_MEM_RANGE_MAP_CR 0x17bf
#define DI_MEM_GEN_REG2 0x1792
#define DI_MEM_FMT_CTRL 0x17e6
#define DI_MEM_FMT_W 0x17e7
#define DI_IF1_GEN_REG 0x17e8
#define DI_IF1_CANVAS0 0x17e9
#define DI_IF1_LUMA_X0 0x17ea
#define DI_IF1_LUMA_Y0 0x17eb
#define DI_IF1_CHROMA_X0 0x17ec
#define DI_IF1_CHROMA_Y0 0x17ed
#define DI_IF1_RPT_LOOP 0x17ee
#define DI_IF1_LUMA0_RPT_PAT 0x17ef
#define DI_IF1_CHROMA0_RPT_PAT 0x17f0
#define DI_IF1_DUMMY_PIXEL 0x17f1
#define DI_IF1_LUMA_FIFO_SIZE 0x17f2
#define DI_IF1_RANGE_MAP_Y 0x17fc
#define DI_IF1_RANGE_MAP_CB 0x17fd
#define DI_IF1_RANGE_MAP_CR 0x17fe
#define DI_IF1_GEN_REG2 0x1790
#define DI_IF1_FMT_CTRL 0x17f3
#define DI_IF1_FMT_W 0x17f4
#define DI_CHAN2_GEN_REG 0x17f5
#define DI_CHAN2_CANVAS0 0x17f6
#define DI_CHAN2_LUMA_X0 0x17f7
#define DI_CHAN2_LUMA_Y0 0x17f8
#define DI_CHAN2_CHROMA_X0 0x17f9
#define DI_CHAN2_CHROMA_Y0 0x17fa
#define DI_CHAN2_RPT_LOOP 0x17fb
#define DI_CHAN2_LUMA0_RPT_PAT 0x17b0
#define DI_CHAN2_CHROMA0_RPT_PAT 0x17b1
#define DI_CHAN2_DUMMY_PIXEL 0x17b2
#define DI_CHAN2_LUMA_FIFO_SIZE 0x17b3
#define DI_CHAN2_RANGE_MAP_Y 0x17b4
#define DI_CHAN2_RANGE_MAP_CB 0x17b5
#define DI_CHAN2_RANGE_MAP_CR 0x17b6
#define DI_CHAN2_GEN_REG2 0x17b7
#define DI_CHAN2_FMT_CTRL 0x17b8
#define DI_CHAN2_FMT_W 0x17b9
#define VIU2_ADDR_START 0x1e00
#define VIU2_ADDR_END 0x1eff
#define VIU2_SW_RESET 0x1e01
#define VIU2_OSD1_CTRL_STAT 0x1e10
#define VIU2_OSD1_CTRL_STAT2 0x1e2d
#define VIU2_OSD1_COLOR_ADDR 0x1e11
#define VIU2_OSD1_COLOR 0x1e12
#define VIU2_OSD1_TCOLOR_AG0 0x1e17
#define VIU2_OSD1_TCOLOR_AG1 0x1e18
#define VIU2_OSD1_TCOLOR_AG2 0x1e19
#define VIU2_OSD1_TCOLOR_AG3 0x1e1a
#define VIU2_OSD1_BLK0_CFG_W0 0x1e1b
#define VIU2_OSD1_BLK1_CFG_W0 0x1e1f
#define VIU2_OSD1_BLK2_CFG_W0 0x1e23
#define VIU2_OSD1_BLK3_CFG_W0 0x1e27
#define VIU2_OSD1_BLK0_CFG_W1 0x1e1c
#define VIU2_OSD1_BLK1_CFG_W1 0x1e20
#define VIU2_OSD1_BLK2_CFG_W1 0x1e24
#define VIU2_OSD1_BLK3_CFG_W1 0x1e28
#define VIU2_OSD1_BLK0_CFG_W2 0x1e1d
#define VIU2_OSD1_BLK1_CFG_W2 0x1e21
#define VIU2_OSD1_BLK2_CFG_W2 0x1e25
#define VIU2_OSD1_BLK3_CFG_W2 0x1e29
#define VIU2_OSD1_BLK0_CFG_W3 0x1e1e
#define VIU2_OSD1_BLK1_CFG_W3 0x1e22
#define VIU2_OSD1_BLK2_CFG_W3 0x1e26
#define VIU2_OSD1_BLK3_CFG_W3 0x1e2a
#define VIU2_OSD1_BLK0_CFG_W4 0x1e13
#define VIU2_OSD1_BLK1_CFG_W4 0x1e14
#define VIU2_OSD1_BLK2_CFG_W4 0x1e15
#define VIU2_OSD1_BLK3_CFG_W4 0x1e16
#define VIU2_OSD1_FIFO_CTRL_STAT 0x1e2b
#define VIU2_OSD1_TEST_RDDATA 0x1e2c
#define VIU2_OSD1_PROT_CTRL 0x1e2e
#define VIU2_OSD2_CTRL_STAT 0x1e30
#define VIU2_OSD2_CTRL_STAT2 0x1e4d
#define VIU2_OSD2_COLOR_ADDR 0x1e31
#define VIU2_OSD2_COLOR 0x1e32
#define VIU2_OSD2_HL1_H_START_END 0x1e33
#define VIU2_OSD2_HL1_V_START_END 0x1e34
#define VIU2_OSD2_HL2_H_START_END 0x1e35
#define VIU2_OSD2_HL2_V_START_END 0x1e36
#define VIU2_OSD2_TCOLOR_AG0 0x1e37
#define VIU2_OSD2_TCOLOR_AG1 0x1e38
#define VIU2_OSD2_TCOLOR_AG2 0x1e39
#define VIU2_OSD2_TCOLOR_AG3 0x1e3a
#define VIU2_OSD2_BLK0_CFG_W0 0x1e3b
#define VIU2_OSD2_BLK1_CFG_W0 0x1e3f
#define VIU2_OSD2_BLK2_CFG_W0 0x1e43
#define VIU2_OSD2_BLK3_CFG_W0 0x1e47
#define VIU2_OSD2_BLK0_CFG_W1 0x1e3c
#define VIU2_OSD2_BLK1_CFG_W1 0x1e40
#define VIU2_OSD2_BLK2_CFG_W1 0x1e44
#define VIU2_OSD2_BLK3_CFG_W1 0x1e48
#define VIU2_OSD2_BLK0_CFG_W2 0x1e3d
#define VIU2_OSD2_BLK1_CFG_W2 0x1e41
#define VIU2_OSD2_BLK2_CFG_W2 0x1e45
#define VIU2_OSD2_BLK3_CFG_W2 0x1e49
#define VIU2_OSD2_BLK0_CFG_W3 0x1e3e
#define VIU2_OSD2_BLK1_CFG_W3 0x1e42
#define VIU2_OSD2_BLK2_CFG_W3 0x1e46
#define VIU2_OSD2_BLK3_CFG_W3 0x1e4a
#define VIU2_OSD2_BLK0_CFG_W4 0x1e64
#define VIU2_OSD2_BLK1_CFG_W4 0x1e65
#define VIU2_OSD2_BLK2_CFG_W4 0x1e66
#define VIU2_OSD2_BLK3_CFG_W4 0x1e67
#define VIU2_OSD2_FIFO_CTRL_STAT 0x1e4b
#define VIU2_OSD2_TEST_RDDATA 0x1e4c
#define VIU2_OSD2_PROT_CTRL 0x1e4e
#define VIU2_VD1_IF0_GEN_REG 0x1e50
#define VIU2_VD1_IF0_CANVAS0 0x1e51
#define VIU2_VD1_IF0_CANVAS1 0x1e52
#define VIU2_VD1_IF0_LUMA_X0 0x1e53
#define VIU2_VD1_IF0_LUMA_Y0 0x1e54
#define VIU2_VD1_IF0_CHROMA_X0 0x1e55
#define VIU2_VD1_IF0_CHROMA_Y0 0x1e56
#define VIU2_VD1_IF0_LUMA_X1 0x1e57
#define VIU2_VD1_IF0_LUMA_Y1 0x1e58
#define VIU2_VD1_IF0_CHROMA_X1 0x1e59
#define VIU2_VD1_IF0_CHROMA_Y1 0x1e5a
#define VIU2_VD1_IF0_RPT_LOOP 0x1e5b
#define VIU2_VD1_IF0_LUMA0_RPT_PAT 0x1e5c
#define VIU2_VD1_IF0_CHROMA0_RPT_PAT 0x1e5d
#define VIU2_VD1_IF0_LUMA1_RPT_PAT 0x1e5e
#define VIU2_VD1_IF0_CHROMA1_RPT_PAT 0x1e5f
#define VIU2_VD1_IF0_LUMA_PSEL 0x1e60
#define VIU2_VD1_IF0_CHROMA_PSEL 0x1e61
#define VIU2_VD1_IF0_DUMMY_PIXEL 0x1e62
#define VIU2_VD1_IF0_LUMA_FIFO_SIZE 0x1e63
#define VIU2_VD1_IF0_RANGE_MAP_Y 0x1e6a
#define VIU2_VD1_IF0_RANGE_MAP_CB 0x1e6b
#define VIU2_VD1_IF0_RANGE_MAP_CR 0x1e6c
#define VIU2_VD1_IF0_GEN_REG2 0x1e6d
#define VIU2_VD1_IF0_PROT_CNTL 0x1e6e
#define VIU2_VD1_FMT_CTRL 0x1e68
#define VIU2_VD1_FMT_W 0x1e69
#define ENCP_VFIFO2VD_CTL 0x1b58
#define ENCP_VFIFO2VD_PIXEL_START 0x1b59
#define ENCP_VFIFO2VD_PIXEL_END 0x1b5a
#define ENCP_VFIFO2VD_LINE_TOP_START 0x1b5b
#define ENCP_VFIFO2VD_LINE_TOP_END 0x1b5c
#define ENCP_VFIFO2VD_LINE_BOT_START 0x1b5d
#define ENCP_VFIFO2VD_LINE_BOT_END 0x1b5e
#define VENC_SYNC_ROUTE 0x1b60
#define VENC_VIDEO_EXSRC 0x1b61
#define VENC_DVI_SETTING 0x1b62
#define VENC_C656_CTRL 0x1b63
#define VENC_UPSAMPLE_CTRL0 0x1b64
#define VENC_UPSAMPLE_CTRL1 0x1b65
#define VENC_UPSAMPLE_CTRL2 0x1b66
#define TCON_INVERT_CTL 0x1b67
#define VENC_VIDEO_PROG_MODE 0x1b68
#define VENC_ENCI_LINE 0x1b69
#define VENC_ENCI_PIXEL 0x1b6a
#define VENC_ENCP_LINE 0x1b6b
#define VENC_ENCP_PIXEL 0x1b6c
#define VENC_STATA 0x1b6d
#define VENC_INTCTRL 0x1b6e
#define VENC_INTFLAG 0x1b6f
#define VENC_VIDEO_TST_EN 0x1b70
#define VENC_VIDEO_TST_MDSEL 0x1b71
#define VENC_VIDEO_TST_Y 0x1b72
#define VENC_VIDEO_TST_CB 0x1b73
#define VENC_VIDEO_TST_CR 0x1b74
#define VENC_VIDEO_TST_CLRBAR_STRT 0x1b75
#define VENC_VIDEO_TST_CLRBAR_WIDTH 0x1b76
#define VENC_VIDEO_TST_VDCNT_STSET 0x1b77
#define VENC_VDAC_DACSEL0 0x1b78
#define VENC_VDAC_DACSEL1 0x1b79
#define VENC_VDAC_DACSEL2 0x1b7a
#define VENC_VDAC_DACSEL3 0x1b7b
#define VENC_VDAC_DACSEL4 0x1b7c
#define VENC_VDAC_DACSEL5 0x1b7d
#define VENC_VDAC_SETTING 0x1b7e
#define VENC_VDAC_TST_VAL 0x1b7f
#define VENC_VDAC_DAC0_GAINCTRL 0x1bf0
#define VENC_VDAC_DAC0_OFFSET 0x1bf1
#define VENC_VDAC_DAC1_GAINCTRL 0x1bf2
#define VENC_VDAC_DAC1_OFFSET 0x1bf3
#define VENC_VDAC_DAC2_GAINCTRL 0x1bf4
#define VENC_VDAC_DAC2_OFFSET 0x1bf5
#define VENC_VDAC_DAC3_GAINCTRL 0x1bf6
#define VENC_VDAC_DAC3_OFFSET 0x1bf7
#define VENC_VDAC_DAC4_GAINCTRL 0x1bf8
#define VENC_VDAC_DAC4_OFFSET 0x1bf9
#define VENC_VDAC_DAC5_GAINCTRL 0x1bfa
#define VENC_VDAC_DAC5_OFFSET 0x1bfb
#define VENC_VDAC_FIFO_CTRL 0x1bfc
#define ENCL_TCON_INVERT_CTL 0x1bfd
#define ENCP_VIDEO_EN 0x1b80
#define ENCP_VIDEO_SYNC_MODE 0x1b81
#define ENCP_MACV_EN 0x1b82
#define ENCP_VIDEO_Y_SCL 0x1b83
#define ENCP_VIDEO_PB_SCL 0x1b84
#define ENCP_VIDEO_PR_SCL 0x1b85
#define ENCP_VIDEO_SYNC_SCL 0x1b86
#define ENCP_VIDEO_MACV_SCL 0x1b87
#define ENCP_VIDEO_Y_OFFST 0x1b88
#define ENCP_VIDEO_PB_OFFST 0x1b89
#define ENCP_VIDEO_PR_OFFST 0x1b8a
#define ENCP_VIDEO_SYNC_OFFST 0x1b8b
#define ENCP_VIDEO_MACV_OFFST 0x1b8c
#define ENCP_VIDEO_MODE 0x1b8d
#define ENCP_VIDEO_MODE_ADV 0x1b8e
#define ENCP_DBG_PX_RST 0x1b90
#define ENCP_DBG_LN_RST 0x1b91
#define ENCP_DBG_PX_INT 0x1b92
#define ENCP_DBG_LN_INT 0x1b93
#define ENCP_VIDEO_YFP1_HTIME 0x1b94
#define ENCP_VIDEO_YFP2_HTIME 0x1b95
#define ENCP_VIDEO_YC_DLY 0x1b96
#define ENCP_VIDEO_MAX_PXCNT 0x1b97
#define ENCP_VIDEO_HSPULS_BEGIN 0x1b98
#define ENCP_VIDEO_HSPULS_END 0x1b99
#define ENCP_VIDEO_HSPULS_SWITCH 0x1b9a
#define ENCP_VIDEO_VSPULS_BEGIN 0x1b9b
#define ENCP_VIDEO_VSPULS_END 0x1b9c
#define ENCP_VIDEO_VSPULS_BLINE 0x1b9d
#define ENCP_VIDEO_VSPULS_ELINE 0x1b9e
#define ENCP_VIDEO_EQPULS_BEGIN 0x1b9f
#define ENCP_VIDEO_EQPULS_END 0x1ba0
#define ENCP_VIDEO_EQPULS_BLINE 0x1ba1
#define ENCP_VIDEO_EQPULS_ELINE 0x1ba2
#define ENCP_VIDEO_HAVON_END 0x1ba3
#define ENCP_VIDEO_HAVON_BEGIN 0x1ba4
#define ENCP_VIDEO_VAVON_ELINE 0x1baf
#define ENCP_VIDEO_VAVON_BLINE 0x1ba6
#define ENCP_VIDEO_HSO_BEGIN 0x1ba7
#define ENCP_VIDEO_HSO_END 0x1ba8
#define ENCP_VIDEO_VSO_BEGIN 0x1ba9
#define ENCP_VIDEO_VSO_END 0x1baa
#define ENCP_VIDEO_VSO_BLINE 0x1bab
#define ENCP_VIDEO_VSO_ELINE 0x1bac
#define ENCP_VIDEO_SYNC_WAVE_CURVE 0x1bad
#define ENCP_VIDEO_MAX_LNCNT 0x1bae
#define ENCP_VIDEO_SY_VAL 0x1bb0
#define ENCP_VIDEO_SY2_VAL 0x1bb1
#define ENCP_VIDEO_BLANKY_VAL 0x1bb2
#define ENCP_VIDEO_BLANKPB_VAL 0x1bb3
#define ENCP_VIDEO_BLANKPR_VAL 0x1bb4
#define ENCP_VIDEO_HOFFST 0x1bb5
#define ENCP_VIDEO_VOFFST 0x1bb6
#define ENCP_VIDEO_RGB_CTRL 0x1bb7
#define ENCP_VIDEO_FILT_CTRL 0x1bb8
#define ENCP_VIDEO_OFLD_VPEQ_OFST 0x1bb9
#define ENCP_VIDEO_OFLD_VOAV_OFST 0x1bba
#define ENCP_VIDEO_MATRIX_CB 0x1bbb
#define ENCP_VIDEO_MATRIX_CR 0x1bbc
#define ENCP_VIDEO_RGBIN_CTRL 0x1bbd
#define ENCP_MACV_BLANKY_VAL 0x1bc0
#define ENCP_MACV_MAXY_VAL 0x1bc1
#define ENCP_MACV_1ST_PSSYNC_STRT 0x1bc2
#define ENCP_MACV_PSSYNC_STRT 0x1bc3
#define ENCP_MACV_AGC_STRT 0x1bc4
#define ENCP_MACV_AGC_END 0x1bc5
#define ENCP_MACV_WAVE_END 0x1bc6
#define ENCP_MACV_STRTLINE 0x1bc7
#define ENCP_MACV_ENDLINE 0x1bc8
#define ENCP_MACV_TS_CNT_MAX_L 0x1bc9
#define ENCP_MACV_TS_CNT_MAX_H 0x1bca
#define ENCP_MACV_TIME_DOWN 0x1bcb
#define ENCP_MACV_TIME_LO 0x1bcc
#define ENCP_MACV_TIME_UP 0x1bcd
#define ENCP_MACV_TIME_RST 0x1bce
#define ENCP_VBI_CTRL 0x1bd0
#define ENCP_VBI_SETTING 0x1bd1
#define ENCP_VBI_BEGIN 0x1bd2
#define ENCP_VBI_WIDTH 0x1bd3
#define ENCP_VBI_HVAL 0x1bd4
#define ENCP_VBI_DATA0 0x1bd5
#define ENCP_VBI_DATA1 0x1bd6
#define C656_HS_ST 0x1be0
#define C656_HS_ED 0x1be1
#define C656_VS_LNST_E 0x1be2
#define C656_VS_LNST_O 0x1be3
#define C656_VS_LNED_E 0x1be4
#define C656_VS_LNED_O 0x1be5
#define C656_FS_LNST 0x1be6
#define C656_FS_LNED 0x1be7
#define ENCI_VIDEO_MODE 0x1b00
#define ENCI_VIDEO_MODE_ADV 0x1b01
#define ENCI_VIDEO_FSC_ADJ 0x1b02
#define ENCI_VIDEO_BRIGHT 0x1b03
#define ENCI_VIDEO_CONT 0x1b04
#define ENCI_VIDEO_SAT 0x1b05
#define ENCI_VIDEO_HUE 0x1b06
#define ENCI_VIDEO_SCH 0x1b07
#define ENCI_SYNC_MODE 0x1b08
#define ENCI_SYNC_CTRL 0x1b09
#define ENCI_SYNC_HSO_BEGIN 0x1b0a
#define ENCI_SYNC_HSO_END 0x1b0b
#define ENCI_SYNC_VSO_EVN 0x1b0c
#define ENCI_SYNC_VSO_ODD 0x1b0d
#define ENCI_SYNC_VSO_EVNLN 0x1b0e
#define ENCI_SYNC_VSO_ODDLN 0x1b0f
#define ENCI_SYNC_HOFFST 0x1b10
#define ENCI_SYNC_VOFFST 0x1b11
#define ENCI_SYNC_ADJ 0x1b12
#define ENCI_RGB_SETTING 0x1b13
#define ENCI_DE_H_BEGIN 0x1b16
#define ENCI_DE_H_END 0x1b17
#define ENCI_DE_V_BEGIN_EVEN 0x1b18
#define ENCI_DE_V_END_EVEN 0x1b19
#define ENCI_DE_V_BEGIN_ODD 0x1b1a
#define ENCI_DE_V_END_ODD 0x1b1b
#define ENCI_VBI_SETTING 0x1b20
#define ENCI_VBI_CCDT_EVN 0x1b21
#define ENCI_VBI_CCDT_ODD 0x1b22
#define ENCI_VBI_CC525_LN 0x1b23
#define ENCI_VBI_CC625_LN 0x1b24
#define ENCI_VBI_WSSDT 0x1b25
#define ENCI_VBI_WSS_LN 0x1b26
#define ENCI_VBI_CGMSDT_L 0x1b27
#define ENCI_VBI_CGMSDT_H 0x1b28
#define ENCI_VBI_CGMS_LN 0x1b29
#define ENCI_VBI_TTX_HTIME 0x1b2a
#define ENCI_VBI_TTX_LN 0x1b2b
#define ENCI_VBI_TTXDT0 0x1b2c
#define ENCI_VBI_TTXDT1 0x1b2d
#define ENCI_VBI_TTXDT2 0x1b2e
#define ENCI_VBI_TTXDT3 0x1b2f
#define ENCI_MACV_N0 0x1b30
#define ENCI_MACV_N1 0x1b31
#define ENCI_MACV_N2 0x1b32
#define ENCI_MACV_N3 0x1b33
#define ENCI_MACV_N4 0x1b34
#define ENCI_MACV_N5 0x1b35
#define ENCI_MACV_N6 0x1b36
#define ENCI_MACV_N7 0x1b37
#define ENCI_MACV_N8 0x1b38
#define ENCI_MACV_N9 0x1b39
#define ENCI_MACV_N10 0x1b3a
#define ENCI_MACV_N11 0x1b3b
#define ENCI_MACV_N12 0x1b3c
#define ENCI_MACV_N13 0x1b3d
#define ENCI_MACV_N14 0x1b3e
#define ENCI_MACV_N15 0x1b3f
#define ENCI_MACV_N16 0x1b40
#define ENCI_MACV_N17 0x1b41
#define ENCI_MACV_N18 0x1b42
#define ENCI_MACV_N19 0x1b43
#define ENCI_MACV_N20 0x1b44
#define ENCI_MACV_N21 0x1b45
#define ENCI_MACV_N22 0x1b46
#define ENCI_DBG_PX_RST 0x1b48
#define ENCI_DBG_FLDLN_RST 0x1b49
#define ENCI_DBG_PX_INT 0x1b4a
#define ENCI_DBG_FLDLN_INT 0x1b4b
#define ENCI_DBG_MAXPX 0x1b4c
#define ENCI_DBG_MAXLN 0x1b4d
#define ENCI_MACV_MAX_AMP 0x1b50
#define ENCI_MACV_PULSE_LO 0x1b51
#define ENCI_MACV_PULSE_HI 0x1b52
#define ENCI_MACV_BKP_MAX 0x1b53
#define ENCI_CFILT_CTRL 0x1b54
#define ENCI_CFILT7 0x1b55
#define ENCI_YC_DELAY 0x1b56
#define ENCI_VIDEO_EN 0x1b57
#define ENCI_DVI_HSO_BEGIN 0x1c00
#define ENCI_DVI_HSO_END 0x1c01
#define ENCI_DVI_VSO_BLINE_EVN 0x1c02
#define ENCI_DVI_VSO_BLINE_ODD 0x1c03
#define ENCI_DVI_VSO_ELINE_EVN 0x1c04
#define ENCI_DVI_VSO_ELINE_ODD 0x1c05
#define ENCI_DVI_VSO_BEGIN_EVN 0x1c06
#define ENCI_DVI_VSO_BEGIN_ODD 0x1c07
#define ENCI_DVI_VSO_END_EVN 0x1c08
#define ENCI_DVI_VSO_END_ODD 0x1c09
#define ENCI_CFILT_CTRL2 0x1c0a
#define ENCI_DACSEL_0 0x1c0b
#define ENCI_DACSEL_1 0x1c0c
#define ENCP_DACSEL_0 0x1c0d
#define ENCP_DACSEL_1 0x1c0e
#define ENCP_MAX_LINE_SWITCH_POINT 0x1c0f
#define ENCI_TST_EN 0x1c10
#define ENCI_TST_MDSEL 0x1c11
#define ENCI_TST_Y 0x1c12
#define ENCI_TST_CB 0x1c13
#define ENCI_TST_CR 0x1c14
#define ENCI_TST_CLRBAR_STRT 0x1c15
#define ENCI_TST_CLRBAR_WIDTH 0x1c16
#define ENCI_TST_VDCNT_STSET 0x1c17
#define ENCI_VFIFO2VD_CTL 0x1c18
#define ENCI_VFIFO2VD_PIXEL_START 0x1c19
#define ENCI_VFIFO2VD_PIXEL_END 0x1c1a
#define ENCI_VFIFO2VD_LINE_TOP_START 0x1c1b
#define ENCI_VFIFO2VD_LINE_TOP_END 0x1c1c
#define ENCI_VFIFO2VD_LINE_BOT_START 0x1c1d
#define ENCI_VFIFO2VD_LINE_BOT_END 0x1c1e
#define ENCI_VFIFO2VD_CTL2 0x1c1f
#define ENCT_VFIFO2VD_CTL 0x1c20
#define ENCT_VFIFO2VD_PIXEL_START 0x1c21
#define ENCT_VFIFO2VD_PIXEL_END 0x1c22
#define ENCT_VFIFO2VD_LINE_TOP_START 0x1c23
#define ENCT_VFIFO2VD_LINE_TOP_END 0x1c24
#define ENCT_VFIFO2VD_LINE_BOT_START 0x1c25
#define ENCT_VFIFO2VD_LINE_BOT_END 0x1c26
#define ENCT_VFIFO2VD_CTL2 0x1c27
#define ENCT_TST_EN 0x1c28
#define ENCT_TST_MDSEL 0x1c29
#define ENCT_TST_Y 0x1c2a
#define ENCT_TST_CB 0x1c2b
#define ENCT_TST_CR 0x1c2c
#define ENCT_TST_CLRBAR_STRT 0x1c2d
#define ENCT_TST_CLRBAR_WIDTH 0x1c2e
#define ENCT_TST_VDCNT_STSET 0x1c2f
#define ENCP_DVI_HSO_BEGIN 0x1c30
#define ENCP_DVI_HSO_END 0x1c31
#define ENCP_DVI_VSO_BLINE_EVN 0x1c32
#define ENCP_DVI_VSO_BLINE_ODD 0x1c33
#define ENCP_DVI_VSO_ELINE_EVN 0x1c34
#define ENCP_DVI_VSO_ELINE_ODD 0x1c35
#define ENCP_DVI_VSO_BEGIN_EVN 0x1c36
#define ENCP_DVI_VSO_BEGIN_ODD 0x1c37
#define ENCP_DVI_VSO_END_EVN 0x1c38
#define ENCP_DVI_VSO_END_ODD 0x1c39
#define ENCP_DE_H_BEGIN 0x1c3a
#define ENCP_DE_H_END 0x1c3b
#define ENCP_DE_V_BEGIN_EVEN 0x1c3c
#define ENCP_DE_V_END_EVEN 0x1c3d
#define ENCP_DE_V_BEGIN_ODD 0x1c3e
#define ENCP_DE_V_END_ODD 0x1c3f
#define ENCI_SYNC_LINE_LENGTH 0x1c40
#define ENCI_SYNC_PIXEL_EN 0x1c41
#define ENCI_SYNC_TO_LINE_EN 0x1c42
#define ENCI_SYNC_TO_PIXEL 0x1c43
#define ENCP_SYNC_LINE_LENGTH 0x1c44
#define ENCP_SYNC_PIXEL_EN 0x1c45
#define ENCP_SYNC_TO_LINE_EN 0x1c46
#define ENCP_SYNC_TO_PIXEL 0x1c47
#define ENCT_SYNC_LINE_LENGTH 0x1c48
#define ENCT_SYNC_PIXEL_EN 0x1c49
#define ENCT_SYNC_TO_LINE_EN 0x1c4a
#define ENCT_SYNC_TO_PIXEL 0x1c4b
#define ENCL_SYNC_LINE_LENGTH 0x1c4c
#define ENCL_SYNC_PIXEL_EN 0x1c4d
#define ENCL_SYNC_TO_LINE_EN 0x1c4e
#define ENCL_SYNC_TO_PIXEL 0x1c4f
#define ENCP_VFIFO2VD_CTL2 0x1c50
#define VENC_DVI_SETTING_MORE 0x1c51
#define VENC_VDAC_DAC4_FILT_CTRL0 0x1c54
#define VENC_VDAC_DAC4_FILT_CTRL1 0x1c55
#define VENC_VDAC_DAC5_FILT_CTRL0 0x1c56
#define VENC_VDAC_DAC5_FILT_CTRL1 0x1c57
#define VENC_VDAC_DAC0_FILT_CTRL0 0x1c58
#define VENC_VDAC_DAC0_FILT_CTRL1 0x1c59
#define VENC_VDAC_DAC1_FILT_CTRL0 0x1c5a
#define VENC_VDAC_DAC1_FILT_CTRL1 0x1c5b
#define VENC_VDAC_DAC2_FILT_CTRL0 0x1c5c
#define VENC_VDAC_DAC2_FILT_CTRL1 0x1c5d
#define VENC_VDAC_DAC3_FILT_CTRL0 0x1c5e
#define VENC_VDAC_DAC3_FILT_CTRL1 0x1c5f
#define ENCT_VIDEO_EN 0x1c60
#define ENCT_VIDEO_Y_SCL 0x1c61
#define ENCT_VIDEO_PB_SCL 0x1c62
#define ENCT_VIDEO_PR_SCL 0x1c63
#define ENCT_VIDEO_Y_OFFST 0x1c64
#define ENCT_VIDEO_PB_OFFST 0x1c65
#define ENCT_VIDEO_PR_OFFST 0x1c66
#define ENCT_VIDEO_MODE 0x1c67
#define ENCT_VIDEO_MODE_ADV 0x1c68
#define ENCT_DBG_PX_RST 0x1c69
#define ENCT_DBG_LN_RST 0x1c6a
#define ENCT_DBG_PX_INT 0x1c6b
#define ENCT_DBG_LN_INT 0x1c6c
#define ENCT_VIDEO_YFP1_HTIME 0x1c6d
#define ENCT_VIDEO_YFP2_HTIME 0x1c6e
#define ENCT_VIDEO_YC_DLY 0x1c6f
#define ENCT_VIDEO_MAX_PXCNT 0x1c70
#define ENCT_VIDEO_HAVON_END 0x1c71
#define ENCT_VIDEO_HAVON_BEGIN 0x1c72
#define ENCT_VIDEO_VAVON_ELINE 0x1c73
#define ENCT_VIDEO_VAVON_BLINE 0x1c74
#define ENCT_VIDEO_HSO_BEGIN 0x1c75
#define ENCT_VIDEO_HSO_END 0x1c76
#define ENCT_VIDEO_VSO_BEGIN 0x1c77
#define ENCT_VIDEO_VSO_END 0x1c78
#define ENCT_VIDEO_VSO_BLINE 0x1c79
#define ENCT_VIDEO_VSO_ELINE 0x1c7a
#define ENCT_VIDEO_MAX_LNCNT 0x1c7b
#define ENCT_VIDEO_BLANKY_VAL 0x1c7c
#define ENCT_VIDEO_BLANKPB_VAL 0x1c7d
#define ENCT_VIDEO_BLANKPR_VAL 0x1c7e
#define ENCT_VIDEO_HOFFST 0x1c7f
#define ENCT_VIDEO_VOFFST 0x1c80
#define ENCT_VIDEO_RGB_CTRL 0x1c81
#define ENCT_VIDEO_FILT_CTRL 0x1c82
#define ENCT_VIDEO_OFLD_VPEQ_OFST 0x1c83
#define ENCT_VIDEO_OFLD_VOAV_OFST 0x1c84
#define ENCT_VIDEO_MATRIX_CB 0x1c85
#define ENCT_VIDEO_MATRIX_CR 0x1c86
#define ENCT_VIDEO_RGBIN_CTRL 0x1c87
#define ENCT_MAX_LINE_SWITCH_POINT 0x1c88
#define ENCT_DACSEL_0 0x1c89
#define ENCT_DACSEL_1 0x1c8a
#define ENCL_VFIFO2VD_CTL 0x1c90
#define ENCL_VFIFO2VD_PIXEL_START 0x1c91
#define ENCL_VFIFO2VD_PIXEL_END 0x1c92
#define ENCL_VFIFO2VD_LINE_TOP_START 0x1c93
#define ENCL_VFIFO2VD_LINE_TOP_END 0x1c94
#define ENCL_VFIFO2VD_LINE_BOT_START 0x1c95
#define ENCL_VFIFO2VD_LINE_BOT_END 0x1c96
#define ENCL_VFIFO2VD_CTL2 0x1c97
#define ENCL_TST_EN 0x1c98
#define ENCL_TST_MDSEL 0x1c99
#define ENCL_TST_Y 0x1c9a
#define ENCL_TST_CB 0x1c9b
#define ENCL_TST_CR 0x1c9c
#define ENCL_TST_CLRBAR_STRT 0x1c9d
#define ENCL_TST_CLRBAR_WIDTH 0x1c9e
#define ENCL_TST_VDCNT_STSET 0x1c9f
#define ENCL_VIDEO_EN 0x1ca0
#define ENCL_VIDEO_Y_SCL 0x1ca1
#define ENCL_VIDEO_PB_SCL 0x1ca2
#define ENCL_VIDEO_PR_SCL 0x1ca3
#define ENCL_VIDEO_Y_OFFST 0x1ca4
#define ENCL_VIDEO_PB_OFFST 0x1ca5
#define ENCL_VIDEO_PR_OFFST 0x1ca6
#define ENCL_VIDEO_MODE 0x1ca7
#define ENCL_VIDEO_MODE_ADV 0x1ca8
#define ENCL_DBG_PX_RST 0x1ca9
#define ENCL_DBG_LN_RST 0x1caa
#define ENCL_DBG_PX_INT 0x1cab
#define ENCL_DBG_LN_INT 0x1cac
#define ENCL_VIDEO_YFP1_HTIME 0x1cad
#define ENCL_VIDEO_YFP2_HTIME 0x1cae
#define ENCL_VIDEO_YC_DLY 0x1caf
#define ENCL_VIDEO_MAX_PXCNT 0x1cb0
#define ENCL_VIDEO_HAVON_END 0x1cb1
#define ENCL_VIDEO_HAVON_BEGIN 0x1cb2
#define ENCL_VIDEO_VAVON_ELINE 0x1cb3
#define ENCL_VIDEO_VAVON_BLINE 0x1cb4
#define ENCL_VIDEO_HSO_BEGIN 0x1cb5
#define ENCL_VIDEO_HSO_END 0x1cb6
#define ENCL_VIDEO_VSO_BEGIN 0x1cb7
#define ENCL_VIDEO_VSO_END 0x1cb8
#define ENCL_VIDEO_VSO_BLINE 0x1cb9
#define ENCL_VIDEO_VSO_ELINE 0x1cba
#define ENCL_VIDEO_MAX_LNCNT 0x1cbb
#define ENCL_VIDEO_BLANKY_VAL 0x1cbc
#define ENCL_VIDEO_BLANKPB_VAL 0x1cbd
#define ENCL_VIDEO_BLANKPR_VAL 0x1cbe
#define ENCL_VIDEO_HOFFST 0x1cbf
#define ENCL_VIDEO_VOFFST 0x1cc0
#define ENCL_VIDEO_RGB_CTRL 0x1cc1
#define ENCL_VIDEO_FILT_CTRL 0x1cc2
#define ENCL_VIDEO_OFLD_VPEQ_OFST 0x1cc3
#define ENCL_VIDEO_OFLD_VOAV_OFST 0x1cc4
#define ENCL_VIDEO_MATRIX_CB 0x1cc5
#define ENCL_VIDEO_MATRIX_CR 0x1cc6
#define ENCL_VIDEO_RGBIN_CTRL 0x1cc7
#define ENCL_MAX_LINE_SWITCH_POINT 0x1cc8
#define ENCL_DACSEL_0 0x1cc9
#define ENCL_DACSEL_1 0x1cca
#define RDMA_AHB_START_ADDR_MAN 0x1cf0
#define RDMA_AHB_END_ADDR_MAN 0x1cf1
#define RDMA_AHB_START_ADDR_1 0x1cf2
#define RDMA_AHB_END_ADDR_1 0x1cf3
#define RDMA_AHB_START_ADDR_2 0x1cf4
#define RDMA_AHB_END_ADDR_2 0x1cf5
#define RDMA_AHB_START_ADDR_3 0x1cf6
#define RDMA_AHB_END_ADDR_3 0x1cf7
#define RDMA_ACCESS_AUTO 0x1cf8
#define RDMA_ACCESS_MAN 0x1cf9
#define RDMA_CTRL 0x1cfa
#define RDMA_STATUS 0x1cfb
#define L_GAMMA_CNTL_PORT 0x1400
#define L_GAMMA_DATA_PORT 0x1401
#define L_GAMMA_ADDR_PORT 0x1402
#define L_GAMMA_VCOM_HSWITCH_ADDR 0x1403
#define L_RGB_BASE_ADDR 0x1405
#define L_RGB_COEFF_ADDR 0x1406
#define L_POL_CNTL_ADDR 0x1407
#define L_DITH_CNTL_ADDR 0x1408
#define L_GAMMA_PROBE_CTRL 0x1409
#define L_GAMMA_PROBE_COLOR_L 0x140a
#define L_GAMMA_PROBE_COLOR_H 0x140b
#define L_GAMMA_PROBE_HL_COLOR 0x140c
#define L_GAMMA_PROBE_POS_X 0x140d
#define L_GAMMA_PROBE_POS_Y 0x140e
#define L_STH1_HS_ADDR 0x1410
#define L_STH1_HE_ADDR 0x1411
#define L_STH1_VS_ADDR 0x1412
#define L_STH1_VE_ADDR 0x1413
#define L_STH2_HS_ADDR 0x1414
#define L_STH2_HE_ADDR 0x1415
#define L_STH2_VS_ADDR 0x1416
#define L_STH2_VE_ADDR 0x1417
#define L_OEH_HS_ADDR 0x1418
#define L_OEH_HE_ADDR 0x1419
#define L_OEH_VS_ADDR 0x141a
#define L_OEH_VE_ADDR 0x141b
#define L_VCOM_HSWITCH_ADDR 0x141c
#define L_VCOM_VS_ADDR 0x141d
#define L_VCOM_VE_ADDR 0x141e
#define L_CPV1_HS_ADDR 0x141f
#define L_CPV1_HE_ADDR 0x1420
#define L_CPV1_VS_ADDR 0x1421
#define L_CPV1_VE_ADDR 0x1422
#define L_CPV2_HS_ADDR 0x1423
#define L_CPV2_HE_ADDR 0x1424
#define L_CPV2_VS_ADDR 0x1425
#define L_CPV2_VE_ADDR 0x1426
#define L_STV1_HS_ADDR 0x1427
#define L_STV1_HE_ADDR 0x1428
#define L_STV1_VS_ADDR 0x1429
#define L_STV1_VE_ADDR 0x142a
#define L_STV2_HS_ADDR 0x142b
#define L_STV2_HE_ADDR 0x142c
#define L_STV2_VS_ADDR 0x142d
#define L_STV2_VE_ADDR 0x142e
#define L_OEV1_HS_ADDR 0x142f
#define L_OEV1_HE_ADDR 0x1430
#define L_OEV1_VS_ADDR 0x1431
#define L_OEV1_VE_ADDR 0x1432
#define L_OEV2_HS_ADDR 0x1433
#define L_OEV2_HE_ADDR 0x1434
#define L_OEV2_VS_ADDR 0x1435
#define L_OEV2_VE_ADDR 0x1436
#define L_OEV3_HS_ADDR 0x1437
#define L_OEV3_HE_ADDR 0x1438
#define L_OEV3_VS_ADDR 0x1439
#define L_OEV3_VE_ADDR 0x143a
#define L_LCD_PWR_ADDR 0x143b
#define L_LCD_PWM0_LO_ADDR 0x143c
#define L_LCD_PWM0_HI_ADDR 0x143d
#define L_LCD_PWM1_LO_ADDR 0x143e
#define L_LCD_PWM1_HI_ADDR 0x143f
#define L_INV_CNT_ADDR 0x1440
#define L_TCON_MISC_SEL_ADDR 0x1441
#define L_DUAL_PORT_CNTL_ADDR 0x1442
#define MLVDS_CLK_CTL1_HI 0x1443
#define MLVDS_CLK_CTL1_LO 0x1444
#define L_TCON_DOUBLE_CTL 0x1449
#define L_TCON_PATTERN_HI 0x144a
#define L_TCON_PATTERN_LO 0x144b
#define LDIM_BL_ADDR_PORT 0x144e
#define LDIM_BL_DATA_PORT 0x144f
#define L_DE_HS_ADDR 0x1451
#define L_DE_HE_ADDR 0x1452
#define L_DE_VS_ADDR 0x1453
#define L_DE_VE_ADDR 0x1454
#define L_HSYNC_HS_ADDR 0x1455
#define L_HSYNC_HE_ADDR 0x1456
#define L_HSYNC_VS_ADDR 0x1457
#define L_HSYNC_VE_ADDR 0x1458
#define L_VSYNC_HS_ADDR 0x1459
#define L_VSYNC_HE_ADDR 0x145a
#define L_VSYNC_VS_ADDR 0x145b
#define L_VSYNC_VE_ADDR 0x145c
#define L_LCD_MCU_CTL 0x145d
#define DUAL_MLVDS_CTL 0x1460
#define DUAL_MLVDS_LINE_START 0x1461
#define DUAL_MLVDS_LINE_END 0x1462
#define DUAL_MLVDS_PIXEL_W_START_L 0x1463
#define DUAL_MLVDS_PIXEL_W_END_L 0x1464
#define DUAL_MLVDS_PIXEL_W_START_R 0x1465
#define DUAL_MLVDS_PIXEL_W_END_R 0x1466
#define DUAL_MLVDS_PIXEL_R_START_L 0x1467
#define DUAL_MLVDS_PIXEL_R_CNT_L 0x1468
#define DUAL_MLVDS_PIXEL_R_START_R 0x1469
#define DUAL_MLVDS_PIXEL_R_CNT_R 0x146a
#define V_INVERSION_PIXEL 0x1470
#define V_INVERSION_LINE 0x1471
#define V_INVERSION_CONTROL 0x1472
#define MLVDS2_CONTROL 0x1474
#define MLVDS2_CONFIG_HI 0x1475
#define MLVDS2_CONFIG_LO 0x1476
#define MLVDS2_DUAL_GATE_WR_START 0x1477
#define MLVDS2_DUAL_GATE_WR_END 0x1478
#define MLVDS2_DUAL_GATE_RD_START 0x1479
#define MLVDS2_DUAL_GATE_RD_END 0x147a
#define MLVDS2_SECOND_RESET_CTL 0x147b
#define MLVDS2_DUAL_GATE_CTL_HI 0x147c
#define MLVDS2_DUAL_GATE_CTL_LO 0x147d
#define MLVDS2_RESET_CONFIG_HI 0x147e
#define MLVDS2_RESET_CONFIG_LO 0x147f
#define GAMMA_CNTL_PORT 0x1480
#define GAMMA_DATA_PORT 0x1481
#define GAMMA_ADDR_PORT 0x1482
#define GAMMA_VCOM_HSWITCH_ADDR 0x1483
#define RGB_BASE_ADDR 0x1485
#define RGB_COEFF_ADDR 0x1486
#define POL_CNTL_ADDR 0x1487
#define DITH_CNTL_ADDR 0x1488
#define GAMMA_PROBE_CTRL 0x1489
#define GAMMA_PROBE_COLOR_L 0x148a
#define GAMMA_PROBE_COLOR_H 0x148b
#define GAMMA_PROBE_HL_COLOR 0x148c
#define GAMMA_PROBE_POS_X 0x148d
#define GAMMA_PROBE_POS_Y 0x148e
#define STH1_HS_ADDR 0x1490
#define STH1_HE_ADDR 0x1491
#define STH1_VS_ADDR 0x1492
#define STH1_VE_ADDR 0x1493
#define STH2_HS_ADDR 0x1494
#define STH2_HE_ADDR 0x1495
#define STH2_VS_ADDR 0x1496
#define STH2_VE_ADDR 0x1497
#define OEH_HS_ADDR 0x1498
#define OEH_HE_ADDR 0x1499
#define OEH_VS_ADDR 0x149a
#define OEH_VE_ADDR 0x149b
#define VCOM_HSWITCH_ADDR 0x149c
#define VCOM_VS_ADDR 0x149d
#define VCOM_VE_ADDR 0x149e
#define CPV1_HS_ADDR 0x149f
#define CPV1_HE_ADDR 0x14a0
#define CPV1_VS_ADDR 0x14a1
#define CPV1_VE_ADDR 0x14a2
#define CPV2_HS_ADDR 0x14a3
#define CPV2_HE_ADDR 0x14a4
#define CPV2_VS_ADDR 0x14a5
#define CPV2_VE_ADDR 0x14a6
#define STV1_HS_ADDR 0x14a7
#define STV1_HE_ADDR 0x14a8
#define STV1_VS_ADDR 0x14a9
#define STV1_VE_ADDR 0x14aa
#define STV2_HS_ADDR 0x14ab
#define STV2_HE_ADDR 0x14ac
#define STV2_VS_ADDR 0x14ad
#define STV2_VE_ADDR 0x14ae
#define OEV1_HS_ADDR 0x14af
#define OEV1_HE_ADDR 0x14b0
#define OEV1_VS_ADDR 0x14b1
#define OEV1_VE_ADDR 0x14b2
#define OEV2_HS_ADDR 0x14b3
#define OEV2_HE_ADDR 0x14b4
#define OEV2_VS_ADDR 0x14b5
#define OEV2_VE_ADDR 0x14b6
#define OEV3_HS_ADDR 0x14b7
#define OEV3_HE_ADDR 0x14b8
#define OEV3_VS_ADDR 0x14b9
#define OEV3_VE_ADDR 0x14ba
#define LCD_PWR_ADDR 0x14bb
#define LCD_PWM0_LO_ADDR 0x14bc
#define LCD_PWM0_HI_ADDR 0x14bd
#define LCD_PWM1_LO_ADDR 0x14be
#define LCD_PWM1_HI_ADDR 0x14bf
#define INV_CNT_ADDR 0x14c0
#define TCON_MISC_SEL_ADDR 0x14c1
#define DUAL_PORT_CNTL_ADDR 0x14c2
#define MLVDS_CONTROL 0x14c3
#define MLVDS_RESET_PATTERN_HI 0x14c4
#define MLVDS_RESET_PATTERN_LO 0x14c5
#define MLVDS_RESET_PATTERN_EXT 0x14c6
#define MLVDS_CONFIG_HI 0x14c7
#define MLVDS_CONFIG_LO 0x14c8
#define TCON_DOUBLE_CTL 0x14c9
#define TCON_PATTERN_HI 0x14ca
#define TCON_PATTERN_LO 0x14cb
#define TCON_CONTROL_HI 0x14cc
#define TCON_CONTROL_LO 0x14cd
#define LVDS_BLANK_DATA_HI 0x14ce
#define LVDS_BLANK_DATA_LO 0x14cf
#define LVDS_PACK_CNTL_ADDR 0x14d0
#define DE_HS_ADDR 0x14d1
#define DE_HE_ADDR 0x14d2
#define DE_VS_ADDR 0x14d3
#define DE_VE_ADDR 0x14d4
#define HSYNC_HS_ADDR 0x14d5
#define HSYNC_HE_ADDR 0x14d6
#define HSYNC_VS_ADDR 0x14d7
#define HSYNC_VE_ADDR 0x14d8
#define VSYNC_HS_ADDR 0x14d9
#define VSYNC_HE_ADDR 0x14da
#define VSYNC_VS_ADDR 0x14db
#define VSYNC_VE_ADDR 0x14dc
#define LCD_MCU_CTL 0x14dd
#define LCD_MCU_DATA_0 0x14de
#define LCD_MCU_DATA_1 0x14df
#define LVDS_GEN_CNTL 0x14e0
#define LVDS_PHY_CNTL0 0x14e1
#define LVDS_PHY_CNTL1 0x14e2
#define LVDS_PHY_CNTL2 0x14e3
#define LVDS_PHY_CNTL3 0x14e4
#define LVDS_PHY_CNTL4 0x14e5
#define LVDS_PHY_CNTL5 0x14e6
#define LVDS_SRG_TEST 0x14e8
#define LVDS_BIST_MUX0 0x14e9
#define LVDS_BIST_MUX1 0x14ea
#define LVDS_BIST_FIXED0 0x14eb
#define LVDS_BIST_FIXED1 0x14ec
#define LVDS_BIST_CNTL0 0x14ed
#define LVDS_CLKB_CLKA 0x14ee
#define LVDS_PHY_CLK_CNTL 0x14ef
#define LVDS_SER_EN 0x14f0
#define LVDS_PHY_CNTL6 0x14f1
#define LVDS_PHY_CNTL7 0x14f2
#define LVDS_PHY_CNTL8 0x14f3
#define MLVDS_CLK_CTL0_HI 0x14f4
#define MLVDS_CLK_CTL0_LO 0x14f5
#define MLVDS_DUAL_GATE_WR_START 0x14f6
#define MLVDS_DUAL_GATE_WR_END 0x14f7
#define MLVDS_DUAL_GATE_RD_START 0x14f8
#define MLVDS_DUAL_GATE_RD_END 0x14f9
#define MLVDS_SECOND_RESET_CTL 0x14fa
#define MLVDS_DUAL_GATE_CTL_HI 0x14fb
#define MLVDS_DUAL_GATE_CTL_LO 0x14fc
#define MLVDS_RESET_CONFIG_HI 0x14fd
#define MLVDS_RESET_CONFIG_LO 0x14fe
#define VPU_OSD1_MMC_CTRL 0x2701
#define VPU_OSD2_MMC_CTRL 0x2702
#define VPU_VD1_MMC_CTRL 0x2703
#define VPU_VD2_MMC_CTRL 0x2704
#define VPU_DI_IF1_MMC_CTRL 0x2705
#define VPU_DI_MEM_MMC_CTRL 0x2706
#define VPU_DI_INP_MMC_CTRL 0x2707
#define VPU_DI_MTNRD_MMC_CTRL 0x2708
#define VPU_DI_CHAN2_MMC_CTRL 0x2709
#define VPU_DI_MTNWR_MMC_CTRL 0x270a
#define VPU_DI_NRWR_MMC_CTRL 0x270b
#define VPU_DI_DIWR_MMC_CTRL 0x270c
#define VPU_VDIN0_MMC_CTRL 0x270d
#define VPU_VDIN1_MMC_CTRL 0x270e
#define VPU_BT656_MMC_CTRL 0x270f
#define VPU_TVD3D_MMC_CTRL 0x2710
#define VPU_TVDVBI_MMC_CTRL 0x2711
#define VPU_TVDVBI_VSLATCH_ADDR 0x2712
#define VPU_TVDVBI_WRRSP_ADDR 0x2713
#define VPU_VDIN_PRE_ARB_CTRL 0x2714
#define VPU_VDISP_PRE_ARB_CTRL 0x2715
#define VPU_VPUARB2_PRE_ARB_CTRL 0x2716
#define VPU_OSD3_MMC_CTRL 0x2717
#define VPU_OSD4_MMC_CTRL 0x2718
#define VPU_VD3_MMC_CTRL 0x2719
#define VPU_VIU_VENC_MUX_CTRL 0x271a
#define VPU_HDMI_SETTING 0x271b
#define ENCI_INFO_READ 0x271c
#define ENCP_INFO_READ 0x271d
#define ENCT_INFO_READ 0x271e
#define ENCL_INFO_READ 0x271f
#define VPU_SW_RESET 0x2720
#define VPU_D2D3_MMC_CTRL 0x2721
#define VPU_CONT_MMC_CTRL 0x2722
#define VPU_CLK_GATE 0x2723
#define VPU_RDMA_MMC_CTRL 0x2724
#define VPU_MEM_PD_REG0 0x2725
#define VPU_MEM_PD_REG1 0x2726
#define VPU_HDMI_DATA_OVR 0x2727
#define VPU_PROT1_MMC_CTRL 0x2728
#define VPU_PROT2_MMC_CTRL 0x2729
#define VPU_PROT3_MMC_CTRL 0x272a
#define VPU_ARB4_V1_MMC_CTRL 0x272b
#define VPU_ARB4_V2_MMC_CTRL 0x272c
#define VPU_VPU_PWM_V0 0x2730
#define VPU_VPU_PWM_V1 0x2731
#define VPU_VPU_PWM_V2 0x2732
#define VPU_VPU_PWM_V3 0x2733
#define VPU_VPU_PWM_H0 0x2734
#define VPU_VPU_PWM_H1 0x2735
#define VPU_VPU_PWM_H2 0x2736
#define VPU_VPU_PWM_H3 0x2737
#define VPU_MISC_CTRL 0x2740
#define VPU_ISP_GCLK_CTRL0 0x2741
#define VPU_ISP_GCLK_CTRL1 0x2742
/*add from M8M2*/
#define VPU_VDIN_ASYNC_HOLD_CTRL 0x2743
#define VPU_VDISP_ASYNC_HOLD_CTRL 0x2744
#define VPU_VPUARB2_ASYNC_HOLD_CTRL 0x2745
/**/
#define VPU_PROT1_CLK_GATE 0x2750
#define VPU_PROT1_GEN_CNTL 0x2751
#define VPU_PROT1_X_START_END 0x2752
#define VPU_PROT1_Y_START_END 0x2753
#define VPU_PROT1_Y_LEN_STEP 0x2754
#define VPU_PROT1_RPT_LOOP 0x2755
#define VPU_PROT1_RPT_PAT 0x2756
#define VPU_PROT1_DDR 0x2757
#define VPU_PROT1_RBUF_ROOM 0x2758
#define VPU_PROT1_STAT_0 0x2759
#define VPU_PROT1_STAT_1 0x275a
#define VPU_PROT1_STAT_2 0x275b
#define VPU_PROT1_REQ_ONOFF 0x275c
#define VPU_PROT2_CLK_GATE 0x2760
#define VPU_PROT2_GEN_CNTL 0x2761
#define VPU_PROT2_X_START_END 0x2762
#define VPU_PROT2_Y_START_END 0x2763
#define VPU_PROT2_Y_LEN_STEP 0x2764
#define VPU_PROT2_RPT_LOOP 0x2765
#define VPU_PROT2_RPT_PAT 0x2766
#define VPU_PROT2_DDR 0x2767
#define VPU_PROT2_RBUF_ROOM 0x2768
#define VPU_PROT2_STAT_0 0x2769
#define VPU_PROT2_STAT_1 0x276a
#define VPU_PROT2_STAT_2 0x276b
#define VPU_PROT2_REQ_ONOFF 0x276c
#define VPU_PROT3_CLK_GATE 0x2770
#define VPU_PROT3_GEN_CNTL 0x2771
#define VPU_PROT3_X_START_END 0x2772
#define VPU_PROT3_Y_START_END 0x2773
#define VPU_PROT3_Y_LEN_STEP 0x2774
#define VPU_PROT3_RPT_LOOP 0x2775
#define VPU_PROT3_RPT_PAT 0x2776
#define VPU_PROT3_DDR 0x2777
#define VPU_PROT3_RBUF_ROOM 0x2778
#define VPU_PROT3_STAT_0 0x2779
#define VPU_PROT3_STAT_1 0x277a
#define VPU_PROT3_STAT_2 0x277b
#define VPU_PROT3_REQ_ONOFF 0x277c
#define VDEC_ASSIST_MMC_CTRL0 0x0001
#define VDEC_ASSIST_MMC_CTRL1 0x0002
/*add from M8M2*/
#define VDEC_ASSIST_MMC_CTRL2 0x0003
#define VDEC_ASSIST_MMC_CTRL3 0x0004
/**/
#define VDEC_ASSIST_AMR1_INT0 0x0025
#define VDEC_ASSIST_AMR1_INT1 0x0026
#define VDEC_ASSIST_AMR1_INT2 0x0027
#define VDEC_ASSIST_AMR1_INT3 0x0028
#define VDEC_ASSIST_AMR1_INT4 0x0029
#define VDEC_ASSIST_AMR1_INT5 0x002a
#define VDEC_ASSIST_AMR1_INT6 0x002b
#define VDEC_ASSIST_AMR1_INT7 0x002c
#define VDEC_ASSIST_AMR1_INT8 0x002d
#define VDEC_ASSIST_AMR1_INT9 0x002e
#define VDEC_ASSIST_AMR1_INTA 0x002f
#define VDEC_ASSIST_AMR1_INTB 0x0030
#define VDEC_ASSIST_AMR1_INTC 0x0031
#define VDEC_ASSIST_AMR1_INTD 0x0032
#define VDEC_ASSIST_AMR1_INTE 0x0033
#define VDEC_ASSIST_AMR1_INTF 0x0034
#define VDEC_ASSIST_AMR2_INT0 0x0035
#define VDEC_ASSIST_AMR2_INT1 0x0036
#define VDEC_ASSIST_AMR2_INT2 0x0037
#define VDEC_ASSIST_AMR2_INT3 0x0038
#define VDEC_ASSIST_AMR2_INT4 0x0039
#define VDEC_ASSIST_AMR2_INT5 0x003a
#define VDEC_ASSIST_AMR2_INT6 0x003b
#define VDEC_ASSIST_AMR2_INT7 0x003c
#define VDEC_ASSIST_AMR2_INT8 0x003d
#define VDEC_ASSIST_AMR2_INT9 0x003e
#define VDEC_ASSIST_AMR2_INTA 0x003f
#define VDEC_ASSIST_AMR2_INTB 0x0040
#define VDEC_ASSIST_AMR2_INTC 0x0041
#define VDEC_ASSIST_AMR2_INTD 0x0042
#define VDEC_ASSIST_AMR2_INTE 0x0043
#define VDEC_ASSIST_AMR2_INTF 0x0044
#define VDEC_ASSIST_MBX_SSEL 0x0045
#define VDEC_ASSIST_TIMER0_LO 0x0060
#define VDEC_ASSIST_TIMER0_HI 0x0061
#define VDEC_ASSIST_TIMER1_LO 0x0062
#define VDEC_ASSIST_TIMER1_HI 0x0063
#define VDEC_ASSIST_DMA_INT 0x0064
#define VDEC_ASSIST_DMA_INT_MSK 0x0065
#define VDEC_ASSIST_DMA_INT2 0x0066
#define VDEC_ASSIST_DMA_INT_MSK2 0x0067
#define VDEC_ASSIST_MBOX0_IRQ_REG 0x0070
#define VDEC_ASSIST_MBOX0_CLR_REG 0x0071
#define VDEC_ASSIST_MBOX0_MASK 0x0072
#define VDEC_ASSIST_MBOX0_FIQ_SEL 0x0073
#define VDEC_ASSIST_MBOX1_IRQ_REG 0x0074
#define VDEC_ASSIST_MBOX1_CLR_REG 0x0075
#define VDEC_ASSIST_MBOX1_MASK 0x0076
#define VDEC_ASSIST_MBOX1_FIQ_SEL 0x0077
#define VDEC_ASSIST_MBOX2_IRQ_REG 0x0078
#define VDEC_ASSIST_MBOX2_CLR_REG 0x0079
#define VDEC_ASSIST_MBOX2_MASK 0x007a
#define VDEC_ASSIST_MBOX2_FIQ_SEL 0x007b
#define VDEC2_ASSIST_MMC_CTRL0 0x2001
#define VDEC2_ASSIST_MMC_CTRL1 0x2002
#define VDEC2_ASSIST_AMR1_INT0 0x2025
#define VDEC2_ASSIST_AMR1_INT1 0x2026
#define VDEC2_ASSIST_AMR1_INT2 0x2027
#define VDEC2_ASSIST_AMR1_INT3 0x2028
#define VDEC2_ASSIST_AMR1_INT4 0x2029
#define VDEC2_ASSIST_AMR1_INT5 0x202a
#define VDEC2_ASSIST_AMR1_INT6 0x202b
#define VDEC2_ASSIST_AMR1_INT7 0x202c
#define VDEC2_ASSIST_AMR1_INT8 0x202d
#define VDEC2_ASSIST_AMR1_INT9 0x202e
#define VDEC2_ASSIST_AMR1_INTA 0x202f
#define VDEC2_ASSIST_AMR1_INTB 0x2030
#define VDEC2_ASSIST_AMR1_INTC 0x2031
#define VDEC2_ASSIST_AMR1_INTD 0x2032
#define VDEC2_ASSIST_AMR1_INTE 0x2033
#define VDEC2_ASSIST_AMR1_INTF 0x2034
#define VDEC2_ASSIST_AMR2_INT0 0x2035
#define VDEC2_ASSIST_AMR2_INT1 0x2036
#define VDEC2_ASSIST_AMR2_INT2 0x2037
#define VDEC2_ASSIST_AMR2_INT3 0x2038
#define VDEC2_ASSIST_AMR2_INT4 0x2039
#define VDEC2_ASSIST_AMR2_INT5 0x203a
#define VDEC2_ASSIST_AMR2_INT6 0x203b
#define VDEC2_ASSIST_AMR2_INT7 0x203c
#define VDEC2_ASSIST_AMR2_INT8 0x203d
#define VDEC2_ASSIST_AMR2_INT9 0x203e
#define VDEC2_ASSIST_AMR2_INTA 0x203f
#define VDEC2_ASSIST_AMR2_INTB 0x2040
#define VDEC2_ASSIST_AMR2_INTC 0x2041
#define VDEC2_ASSIST_AMR2_INTD 0x2042
#define VDEC2_ASSIST_AMR2_INTE 0x2043
#define VDEC2_ASSIST_AMR2_INTF 0x2044
#define VDEC2_ASSIST_MBX_SSEL 0x2045
#define VDEC2_ASSIST_TIMER0_LO 0x2060
#define VDEC2_ASSIST_TIMER0_HI 0x2061
#define VDEC2_ASSIST_TIMER1_LO 0x2062
#define VDEC2_ASSIST_TIMER1_HI 0x2063
#define VDEC2_ASSIST_DMA_INT 0x2064
#define VDEC2_ASSIST_DMA_INT_MSK 0x2065
#define VDEC2_ASSIST_DMA_INT2 0x2066
#define VDEC2_ASSIST_DMA_INT_MSK2 0x2067
#define VDEC2_ASSIST_MBOX0_IRQ_REG 0x2070
#define VDEC2_ASSIST_MBOX0_CLR_REG 0x2071
#define VDEC2_ASSIST_MBOX0_MASK 0x2072
#define VDEC2_ASSIST_MBOX0_FIQ_SEL 0x2073
#define VDEC2_ASSIST_MBOX1_IRQ_REG 0x2074
#define VDEC2_ASSIST_MBOX1_CLR_REG 0x2075
#define VDEC2_ASSIST_MBOX1_MASK 0x2076
#define VDEC2_ASSIST_MBOX1_FIQ_SEL 0x2077
#define VDEC2_ASSIST_MBOX2_IRQ_REG 0x2078
#define VDEC2_ASSIST_MBOX2_CLR_REG 0x2079
#define VDEC2_ASSIST_MBOX2_MASK 0x207a
#define VDEC2_ASSIST_MBOX2_FIQ_SEL 0x207b
#define HCODEC_ASSIST_MMC_CTRL0 0x1001
#define HCODEC_ASSIST_MMC_CTRL1 0x1002
/*add from M8M2*/
#define HCODEC_ASSIST_MMC_CTRL2 0x1003
#define HCODEC_ASSIST_MMC_CTRL3 0x1004
/**/
#define HCODEC_MFDIN_REG0_CRST 0x1010
#define HCODEC_MFDIN_REG1_CTRL 0x1011
#define HCODEC_MFDIN_REG2_STAT 0x1012
#define HCODEC_MFDIN_REG3_CANV 0x1013
#define HCODEC_MFDIN_REG4_LNR0 0x1014
#define HCODEC_MFDIN_REG5_LNR1 0x1015
#define HCODEC_MFDIN_REG6_DCFG 0x1016
#define HCODEC_MFDIN_REG7_SCMD 0x1017
#define HCODEC_MFDIN_REG8_DMBL 0x1018
#define HCODEC_MFDIN_REG9_ENDN 0x1019
#define HCODEC_MFDIN_REGA_CAV1 0x101a
#define HCODEC_MFDIN_REGB_AMPC 0x101b
#define HCODEC_ASSIST_AMR1_INT0 0x1025
#define HCODEC_ASSIST_AMR1_INT1 0x1026
#define HCODEC_ASSIST_AMR1_INT2 0x1027
#define HCODEC_ASSIST_AMR1_INT3 0x1028
#define HCODEC_ASSIST_AMR1_INT4 0x1029
#define HCODEC_ASSIST_AMR1_INT5 0x102a
#define HCODEC_ASSIST_AMR1_INT6 0x102b
#define HCODEC_ASSIST_AMR1_INT7 0x102c
#define HCODEC_ASSIST_AMR1_INT8 0x102d
#define HCODEC_ASSIST_AMR1_INT9 0x102e
#define HCODEC_ASSIST_AMR1_INTA 0x102f
#define HCODEC_ASSIST_AMR1_INTB 0x1030
#define HCODEC_ASSIST_AMR1_INTC 0x1031
#define HCODEC_ASSIST_AMR1_INTD 0x1032
#define HCODEC_ASSIST_AMR1_INTE 0x1033
#define HCODEC_ASSIST_AMR1_INTF 0x1034
#define HCODEC_ASSIST_AMR2_INT0 0x1035
#define HCODEC_ASSIST_AMR2_INT1 0x1036
#define HCODEC_ASSIST_AMR2_INT2 0x1037
#define HCODEC_ASSIST_AMR2_INT3 0x1038
#define HCODEC_ASSIST_AMR2_INT4 0x1039
#define HCODEC_ASSIST_AMR2_INT5 0x103a
#define HCODEC_ASSIST_AMR2_INT6 0x103b
#define HCODEC_ASSIST_AMR2_INT7 0x103c
#define HCODEC_ASSIST_AMR2_INT8 0x103d
#define HCODEC_ASSIST_AMR2_INT9 0x103e
#define HCODEC_ASSIST_AMR2_INTA 0x103f
#define HCODEC_ASSIST_AMR2_INTB 0x1040
#define HCODEC_ASSIST_AMR2_INTC 0x1041
#define HCODEC_ASSIST_AMR2_INTD 0x1042
#define HCODEC_ASSIST_AMR2_INTE 0x1043
#define HCODEC_ASSIST_AMR2_INTF 0x1044
#define HCODEC_ASSIST_MBX_SSEL 0x1045
#define HCODEC_ASSIST_TIMER0_LO 0x1060
#define HCODEC_ASSIST_TIMER0_HI 0x1061
#define HCODEC_ASSIST_TIMER1_LO 0x1062
#define HCODEC_ASSIST_TIMER1_HI 0x1063
#define HCODEC_ASSIST_DMA_INT 0x1064
#define HCODEC_ASSIST_DMA_INT_MSK 0x1065
#define HCODEC_ASSIST_DMA_INT2 0x1066
#define HCODEC_ASSIST_DMA_INT_MSK2 0x1067
#define HCODEC_ASSIST_MBOX0_IRQ_REG 0x1070
#define HCODEC_ASSIST_MBOX0_CLR_REG 0x1071
#define HCODEC_ASSIST_MBOX0_MASK 0x1072
#define HCODEC_ASSIST_MBOX0_FIQ_SEL 0x1073
#define HCODEC_ASSIST_MBOX1_IRQ_REG 0x1074
#define HCODEC_ASSIST_MBOX1_CLR_REG 0x1075
#define HCODEC_ASSIST_MBOX1_MASK 0x1076
#define HCODEC_ASSIST_MBOX1_FIQ_SEL 0x1077
#define HCODEC_ASSIST_MBOX2_IRQ_REG 0x1078
#define HCODEC_ASSIST_MBOX2_CLR_REG 0x1079
#define HCODEC_ASSIST_MBOX2_MASK 0x107a
#define HCODEC_ASSIST_MBOX2_FIQ_SEL 0x107b
#define MC_CTRL_REG 0x0900
#define MC_MB_INFO 0x0901
#define MC_PIC_INFO 0x0902
#define MC_HALF_PEL_ONE 0x0903
#define MC_HALF_PEL_TWO 0x0904
#define POWER_CTL_MC 0x0905
#define MC_CMD 0x0906
#define MC_CTRL0 0x0907
#define MC_PIC_W_H 0x0908
#define MC_STATUS0 0x0909
#define MC_STATUS1 0x090a
#define MC_CTRL1 0x090b
#define MC_MIX_RATIO0 0x090c
#define MC_MIX_RATIO1 0x090d
#define MC_DP_MB_XY 0x090e
#define MC_OM_MB_XY 0x090f
#define PSCALE_RST 0x0910
#define PSCALE_CTRL 0x0911
#define PSCALE_BMEM_ADDR 0x091f
#define PSCALE_BMEM_DAT 0x0920
/**/
#define MC_MPORT_CTRL 0x0940
#define MC_MPORT_DAT 0x0941
#define MC_WT_PRED_CTRL 0x0942
#define MC_MBBOT_ST_EVEN_ADDR 0x0944
#define MC_MBBOT_ST_ODD_ADDR 0x0945
#define MC_DPDN_MB_XY 0x0946
#define MC_OMDN_MB_XY 0x0947
#define MC_HCMDBUF_H 0x0948
#define MC_HCMDBUF_L 0x0949
#define MC_HCMD_H 0x094a
#define MC_HCMD_L 0x094b
#define MC_IDCT_DAT 0x094c
#define MC_CTRL_GCLK_CTRL 0x094d
#define MC_OTHER_GCLK_CTRL 0x094e
#define MC_CTRL2 0x094f
#define MDEC_PIC_DC_CTRL 0x098e
#define MDEC_PIC_DC_STATUS 0x098f
#define ANC0_CANVAS_ADDR 0x0990
#define ANC1_CANVAS_ADDR 0x0991
#define ANC2_CANVAS_ADDR 0x0992
#define ANC3_CANVAS_ADDR 0x0993
#define ANC4_CANVAS_ADDR 0x0994
#define ANC5_CANVAS_ADDR 0x0995
#define ANC6_CANVAS_ADDR 0x0996
#define ANC7_CANVAS_ADDR 0x0997
#define ANC8_CANVAS_ADDR 0x0998
#define ANC9_CANVAS_ADDR 0x0999
#define ANC10_CANVAS_ADDR 0x099a
#define ANC11_CANVAS_ADDR 0x099b
#define ANC12_CANVAS_ADDR 0x099c
#define ANC13_CANVAS_ADDR 0x099d
#define ANC14_CANVAS_ADDR 0x099e
#define ANC15_CANVAS_ADDR 0x099f
#define ANC16_CANVAS_ADDR 0x09a0
#define ANC17_CANVAS_ADDR 0x09a1
#define ANC18_CANVAS_ADDR 0x09a2
#define ANC19_CANVAS_ADDR 0x09a3
#define ANC20_CANVAS_ADDR 0x09a4
#define ANC21_CANVAS_ADDR 0x09a5
#define ANC22_CANVAS_ADDR 0x09a6
#define ANC23_CANVAS_ADDR 0x09a7
#define ANC24_CANVAS_ADDR 0x09a8
#define ANC25_CANVAS_ADDR 0x09a9
#define ANC26_CANVAS_ADDR 0x09aa
#define ANC27_CANVAS_ADDR 0x09ab
#define ANC28_CANVAS_ADDR 0x09ac
#define ANC29_CANVAS_ADDR 0x09ad
#define ANC30_CANVAS_ADDR 0x09ae
#define ANC31_CANVAS_ADDR 0x09af
#define DBKR_CANVAS_ADDR 0x09b0
#define DBKW_CANVAS_ADDR 0x09b1
#define REC_CANVAS_ADDR 0x09b2
#define CURR_CANVAS_CTRL 0x09b3
#define MDEC_PIC_DC_THRESH 0x09b8
#define MDEC_PICR_BUF_STATUS 0x09b9
#define MDEC_PICW_BUF_STATUS 0x09ba
#define MCW_DBLK_WRRSP_CNT 0x09bb
#define MC_MBBOT_WRRSP_CNT 0x09bc
#define MDEC_PICW_BUF2_STATUS 0x09bd
#define WRRSP_FIFO_PICW_DBK 0x09be
#define WRRSP_FIFO_PICW_MC 0x09bf
#define AV_SCRATCH_0 0x09c0
#define AV_SCRATCH_1 0x09c1
#define AV_SCRATCH_2 0x09c2
#define AV_SCRATCH_3 0x09c3
#define AV_SCRATCH_4 0x09c4
#define AV_SCRATCH_5 0x09c5
#define AV_SCRATCH_6 0x09c6
#define AV_SCRATCH_7 0x09c7
#define AV_SCRATCH_8 0x09c8
#define AV_SCRATCH_9 0x09c9
#define AV_SCRATCH_A 0x09ca
#define AV_SCRATCH_B 0x09cb
#define AV_SCRATCH_C 0x09cc
#define AV_SCRATCH_D 0x09cd
#define AV_SCRATCH_E 0x09ce
#define AV_SCRATCH_F 0x09cf
#define AV_SCRATCH_G 0x09d0
#define AV_SCRATCH_H 0x09d1
#define AV_SCRATCH_I 0x09d2
#define AV_SCRATCH_J 0x09d3
#define AV_SCRATCH_K 0x09d4
#define AV_SCRATCH_L 0x09d5
#define AV_SCRATCH_M 0x09d6
#define AV_SCRATCH_N 0x09d7
#define WRRSP_CO_MB 0x09d8
#define WRRSP_DCAC 0x09d9
/*add from M8M2*/
#define WRRSP_VLD 0x09da
#define MDEC_DOUBLEW_CFG0 0x09db
#define MDEC_DOUBLEW_CFG1 0x09dc
#define MDEC_DOUBLEW_CFG2 0x09dd
#define MDEC_DOUBLEW_CFG3 0x09de
#define MDEC_DOUBLEW_CFG4 0x09df
#define MDEC_DOUBLEW_CFG5 0x09e0
#define MDEC_DOUBLEW_CFG6 0x09e1
#define MDEC_DOUBLEW_CFG7 0x09e2
#define MDEC_DOUBLEW_STATUS 0x09e3
/**/
#define DBLK_RST 0x0950
#define DBLK_CTRL 0x0951
#define DBLK_MB_WID_HEIGHT 0x0952
#define DBLK_STATUS 0x0953
#define DBLK_CMD_CTRL 0x0954
#define MCRCC_CTL1 0x0980
#define MCRCC_CTL2 0x0981
#define MCRCC_CTL3 0x0982
#define GCLK_EN 0x0983
#define MDEC_SW_RESET 0x0984
#define VLD_STATUS_CTRL 0x0c00
#define MPEG1_2_REG 0x0c01
#define F_CODE_REG 0x0c02
#define PIC_HEAD_INFO 0x0c03
#define SLICE_VER_POS_PIC_TYPE 0x0c04
#define QP_VALUE_REG 0x0c05
#define MBA_INC 0x0c06
#define MB_MOTION_MODE 0x0c07
#define POWER_CTL_VLD 0x0c08
#define MB_WIDTH 0x0c09
#define SLICE_QP 0x0c0a
#define PRE_START_CODE 0x0c0b
#define SLICE_START_BYTE_01 0x0c0c
#define SLICE_START_BYTE_23 0x0c0d
#define RESYNC_MARKER_LENGTH 0x0c0e
#define DECODER_BUFFER_INFO 0x0c0f
#define FST_FOR_MV_X 0x0c10
#define FST_FOR_MV_Y 0x0c11
#define SCD_FOR_MV_X 0x0c12
#define SCD_FOR_MV_Y 0x0c13
#define FST_BAK_MV_X 0x0c14
#define FST_BAK_MV_Y 0x0c15
#define SCD_BAK_MV_X 0x0c16
#define SCD_BAK_MV_Y 0x0c17
#define VLD_DECODE_CONTROL 0x0c18
#define VLD_REVERVED_19 0x0c19
#define VIFF_BIT_CNT 0x0c1a
#define BYTE_ALIGN_PEAK_HI 0x0c1b
#define BYTE_ALIGN_PEAK_LO 0x0c1c
#define NEXT_ALIGN_PEAK 0x0c1d
#define VC1_CONTROL_REG 0x0c1e
#define PMV1_X 0x0c20
#define PMV1_Y 0x0c21
#define PMV2_X 0x0c22
#define PMV2_Y 0x0c23
#define PMV3_X 0x0c24
#define PMV3_Y 0x0c25
#define PMV4_X 0x0c26
#define PMV4_Y 0x0c27
#define M4_TABLE_SELECT 0x0c28
#define M4_CONTROL_REG 0x0c29
#define BLOCK_NUM 0x0c2a
#define PATTERN_CODE 0x0c2b
#define MB_INFO 0x0c2c
#define VLD_DC_PRED 0x0c2d
#define VLD_ERROR_MASK 0x0c2e
#define VLD_DC_PRED_C 0x0c2f
#define LAST_SLICE_MV_ADDR 0x0c30
#define LAST_MVX 0x0c31
#define LAST_MVY 0x0c32
#define VLD_C38 0x0c38
#define VLD_C39 0x0c39
#define VLD_STATUS 0x0c3a
#define VLD_SHIFT_STATUS 0x0c3b
#define VOFF_STATUS 0x0c3c
#define VLD_C3D 0x0c3d
#define VLD_DBG_INDEX 0x0c3e
#define VLD_DBG_DATA 0x0c3f
#define VLD_MEM_VIFIFO_START_PTR 0x0c40
#define VLD_MEM_VIFIFO_CURR_PTR 0x0c41
#define VLD_MEM_VIFIFO_END_PTR 0x0c42
#define VLD_MEM_VIFIFO_BYTES_AVAIL 0x0c43
#define VLD_MEM_VIFIFO_CONTROL 0x0c44
#define VLD_MEM_VIFIFO_WP 0x0c45
#define VLD_MEM_VIFIFO_RP 0x0c46
#define VLD_MEM_VIFIFO_LEVEL 0x0c47
#define VLD_MEM_VIFIFO_BUF_CNTL 0x0c48
#define VLD_TIME_STAMP_CNTL 0x0c49
#define VLD_TIME_STAMP_SYNC_0 0x0c4a
#define VLD_TIME_STAMP_SYNC_1 0x0c4b
#define VLD_TIME_STAMP_0 0x0c4c
#define VLD_TIME_STAMP_1 0x0c4d
#define VLD_TIME_STAMP_2 0x0c4e
#define VLD_TIME_STAMP_3 0x0c4f
#define VLD_TIME_STAMP_LENGTH 0x0c50
#define VLD_MEM_VIFIFO_WRAP_COUNT 0x0c51
#define VLD_MEM_VIFIFO_MEM_CTL 0x0c52
#define VLD_MEM_VBUF_RD_PTR 0x0c53
#define VLD_MEM_VBUF2_RD_PTR 0x0c54
#define VLD_MEM_SWAP_ADDR 0x0c55
#define VLD_MEM_SWAP_CTL 0x0c56
#define VCOP_CTRL_REG 0x0e00
#define QP_CTRL_REG 0x0e01
#define INTRA_QUANT_MATRIX 0x0e02
#define NON_I_QUANT_MATRIX 0x0e03
#define DC_SCALER 0x0e04
#define DC_AC_CTRL 0x0e05
#define DC_AC_SCALE_MUL 0x0e06
#define DC_AC_SCALE_DIV 0x0e07
#define POWER_CTL_IQIDCT 0x0e08
#define RV_AI_Y_X 0x0e09
#define RV_AI_U_X 0x0e0a
#define RV_AI_V_X 0x0e0b
#define RV_AI_MB_COUNT 0x0e0c
#define NEXT_INTRA_DMA_ADDRESS 0x0e0d
#define IQIDCT_CONTROL 0x0e0e
#define IQIDCT_DEBUG_INFO_0 0x0e0f
#define DEBLK_CMD 0x0e10
#define IQIDCT_DEBUG_IDCT 0x0e11
#define DCAC_DMA_CTRL 0x0e12
#define DCAC_DMA_ADDRESS 0x0e13
#define DCAC_CPU_ADDRESS 0x0e14
#define DCAC_CPU_DATA 0x0e15
#define DCAC_MB_COUNT 0x0e16
#define IQ_QUANT 0x0e17
#define VC1_BITPLANE_CTL 0x0e18
#define MSP 0x0300
#define MPSR 0x0301
#define MINT_VEC_BASE 0x0302
#define MCPU_INTR_GRP 0x0303
#define MCPU_INTR_MSK 0x0304
#define MCPU_INTR_REQ 0x0305
#define MPC_P 0x0306
#define MPC_D 0x0307
#define MPC_E 0x0308
#define MPC_W 0x0309
#define CPSR 0x0321
#define CINT_VEC_BASE 0x0322
#define CPC_P 0x0326
#define CPC_D 0x0327
#define CPC_E 0x0328
#define CPC_W 0x0329
#define IMEM_DMA_CTRL 0x0340
#define IMEM_DMA_ADR 0x0341
#define IMEM_DMA_COUNT 0x0342
#define WRRSP_IMEM 0x0343
#define LMEM_DMA_CTRL 0x0350
#define LMEM_DMA_ADR 0x0351
#define LMEM_DMA_COUNT 0x0352
#define WRRSP_LMEM 0x0353
#define MAC_CTRL1 0x0360
#define ACC0REG1 0x0361
#define ACC1REG1 0x0362
#define MAC_CTRL2 0x0370
#define ACC0REG2 0x0371
#define ACC1REG2 0x0372
#define CPU_TRACE 0x0380
#define HENC_SCRATCH_0 0x1ac0
#define HENC_SCRATCH_1 0x1ac1
#define HENC_SCRATCH_2 0x1ac2
#define HENC_SCRATCH_3 0x1ac3
#define HENC_SCRATCH_4 0x1ac4
#define HENC_SCRATCH_5 0x1ac5
#define HENC_SCRATCH_6 0x1ac6
#define HENC_SCRATCH_7 0x1ac7
#define HENC_SCRATCH_8 0x1ac8
#define HENC_SCRATCH_9 0x1ac9
#define HENC_SCRATCH_A 0x1aca
#define HENC_SCRATCH_B 0x1acb
#define HENC_SCRATCH_C 0x1acc
#define HENC_SCRATCH_D 0x1acd
#define HENC_SCRATCH_E 0x1ace
#define HENC_SCRATCH_F 0x1acf
#define HENC_SCRATCH_G 0x1ad0
#define HENC_SCRATCH_H 0x1ad1
#define HENC_SCRATCH_I 0x1ad2
#define HENC_SCRATCH_J 0x1ad3
#define HENC_SCRATCH_K 0x1ad4
#define HENC_SCRATCH_L 0x1ad5
#define HENC_SCRATCH_M 0x1ad6
#define HENC_SCRATCH_N 0x1ad7
#define IE_DATA_FEED_BUFF_INFO 0x1ad8
#define VLC_STATUS_CTRL 0x1d00
#define VLC_CONFIG 0x1d01
#define VLC_VB_START_PTR 0x1d10
#define VLC_VB_END_PTR 0x1d11
#define VLC_VB_WR_PTR 0x1d12
#define VLC_VB_RD_PTR 0x1d13
#define VLC_VB_SW_RD_PTR 0x1d14
#define VLC_VB_LEFT 0x1d15
#define VLC_VB_CONTROL 0x1d16
#define VLC_VB_MEM_CTL 0x1d17
#define VLC_VB_INT_PTR 0x1d18
#define VLC_WRRSP 0x1d19
#define VLC_TOTAL_BYTES 0x1d1a
#define VLC_VB_BUFF 0x1d1b
#define VLC_VB_PRE_BUFF_HI 0x1d1c
#define VLC_VB_PRE_BUFF_LOW 0x1d1d
#define VLC_STREAM_BUFF 0x1d1e
#define VLC_PUSH_STREAM 0x1d1f
#define VLC_PUSH_ELEMENT 0x1d20
#define VLC_ELEMENT_DATA 0x1d21
/*add from M8M2*/
#define VLC_SPECIAL_CTL 0x1d22
#define VLC_HCMD_T_L_INFO 0x1d23
#define VLC_HCMD_CUR_INFO 0x1d24
/**/
#define VLC_INT_CONTROL 0x1d30
#define VLC_PIC_SIZE 0x1d31
#define VLC_PIC_INFO 0x1d32
#define VLC_PIC_POSITION 0x1d33
#define VLC_INPUT_STATUS 0x1d34
#define VLC_MB_INFO 0x1d35
#define VLC_ENC_PEND_CMD 0x1d36
#define HENC_TOP_INFO_0 0x1d37
#define HENC_LEFT_INFO_0 0x1d38
#define HENC_TOP_INFO_1 0x1d39
#define HENC_LEFT_INFO_1 0x1d3a
#define VLC_IPRED_MODE_HI 0x1d3b
#define VLC_IPRED_MODE_LO 0x1d3c
#define VLC_DELTA_QP 0x1d3d
#define VLC_MB_HEADER_INFO 0x1d3e
#define VLC_P_MB_HEADER_INFO 0x1d3f
#define VLC_COEFF_BUF_STATUS 0x1d40
#define VLC_COEFF_RD_REQ 0x1d41
#define VLC_COEFF 0x1d42
#define VLC_COEFF_INFO 0x1d43
#define VLC_DC_BUF_STATUS 0x1d44
#define VLC_DC_RD_REQ 0x1d45
#define VLC_DC 0x1d46
#define VLC_DC_INFO 0x1d47
#define VLC_MV_INDEX 0x1d48
#define VLC_MV 0x1d49
#define HENC_TOP_MV_0 0x1d4a
#define HENC_TOP_MV_1 0x1d4b
#define HENC_TOP_MV_2 0x1d4c
#define HENC_TOP_MV_3 0x1d4d
#define HENC_LEFT_MV_0 0x1d4e
#define HENC_LEFT_MV_1 0x1d4f
#define HENC_LEFT_MV_2 0x1d50
#define HENC_LEFT_MV_3 0x1d51
#define TOP_LEFT_READY 0x1d52
#define MB_SKIP_RUN 0x1d53
#define VLC_HCMD_CONFIG 0x1d54
#define VLC_HCMD_DBLK_INFO 0x1d55
#define VLC_DBG_IDX 0x1d56
#define VLC_DBG_READ 0x1d57
#define VLC_JPEG_CTRL 0x1d58
#define VLC_JPEG_COEFF_BUF_STAT 0x1d59
#define VLC_HUFFMAN_ADDR 0x1d5a
#define VLC_HUFFMAN_DATA 0x1d5b
#define VLC_ENC_MV_BITS 0x1d5c
#define VLC_ENC_COEFF_BITS 0x1d5d
#define QDCT_STATUS_CTRL 0x1f00
#define QDCT_CONFIG 0x1f01
#define IGNORE_CONFIG 0x1f02
#define IGNORE_CONFIG_2 0x1f03
#define QDCT_MB_START_PTR 0x1f10
#define QDCT_MB_END_PTR 0x1f11
#define QDCT_MB_WR_PTR 0x1f12
#define QDCT_MB_RD_PTR 0x1f13
#define QDCT_MB_LEVEL 0x1f14
#define QDCT_MB_CONTROL 0x1f15
#define QDCT_MB_MEM_CTL 0x1f16
#define QDCT_MB_BUFF 0x1f17
#define QDCT_MB_MAGIC_WORD 0x1f18
#define QDCT_DCT_STATUS 0x1f19
#define QDCT_Q_STATUS 0x1f1a
#define QDCT_PIC_INFO 0x1f1b
#define QDCT_Q_QUANT_I 0x1f1c
#define QDCT_Q_QUANT_P 0x1f1d
#define QDCT_MB_PAUSE_CTL 0x1f1e
#define QDCT_TOP_CONTROL 0x1f1f
#define QDCT_TOP_BASE_MEM 0x1f20
#define QDCT_TOP_MEM_CTL 0x1f21
#define QDCT_TOP_WRRSP 0x1f22
#define QDCT_DBG_IDX 0x1f23
#define QDCT_DBG_READ 0x1f24
#define QDCT_JPEG_CTRL 0x1f25
#define QDCT_JPEG_X_START_END 0x1f26
#define QDCT_JPEG_Y_START_END 0x1f27
#define QDCT_JPEG_QUANT_ADDR 0x1f28
#define QDCT_JPEG_QUANT_DATA 0x1f29
#define QDCT_JPEG_SOF_RESUME 0x1f2a
#define QDCT_JPEG_DCT_STATUS0 0x1f2b
#define QDCT_JPEG_DCT_STATUS1 0x1f2c
#define QDCT_JPEG_DCT_COEFF01 0x1f2d
#define QDCT_JPEG_DCT_COEFF23 0x1f2e
#define QDCT_JPEG_DCT_COEFF45 0x1f2f
#define QDCT_JPEG_DCT_COEFF67 0x1f30
#define QDCT_JPEG_DCT_COEFF89 0x1f31
/*add from M8M2*/
#define QDCT_I_PRED_REF_WR_IDX 0x1f32
#define QDCT_I_PRED_REF_WR_DATA 0x1f33
/**/
#define IE_CONTROL 0x1f40
#define IE_MB_POSITION 0x1f41
#define IE_ME_MB_INFO 0x1f42
#define SAD_CONTROL 0x1f43
#define IE_RESULT_BUFFER 0x1f44
#define IE_I4_PRED_MODE_HI 0x1f45
#define IE_I4_PRED_MODE_LO 0x1f46
#define IE_C_PRED_MODE 0x1f47
#define IE_CUR_REF_SEL 0x1f48
#define ME_CONTROL 0x1f49
#define ME_START_POSITION 0x1f4a
#define ME_STATUS 0x1f4b
#define ME_DEBUG 0x1f4c
#define ME_SKIP_LINE 0x1f4d
#define ME_AB_MEM_CTL 0x1f4e
#define ME_PIC_INFO 0x1f4f
#define ME_SAD_ENOUGH_01 0x1f50
#define ME_SAD_ENOUGH_23 0x1f51
#define ME_STEP0_CLOSE_MV 0x1f52
#define ME_F_SKIP_SAD 0x1f53
#define ME_F_SKIP_WEIGHT 0x1f54
#define ME_MV_MERGE_CTL 0x1f55
#define ME_MV_WEIGHT_01 0x1f56
#define ME_MV_WEIGHT_23 0x1f57
#define ME_SAD_RANGE_INC 0x1f58
#define ME_SUB_MERGE_CTL 0x1f59
#define ME_SUB_REF_MV_CTL 0x1f5a
#define ME_SUB_ANY_WEIGHT_SAD 0x1f5b
#define ME_SUB_FIX_SAD 0x1f5c
#define ME_SUB_FIX_MIN_SAD 0x1f5d
#define ME_SUB_SNAP_GLITCH 0x1f5e
#define ME_SUB_ACT_CTL 0x1f5f
/*add from M8M2*/
#define HEVC_ASSIST_AFIFO_CTRL 0x3001
#define HEVC_ASSIST_AFIFO_CTRL1 0x3002
#define HEVC_ASSIST_GCLK_EN 0x3003
#define HEVC_ASSIST_SW_RESET 0x3004
#define HEVC_ASSIST_AMR1_INT0 0x3025
#define HEVC_ASSIST_AMR1_INT1 0x3026
#define HEVC_ASSIST_AMR1_INT2 0x3027
#define HEVC_ASSIST_AMR1_INT3 0x3028
#define HEVC_ASSIST_AMR1_INT4 0x3029
#define HEVC_ASSIST_AMR1_INT5 0x302a
#define HEVC_ASSIST_AMR1_INT6 0x302b
#define HEVC_ASSIST_AMR1_INT7 0x302c
#define HEVC_ASSIST_AMR1_INT8 0x302d
#define HEVC_ASSIST_AMR1_INT9 0x302e
#define HEVC_ASSIST_AMR1_INTA 0x302f
#define HEVC_ASSIST_AMR1_INTB 0x3030
#define HEVC_ASSIST_AMR1_INTC 0x3031
#define HEVC_ASSIST_AMR1_INTD 0x3032
#define HEVC_ASSIST_AMR1_INTE 0x3033
#define HEVC_ASSIST_AMR1_INTF 0x3034
#define HEVC_ASSIST_AMR2_INT0 0x3035
#define HEVC_ASSIST_AMR2_INT1 0x3036
#define HEVC_ASSIST_AMR2_INT2 0x3037
#define HEVC_ASSIST_AMR2_INT3 0x3038
#define HEVC_ASSIST_AMR2_INT4 0x3039
#define HEVC_ASSIST_AMR2_INT5 0x303a
#define HEVC_ASSIST_AMR2_INT6 0x303b
#define HEVC_ASSIST_AMR2_INT7 0x303c
#define HEVC_ASSIST_AMR2_INT8 0x303d
#define HEVC_ASSIST_AMR2_INT9 0x303e
#define HEVC_ASSIST_AMR2_INTA 0x303f
#define HEVC_ASSIST_AMR2_INTB 0x3040
#define HEVC_ASSIST_AMR2_INTC 0x3041
#define HEVC_ASSIST_AMR2_INTD 0x3042
#define HEVC_ASSIST_AMR2_INTE 0x3043
#define HEVC_ASSIST_AMR2_INTF 0x3044
#define HEVC_ASSIST_MBX_SSEL 0x3045
#define HEVC_ASSIST_TIMER0_LO 0x3060
#define HEVC_ASSIST_TIMER0_HI 0x3061
#define HEVC_ASSIST_TIMER1_LO 0x3062
#define HEVC_ASSIST_TIMER1_HI 0x3063
#define HEVC_ASSIST_DMA_INT 0x3064
#define HEVC_ASSIST_DMA_INT_MSK 0x3065
#define HEVC_ASSIST_DMA_INT2 0x3066
#define HEVC_ASSIST_DMA_INT_MSK2 0x3067
#define HEVC_ASSIST_MBOX0_IRQ_REG 0x3070
#define HEVC_ASSIST_MBOX0_CLR_REG 0x3071
#define HEVC_ASSIST_MBOX0_MASK 0x3072
#define HEVC_ASSIST_MBOX0_FIQ_SEL 0x3073
#define HEVC_ASSIST_MBOX1_IRQ_REG 0x3074
#define HEVC_ASSIST_MBOX1_CLR_REG 0x3075
#define HEVC_ASSIST_MBOX1_MASK 0x3076
#define HEVC_ASSIST_MBOX1_FIQ_SEL 0x3077
#define HEVC_ASSIST_MBOX2_IRQ_REG 0x3078
#define HEVC_ASSIST_MBOX2_CLR_REG 0x3079
#define HEVC_ASSIST_MBOX2_MASK 0x307a
#define HEVC_ASSIST_MBOX2_FIQ_SEL 0x307b
#define HEVC_ASSIST_AXI_CTRL 0x307c
#define HEVC_ASSIST_AXI_STATUS 0x307d
#define HEVC_ASSIST_SCRATCH_0 0x30c0
#define HEVC_ASSIST_SCRATCH_1 0x30c1
#define HEVC_ASSIST_SCRATCH_2 0x30c2
#define HEVC_ASSIST_SCRATCH_3 0x30c3
#define HEVC_ASSIST_SCRATCH_4 0x30c4
#define HEVC_ASSIST_SCRATCH_5 0x30c5
#define HEVC_ASSIST_SCRATCH_6 0x30c6
#define HEVC_ASSIST_SCRATCH_7 0x30c7
#define HEVC_ASSIST_SCRATCH_8 0x30c8
#define HEVC_ASSIST_SCRATCH_9 0x30c9
#define HEVC_ASSIST_SCRATCH_A 0x30ca
#define HEVC_ASSIST_SCRATCH_B 0x30cb
#define HEVC_ASSIST_SCRATCH_C 0x30cc
#define HEVC_ASSIST_SCRATCH_D 0x30cd
#define HEVC_ASSIST_SCRATCH_E 0x30ce
#define HEVC_ASSIST_SCRATCH_F 0x30cf
#define HEVC_ASSIST_SCRATCH_G 0x30d0
#define HEVC_ASSIST_SCRATCH_H 0x30d1
#define HEVC_ASSIST_SCRATCH_I 0x30d2
#define HEVC_ASSIST_SCRATCH_J 0x30d3
#define HEVC_ASSIST_SCRATCH_K 0x30d4
#define HEVC_ASSIST_SCRATCH_L 0x30d5
#define HEVC_ASSIST_SCRATCH_M 0x30d6
#define HEVC_ASSIST_SCRATCH_N 0x30d7
#define HEVC_PARSER_VERSION 0x3100
#define HEVC_STREAM_CONTROL 0x3101
#define HEVC_STREAM_START_ADDR 0x3102
#define HEVC_STREAM_END_ADDR 0x3103
#define HEVC_STREAM_WR_PTR 0x3104
#define HEVC_STREAM_RD_PTR 0x3105
#define HEVC_STREAM_LEVEL 0x3106
#define HEVC_STREAM_FIFO_CTL 0x3107
#define HEVC_SHIFT_CONTROL 0x3108
#define HEVC_SHIFT_STARTCODE 0x3109
#define HEVC_SHIFT_EMULATECODE 0x310a
#define HEVC_SHIFT_STATUS 0x310b
#define HEVC_SHIFTED_DATA 0x310c
#define HEVC_SHIFT_BYTE_COUNT 0x310d
#define HEVC_SHIFT_COMMAND 0x310e
#define HEVC_ELEMENT_RESULT 0x310f
#define HEVC_CABAC_CONTROL 0x3110
#define HEVC_PARSER_SLICE_INFO 0x3111
#define HEVC_PARSER_CMD_WRITE 0x3112
#define HEVC_PARSER_CORE_CONTROL 0x3113
#define HEVC_PARSER_CMD_FETCH 0x3114
#define HEVC_PARSER_CMD_STATUS 0x3115
#define HEVC_PARSER_LCU_INFO 0x3116
#define HEVC_PARSER_HEADER_INFO 0x3117
#define HEVC_PARSER_RESULT_0 0x3118
#define HEVC_PARSER_RESULT_1 0x3119
#define HEVC_PARSER_RESULT_2 0x311a
#define HEVC_PARSER_RESULT_3 0x311b
#define HEVC_CABAC_TOP_INFO 0x311c
#define HEVC_CABAC_TOP_INFO_2 0x311d
#define HEVC_CABAC_LEFT_INFO 0x311e
#define HEVC_CABAC_LEFT_INFO_2 0x311f
#define HEVC_PARSER_INT_CONTROL 0x3120
#define HEVC_PARSER_INT_STATUS 0x3121
#define HEVC_PARSER_IF_CONTROL 0x3122
#define HEVC_PARSER_PICTURE_SIZE 0x3123
#define HEVC_PARSER_LCU_START 0x3124
#define HEVC_PARSER_HEADER_INFO2 0x3125
#define HEVC_PARSER_QUANT_READ 0x3126
#define HEVC_PARSER_RESERVED_27 0x3127
#define HEVC_PARSER_CMD_SKIP_0 0x3128
#define HEVC_PARSER_CMD_SKIP_1 0x3129
#define HEVC_PARSER_CMD_SKIP_2 0x312a
#define HEVC_PARSER_MANUAL_CMD 0x312b
#define HEVC_PARSER_MEM_RD_ADDR 0x312c
#define HEVC_PARSER_MEM_WR_ADDR 0x312d
#define HEVC_PARSER_MEM_RW_DATA 0x312e
#define HEVC_SAO_IF_STATUS 0x3130
#define HEVC_SAO_IF_DATA_Y 0x3131
#define HEVC_SAO_IF_DATA_U 0x3132
#define HEVC_SAO_IF_DATA_V 0x3133
#define HEVC_STREAM_SWAP_ADDR 0x3134
#define HEVC_STREAM_SWAP_CTRL 0x3135
#define HEVC_IQIT_IF_WAIT_CNT 0x3136
#define HEVC_MPRED_IF_WAIT_CNT 0x3137
#define HEVC_SAO_IF_WAIT_CNT 0x3138
#define HEVC_PARSER_DEBUG_IDX 0x313e
#define HEVC_PARSER_DEBUG_DAT 0x313f
#define HEVC_MPRED_VERSION 0x3200
#define HEVC_MPRED_CTRL0 0x3201
#define HEVC_MPRED_CTRL1 0x3202
#define HEVC_MPRED_INT_EN 0x3203
#define HEVC_MPRED_INT_STATUS 0x3204
#define HEVC_MPRED_PIC_SIZE 0x3205
#define HEVC_MPRED_PIC_SIZE_LCU 0x3206
#define HEVC_MPRED_TILE_START 0x3207
#define HEVC_MPRED_TILE_SIZE_LCU 0x3208
#define HEVC_MPRED_REF_NUM 0x3209
#define HEVC_MPRED_LT_REF 0x320a
#define HEVC_MPRED_LT_COLREF 0x320b
#define HEVC_MPRED_REF_EN_L0 0x320c
#define HEVC_MPRED_REF_EN_L1 0x320d
#define HEVC_MPRED_COLREF_EN_L0 0x320e
#define HEVC_MPRED_COLREF_EN_L1 0x320f
#define HEVC_MPRED_AXI_WCTRL 0x3210
#define HEVC_MPRED_AXI_RCTRL 0x3211
#define HEVC_MPRED_ABV_START_ADDR 0x3212
#define HEVC_MPRED_MV_WR_START_ADDR 0x3213
#define HEVC_MPRED_MV_RD_START_ADDR 0x3214
#define HEVC_MPRED_MV_WPTR 0x3215
#define HEVC_MPRED_MV_RPTR 0x3216
#define HEVC_MPRED_MV_WR_ROW_JUMP 0x3217
#define HEVC_MPRED_MV_RD_ROW_JUMP 0x3218
#define HEVC_MPRED_CURR_LCU 0x3219
#define HEVC_MPRED_ABV_WPTR 0x321a
#define HEVC_MPRED_ABV_RPTR 0x321b
#define HEVC_MPRED_CTRL2 0x321c
#define HEVC_MPRED_CTRL3 0x321d
#define HEVC_MPRED_MV_WLCUY 0x321e
#define HEVC_MPRED_MV_RLCUY 0x321f
#define HEVC_MPRED_L0_REF00_POC 0x3220
#define HEVC_MPRED_L0_REF01_POC 0x3221
#define HEVC_MPRED_L0_REF02_POC 0x3222
#define HEVC_MPRED_L0_REF03_POC 0x3223
#define HEVC_MPRED_L0_REF04_POC 0x3224
#define HEVC_MPRED_L0_REF05_POC 0x3225
#define HEVC_MPRED_L0_REF06_POC 0x3226
#define HEVC_MPRED_L0_REF07_POC 0x3227
#define HEVC_MPRED_L0_REF08_POC 0x3228
#define HEVC_MPRED_L0_REF09_POC 0x3229
#define HEVC_MPRED_L0_REF10_POC 0x322a
#define HEVC_MPRED_L0_REF11_POC 0x322b
#define HEVC_MPRED_L0_REF12_POC 0x322c
#define HEVC_MPRED_L0_REF13_POC 0x322d
#define HEVC_MPRED_L0_REF14_POC 0x322e
#define HEVC_MPRED_L0_REF15_POC 0x322f
#define HEVC_MPRED_L1_REF00_POC 0x3230
#define HEVC_MPRED_L1_REF01_POC 0x3231
#define HEVC_MPRED_L1_REF02_POC 0x3232
#define HEVC_MPRED_L1_REF03_POC 0x3233
#define HEVC_MPRED_L1_REF04_POC 0x3234
#define HEVC_MPRED_L1_REF05_POC 0x3235
#define HEVC_MPRED_L1_REF06_POC 0x3236
#define HEVC_MPRED_L1_REF07_POC 0x3237
#define HEVC_MPRED_L1_REF08_POC 0x3238
#define HEVC_MPRED_L1_REF09_POC 0x3239
#define HEVC_MPRED_L1_REF10_POC 0x323a
#define HEVC_MPRED_L1_REF11_POC 0x323b
#define HEVC_MPRED_L1_REF12_POC 0x323c
#define HEVC_MPRED_L1_REF13_POC 0x323d
#define HEVC_MPRED_L1_REF14_POC 0x323e
#define HEVC_MPRED_L1_REF15_POC 0x323f
#define HEVC_MPRED_PIC_SIZE_EXT 0x3240
#define HEVC_MPRED_DBG_MODE0 0x3241
#define HEVC_MPRED_DBG_MODE1 0x3242
#define HEVC_MPRED_DBG2_MODE 0x3243
#define HEVC_MPRED_IMP_CMD0 0x3244
#define HEVC_MPRED_IMP_CMD1 0x3245
#define HEVC_MPRED_IMP_CMD2 0x3246
#define HEVC_MPRED_IMP_CMD3 0x3247
#define HEVC_MPRED_DBG2_DATA_0 0x3248
#define HEVC_MPRED_DBG2_DATA_1 0x3249
#define HEVC_MPRED_DBG2_DATA_2 0x324a
#define HEVC_MPRED_DBG2_DATA_3 0x324b
#define HEVC_MPRED_DBG_DATA_0 0x3250
#define HEVC_MPRED_DBG_DATA_1 0x3251
#define HEVC_MPRED_DBG_DATA_2 0x3252
#define HEVC_MPRED_DBG_DATA_3 0x3253
#define HEVC_MPRED_DBG_DATA_4 0x3254
#define HEVC_MPRED_DBG_DATA_5 0x3255
#define HEVC_MPRED_DBG_DATA_6 0x3256
#define HEVC_MPRED_DBG_DATA_7 0x3257
#define HEVC_MPRED_CUR_POC 0x3260
#define HEVC_MPRED_COL_POC 0x3261
#define HEVC_MPRED_MV_RD_END_ADDR 0x3262
#define HEVCD_IPP_TOP_CNTL 0x3400
#define HEVCD_IPP_TOP_STATUS 0x3401
#define HEVCD_IPP_TOP_FRMCONFIG 0x3402
#define HEVCD_IPP_TOP_TILECONFIG1 0x3403
#define HEVCD_IPP_TOP_TILECONFIG2 0x3404
#define HEVCD_IPP_TOP_TILECONFIG3 0x3405
#define HEVCD_IPP_TOP_LCUCONFIG 0x3406
#define HEVCD_IPP_TOP_FRMCTL 0x3407
#define HEVCD_IPP_CONFIG 0x3408
#define HEVCD_IPP_LINEBUFF_BASE 0x3409
#define HEVCD_IPP_INTR_MASK 0x340a
#define HEVCD_IPP_AXIIF_CONFIG 0x340b
#define HEVCD_IPP_SWMPREDIF_CONFIG 0x3410
#define HEVCD_IPP_SWMPREDIF_STATUS 0x3411
#define HEVCD_IPP_SWMPREDIF_CTBINFO 0x3412
#define HEVCD_IPP_SWMPREDIF_PUINFO0 0x3413
#define HEVCD_IPP_SWMPREDIF_PUINFO1 0x3414
#define HEVCD_IPP_SWMPREDIF_PUINFO2 0x3415
#define HEVCD_IPP_SWMPREDIF_PUINFO3 0x3416
#define HEVCD_IPP_DYNCLKGATE_CONFIG 0x3420
#define HEVCD_IPP_DYNCLKGATE_STATUS 0x3421
#define HEVCD_IPP_DBG_SEL 0x3430
#define HEVCD_IPP_DBG_DATA 0x3431
#define HEVCD_MPP_ANC2AXI_TBL_CONF_ADDR 0x3460
#define HEVCD_MPP_ANC2AXI_TBL_CMD_ADDR 0x3461
#define HEVCD_MPP_ANC2AXI_TBL_WDATA_ADDR 0x3462
#define HEVCD_MPP_ANC2AXI_TBL_RDATA_ADDR 0x3463
#define HEVCD_MPP_WEIGHTPRED_CNTL_ADDR 0x347b
#define HEVCD_MPP_L0_WEIGHT_FLAG_ADDR 0x347c
#define HEVCD_MPP_L1_WEIGHT_FLAG_ADDR 0x347d
#define HEVCD_MPP_YLOG2WGHTDENOM_ADDR 0x347e
#define HEVCD_MPP_DELTACLOG2WGHTDENOM_ADDR 0x347f
#define HEVCD_MPP_WEIGHT_ADDR 0x3480
#define HEVCD_MPP_WEIGHT_DATA 0x3481
#define HEVCD_MPP_ANC_CANVAS_ACCCONFIG_ADDR 0x34c0
#define HEVCD_MPP_ANC_CANVAS_DATA_ADDR 0x34c1
#define HEVCD_MCRCC_CTL1 0x34f0
#define HEVCD_MCRCC_CTL2 0x34f1
#define HEVCD_MCRCC_CTL3 0x34f2
#define HEVCD_MCRCC_PERFMON_CTL 0x34f3
#define HEVCD_MCRCC_PERFMON_DATA 0x34f4
#define HEVC_DBLK_CFG0 0x3500
#define HEVC_DBLK_CFG1 0x3501
#define HEVC_DBLK_CFG2 0x3502
#define HEVC_DBLK_CFG3 0x3503
#define HEVC_DBLK_CFG4 0x3504
#define HEVC_DBLK_CFG5 0x3505
#define HEVC_DBLK_CFG6 0x3506
#define HEVC_DBLK_CFG7 0x3507
#define HEVC_DBLK_CFG8 0x3508
#define HEVC_DBLK_CFG9 0x3509
#define HEVC_DBLK_CFGA 0x350a
#define HEVC_DBLK_STS0 0x350b
#define HEVC_DBLK_STS1 0x350c
#define HEVC_SAO_VERSION 0x3600
#define HEVC_SAO_CTRL0 0x3601
#define HEVC_SAO_CTRL1 0x3602
#define HEVC_SAO_INT_EN 0x3603
#define HEVC_SAO_INT_STATUS 0x3604
#define HEVC_SAO_PIC_SIZE 0x3605
#define HEVC_SAO_PIC_SIZE_LCU 0x3606
#define HEVC_SAO_TILE_START 0x3607
#define HEVC_SAO_TILE_SIZE_LCU 0x3608
#define HEVC_SAO_AXI_WCTRL 0x3609
#define HEVC_SAO_AXI_RCTRL 0x360a
#define HEVC_SAO_Y_START_ADDR 0x360b
#define HEVC_SAO_Y_LENGTH 0x360c
#define HEVC_SAO_C_START_ADDR 0x360d
#define HEVC_SAO_C_LENGTH 0x360e
#define HEVC_SAO_Y_WPTR 0x360f
#define HEVC_SAO_C_WPTR 0x3610
#define HEVC_SAO_ABV_START_ADDR 0x3611
#define HEVC_SAO_VB_WR_START_ADDR 0x3612
#define HEVC_SAO_VB_RD_START_ADDR 0x3613
#define HEVC_SAO_ABV_WPTR 0x3614
#define HEVC_SAO_ABV_RPTR 0x3615
#define HEVC_SAO_VB_WPTR 0x3616
#define HEVC_SAO_VB_RPTR 0x3617
#define HEVC_SAO_DBG_MODE0 0x361e
#define HEVC_SAO_DBG_MODE1 0x361f
#define HEVC_SAO_CTRL2 0x3620
#define HEVC_SAO_CTRL3 0x3621
#define HEVC_SAO_CTRL4 0x3622
#define HEVC_SAO_CTRL5 0x3623
#define HEVC_SAO_CTRL6 0x3624
#define HEVC_SAO_CTRL7 0x3625
#define HEVC_SAO_DBG_DATA_0 0x3630
#define HEVC_SAO_DBG_DATA_1 0x3631
#define HEVC_SAO_DBG_DATA_2 0x3632
#define HEVC_SAO_DBG_DATA_3 0x3633
#define HEVC_SAO_DBG_DATA_4 0x3634
#define HEVC_SAO_DBG_DATA_5 0x3635
#define HEVC_SAO_DBG_DATA_6 0x3636
#define HEVC_SAO_DBG_DATA_7 0x3637
#define HEVC_IQIT_CLK_RST_CTRL 0x3700
#define HEVC_IQIT_DEQUANT_CTRL 0x3701
#define HEVC_IQIT_SCALELUT_WR_ADDR 0x3702
#define HEVC_IQIT_SCALELUT_RD_ADDR 0x3703
#define HEVC_IQIT_SCALELUT_DATA 0x3704
#define HEVC_IQIT_SCALELUT_IDX_4 0x3705
#define HEVC_IQIT_SCALELUT_IDX_8 0x3706
#define HEVC_IQIT_SCALELUT_IDX_16_32 0x3707
#define HEVC_IQIT_STAT_GEN0 0x3708
#define HEVC_QP_WRITE 0x3709
#define HEVC_IQIT_STAT_GEN1 0x370a
/**/
#define DOS_SW_RESET0 0x3f00
#define DOS_GCLK_EN0 0x3f01
#define DOS_GEN_CTRL0 0x3f02
#define DOS_APB_ERR_CTRL 0x3f03
#define DOS_APB_ERR_STAT 0x3f04
#define DOS_VDEC_INT_EN 0x3f05
#define DOS_HCODEC_INT_EN 0x3f06
#define DOS_SW_RESET1 0x3f07
#define DOS_SW_RESET2 0x3f08
#define DOS_GCLK_EN1 0x3f09
#define DOS_VDEC2_INT_EN 0x3f0a
#define DOS_VDIN_LCNT 0x3f0b
#define DOS_VDIN_FCNT 0x3f0c
#define DOS_VDIN_CCTL 0x3f0d
#define DOS_SCRATCH0 0x3f10
#define DOS_SCRATCH1 0x3f11
#define DOS_SCRATCH2 0x3f12
#define DOS_SCRATCH3 0x3f13
#define DOS_SCRATCH4 0x3f14
#define DOS_SCRATCH5 0x3f15
#define DOS_SCRATCH6 0x3f16
#define DOS_SCRATCH7 0x3f17
#define DOS_SCRATCH8 0x3f18
#define DOS_SCRATCH9 0x3f19
#define DOS_SCRATCH10 0x3f1a
#define DOS_SCRATCH11 0x3f1b
#define DOS_SCRATCH12 0x3f1c
#define DOS_SCRATCH13 0x3f1d
#define DOS_SCRATCH14 0x3f1e
#define DOS_SCRATCH15 0x3f1f
#define DOS_SCRATCH16 0x3f20
#define DOS_SCRATCH17 0x3f21
#define DOS_SCRATCH18 0x3f22
#define DOS_SCRATCH19 0x3f23
#define DOS_SCRATCH20 0x3f24
#define DOS_SCRATCH21 0x3f25
#define DOS_SCRATCH22 0x3f26
#define DOS_SCRATCH23 0x3f27
#define DOS_SCRATCH24 0x3f28
#define DOS_SCRATCH25 0x3f29
#define DOS_SCRATCH26 0x3f2a
#define DOS_SCRATCH27 0x3f2b
#define DOS_SCRATCH28 0x3f2c
#define DOS_SCRATCH29 0x3f2d
#define DOS_SCRATCH30 0x3f2e
#define DOS_SCRATCH31 0x3f2f
#define DOS_MEM_PD_VDEC 0x3f30
#define DOS_MEM_PD_VDEC2 0x3f31
#define DOS_MEM_PD_HCODEC 0x3f32
/*add from M8M2*/
#define DOS_MEM_PD_HEVC 0x3f33
#define DOS_SW_RESET3 0x3f34
#define DOS_GCLK_EN3 0x3f35
#define DOS_HEVC_INT_EN 0x3f36
/**/
#define DOS_VDEC_MCRCC_STALL_CTRL 0x3f40
#define DOS_VDEC_MCRCC_STALL2_CTRL 0x3f42
#define DOS_VDEC2_MCRCC_STALL_CTRL 0x3f41
#define DOS_VDEC2_MCRCC_STALL2_CTRL 0x3f43
#define HCODEC_MC_CTRL_REG 0x1900
#define HCODEC_MC_MB_INFO 0x1901
#define HCODEC_MC_PIC_INFO 0x1902
#define HCODEC_MC_HALF_PEL_ONE 0x1903
#define HCODEC_MC_HALF_PEL_TWO 0x1904
#define HCODEC_POWER_CTL_MC 0x1905
#define HCODEC_MC_CMD 0x1906
#define HCODEC_MC_CTRL0 0x1907
#define HCODEC_MC_PIC_W_H 0x1908
#define HCODEC_MC_STATUS0 0x1909
#define HCODEC_MC_STATUS1 0x190a
#define HCODEC_MC_CTRL1 0x190b
#define HCODEC_MC_MIX_RATIO0 0x190c
#define HCODEC_MC_MIX_RATIO1 0x190d
#define HCODEC_MC_DP_MB_XY 0x190e
#define HCODEC_MC_OM_MB_XY 0x190f
#define HCODEC_PSCALE_RST 0x1910
#define HCODEC_PSCALE_CTRL 0x1911
#define HCODEC_PSCALE_PICI_W 0x1912
#define HCODEC_PSCALE_PICI_H 0x1913
#define HCODEC_PSCALE_PICO_W 0x1914
#define HCODEC_PSCALE_PICO_H 0x1915
#define HCODEC_PSCALE_PICO_START_X 0x1916
#define HCODEC_PSCALE_PICO_START_Y 0x1917
#define HCODEC_PSCALE_DUMMY 0x1918
#define HCODEC_PSCALE_FILT0_COEF0 0x1919
#define HCODEC_PSCALE_FILT0_COEF1 0x191a
#define HCODEC_PSCALE_CMD_CTRL 0x191b
#define HCODEC_PSCALE_CMD_BLK_X 0x191c
#define HCODEC_PSCALE_CMD_BLK_Y 0x191d
#define HCODEC_PSCALE_STATUS 0x191e
#define HCODEC_PSCALE_BMEM_ADDR 0x191f
#define HCODEC_PSCALE_BMEM_DAT 0x1920
#define HCODEC_PSCALE_DRAM_BUF_CTRL 0x1921
#define HCODEC_PSCALE_MCMD_CTRL 0x1922
#define HCODEC_PSCALE_MCMD_XSIZE 0x1923
#define HCODEC_PSCALE_MCMD_YSIZE 0x1924
#define HCODEC_PSCALE_RBUF_START_BLKX 0x1925
#define HCODEC_PSCALE_RBUF_START_BLKY 0x1926
#define HCODEC_PSCALE_PICO_SHIFT_XY 0x1928
#define HCODEC_PSCALE_CTRL1 0x1929
#define HCODEC_PSCALE_SRCKEY_CTRL0 0x192a
#define HCODEC_PSCALE_SRCKEY_CTRL1 0x192b
#define HCODEC_PSCALE_CANVAS_RD_ADDR 0x192c
#define HCODEC_PSCALE_CANVAS_WR_ADDR 0x192d
#define HCODEC_PSCALE_CTRL2 0x192e
/*add from M8M2*/
#define HCODEC_HDEC_MC_OMEM_AUTO 0x1930
#define HCODEC_HDEC_MC_MBRIGHT_IDX 0x1931
#define HCODEC_HDEC_MC_MBRIGHT_RD 0x1932
/**/
#define HCODEC_MC_MPORT_CTRL 0x1940
#define HCODEC_MC_MPORT_DAT 0x1941
#define HCODEC_MC_WT_PRED_CTRL 0x1942
#define HCODEC_MC_MBBOT_ST_EVEN_ADDR 0x1944
#define HCODEC_MC_MBBOT_ST_ODD_ADDR 0x1945
#define HCODEC_MC_DPDN_MB_XY 0x1946
#define HCODEC_MC_OMDN_MB_XY 0x1947
#define HCODEC_MC_HCMDBUF_H 0x1948
#define HCODEC_MC_HCMDBUF_L 0x1949
#define HCODEC_MC_HCMD_H 0x194a
#define HCODEC_MC_HCMD_L 0x194b
#define HCODEC_MC_IDCT_DAT 0x194c
#define HCODEC_MC_CTRL_GCLK_CTRL 0x194d
#define HCODEC_MC_OTHER_GCLK_CTRL 0x194e
#define HCODEC_MC_CTRL2 0x194f
#define HCODEC_MDEC_PIC_DC_CTRL 0x198e
#define HCODEC_MDEC_PIC_DC_STATUS 0x198f
#define HCODEC_ANC0_CANVAS_ADDR 0x1990
#define HCODEC_ANC1_CANVAS_ADDR 0x1991
#define HCODEC_ANC2_CANVAS_ADDR 0x1992
#define HCODEC_ANC3_CANVAS_ADDR 0x1993
#define HCODEC_ANC4_CANVAS_ADDR 0x1994
#define HCODEC_ANC5_CANVAS_ADDR 0x1995
#define HCODEC_ANC6_CANVAS_ADDR 0x1996
#define HCODEC_ANC7_CANVAS_ADDR 0x1997
#define HCODEC_ANC8_CANVAS_ADDR 0x1998
#define HCODEC_ANC9_CANVAS_ADDR 0x1999
#define HCODEC_ANC10_CANVAS_ADDR 0x199a
#define HCODEC_ANC11_CANVAS_ADDR 0x199b
#define HCODEC_ANC12_CANVAS_ADDR 0x199c
#define HCODEC_ANC13_CANVAS_ADDR 0x199d
#define HCODEC_ANC14_CANVAS_ADDR 0x199e
#define HCODEC_ANC15_CANVAS_ADDR 0x199f
#define HCODEC_ANC16_CANVAS_ADDR 0x19a0
#define HCODEC_ANC17_CANVAS_ADDR 0x19a1
#define HCODEC_ANC18_CANVAS_ADDR 0x19a2
#define HCODEC_ANC19_CANVAS_ADDR 0x19a3
#define HCODEC_ANC20_CANVAS_ADDR 0x19a4
#define HCODEC_ANC21_CANVAS_ADDR 0x19a5
#define HCODEC_ANC22_CANVAS_ADDR 0x19a6
#define HCODEC_ANC23_CANVAS_ADDR 0x19a7
#define HCODEC_ANC24_CANVAS_ADDR 0x19a8
#define HCODEC_ANC25_CANVAS_ADDR 0x19a9
#define HCODEC_ANC26_CANVAS_ADDR 0x19aa
#define HCODEC_ANC27_CANVAS_ADDR 0x19ab
#define HCODEC_ANC28_CANVAS_ADDR 0x19ac
#define HCODEC_ANC29_CANVAS_ADDR 0x19ad
#define HCODEC_ANC30_CANVAS_ADDR 0x19ae
#define HCODEC_ANC31_CANVAS_ADDR 0x19af
#define HCODEC_DBKR_CANVAS_ADDR 0x19b0
#define HCODEC_DBKW_CANVAS_ADDR 0x19b1
#define HCODEC_REC_CANVAS_ADDR 0x19b2
#define HCODEC_CURR_CANVAS_CTRL 0x19b3
#define HCODEC_MDEC_PIC_DC_THRESH 0x19b8
#define HCODEC_MDEC_PICR_BUF_STATUS 0x19b9
#define HCODEC_MDEC_PICW_BUF_STATUS 0x19ba
#define HCODEC_MCW_DBLK_WRRSP_CNT 0x19bb
#define HCODEC_MC_MBBOT_WRRSP_CNT 0x19bc
#define HCODEC_MDEC_PICW_BUF2_STATUS 0x19bd
#define HCODEC_WRRSP_FIFO_PICW_DBK 0x19be
#define HCODEC_WRRSP_FIFO_PICW_MC 0x19bf
#define HCODEC_AV_SCRATCH_0 0x19c0
#define HCODEC_AV_SCRATCH_1 0x19c1
#define HCODEC_AV_SCRATCH_2 0x19c2
#define HCODEC_AV_SCRATCH_3 0x19c3
#define HCODEC_AV_SCRATCH_4 0x19c4
#define HCODEC_AV_SCRATCH_5 0x19c5
#define HCODEC_AV_SCRATCH_6 0x19c6
#define HCODEC_AV_SCRATCH_7 0x19c7
#define HCODEC_AV_SCRATCH_8 0x19c8
#define HCODEC_AV_SCRATCH_9 0x19c9
#define HCODEC_AV_SCRATCH_A 0x19ca
#define HCODEC_AV_SCRATCH_B 0x19cb
#define HCODEC_AV_SCRATCH_C 0x19cc
#define HCODEC_AV_SCRATCH_D 0x19cd
#define HCODEC_AV_SCRATCH_E 0x19ce
#define HCODEC_AV_SCRATCH_F 0x19cf
#define HCODEC_AV_SCRATCH_G 0x19d0
#define HCODEC_AV_SCRATCH_H 0x19d1
#define HCODEC_AV_SCRATCH_I 0x19d2
#define HCODEC_AV_SCRATCH_J 0x19d3
#define HCODEC_AV_SCRATCH_K 0x19d4
#define HCODEC_AV_SCRATCH_L 0x19d5
#define HCODEC_AV_SCRATCH_M 0x19d6
#define HCODEC_AV_SCRATCH_N 0x19d7
#define HCODEC_WRRSP_CO_MB 0x19d8
#define HCODEC_WRRSP_DCAC 0x19d9
/*add from M8M2*/
#define HCODEC_WRRSP_VLD 0x19da
#define HCODEC_MDEC_DOUBLEW_CFG0 0x19db
#define HCODEC_MDEC_DOUBLEW_CFG1 0x19dc
#define HCODEC_MDEC_DOUBLEW_CFG2 0x19dd
#define HCODEC_MDEC_DOUBLEW_CFG3 0x19de
#define HCODEC_MDEC_DOUBLEW_CFG4 0x19df
#define HCODEC_MDEC_DOUBLEW_CFG5 0x19e0
#define HCODEC_MDEC_DOUBLEW_CFG6 0x19e1
#define HCODEC_MDEC_DOUBLEW_CFG7 0x19e2
#define HCODEC_MDEC_DOUBLEW_STATUS 0x19e3
/**/
#define HCODEC_DBLK_RST 0x1950
#define HCODEC_DBLK_CTRL 0x1951
#define HCODEC_DBLK_MB_WID_HEIGHT 0x1952
#define HCODEC_DBLK_STATUS 0x1953
#define HCODEC_DBLK_CMD_CTRL 0x1954
#define HCODEC_DBLK_MB_XY 0x1955
#define HCODEC_DBLK_QP 0x1956
#define HCODEC_DBLK_Y_BHFILT 0x1957
#define HCODEC_DBLK_Y_BHFILT_HIGH 0x1958
#define HCODEC_DBLK_Y_BVFILT 0x1959
#define HCODEC_DBLK_CB_BFILT 0x195a
#define HCODEC_DBLK_CR_BFILT 0x195b
#define HCODEC_DBLK_Y_HFILT 0x195c
#define HCODEC_DBLK_Y_HFILT_HIGH 0x195d
#define HCODEC_DBLK_Y_VFILT 0x195e
#define HCODEC_DBLK_CB_FILT 0x195f
#define HCODEC_DBLK_CR_FILT 0x1960
#define HCODEC_DBLK_BETAX_QP_SEL 0x1961
#define HCODEC_DBLK_CLIP_CTRL0 0x1962
#define HCODEC_DBLK_CLIP_CTRL1 0x1963
#define HCODEC_DBLK_CLIP_CTRL2 0x1964
#define HCODEC_DBLK_CLIP_CTRL3 0x1965
#define HCODEC_DBLK_CLIP_CTRL4 0x1966
#define HCODEC_DBLK_CLIP_CTRL5 0x1967
#define HCODEC_DBLK_CLIP_CTRL6 0x1968
#define HCODEC_DBLK_CLIP_CTRL7 0x1969
#define HCODEC_DBLK_CLIP_CTRL8 0x196a
#define HCODEC_DBLK_STATUS1 0x196b
#define HCODEC_DBLK_GCLK_FREE 0x196c
#define HCODEC_DBLK_GCLK_OFF 0x196d
#define HCODEC_DBLK_AVSFLAGS 0x196e
#define HCODEC_DBLK_CBPY 0x1970
#define HCODEC_DBLK_CBPY_ADJ 0x1971
#define HCODEC_DBLK_CBPC 0x1972
#define HCODEC_DBLK_CBPC_ADJ 0x1973
#define HCODEC_DBLK_VHMVD 0x1974
#define HCODEC_DBLK_STRONG 0x1975
#define HCODEC_DBLK_RV8_QUANT 0x1976
#define HCODEC_DBLK_CBUS_HCMD2 0x1977
#define HCODEC_DBLK_CBUS_HCMD1 0x1978
#define HCODEC_DBLK_CBUS_HCMD0 0x1979
#define HCODEC_DBLK_VLD_HCMD2 0x197a
#define HCODEC_DBLK_VLD_HCMD1 0x197b
#define HCODEC_DBLK_VLD_HCMD0 0x197c
#define HCODEC_DBLK_OST_YBASE 0x197d
#define HCODEC_DBLK_OST_CBCRDIFF 0x197e
#define HCODEC_DBLK_CTRL1 0x197f
#define HCODEC_MCRCC_CTL1 0x1980
#define HCODEC_MCRCC_CTL2 0x1981
#define HCODEC_MCRCC_CTL3 0x1982
#define HCODEC_GCLK_EN 0x1983
#define HCODEC_MDEC_SW_RESET 0x1984
#define VDEC2_MC_CTRL_REG 0x2900
#define VDEC2_MC_MB_INFO 0x2901
#define VDEC2_MC_PIC_INFO 0x2902
#define VDEC2_MC_HALF_PEL_ONE 0x2903
#define VDEC2_MC_HALF_PEL_TWO 0x2904
#define VDEC2_POWER_CTL_MC 0x2905
#define VDEC2_MC_CMD 0x2906
#define VDEC2_MC_CTRL0 0x2907
#define VDEC2_MC_PIC_W_H 0x2908
#define VDEC2_MC_STATUS0 0x2909
#define VDEC2_MC_STATUS1 0x290a
#define VDEC2_MC_CTRL1 0x290b
#define VDEC2_MC_MIX_RATIO0 0x290c
#define VDEC2_MC_MIX_RATIO1 0x290d
#define VDEC2_MC_DP_MB_XY 0x290e
#define VDEC2_MC_OM_MB_XY 0x290f
#define VDEC2_PSCALE_RST 0x2910
#define VDEC2_PSCALE_CTRL 0x2911
#define VDEC2_PSCALE_PICI_W 0x2912
#define VDEC2_PSCALE_PICI_H 0x2913
#define VDEC2_PSCALE_PICO_W 0x2914
#define VDEC2_PSCALE_PICO_H 0x2915
#define VDEC2_PSCALE_PICO_START_X 0x2916
#define VDEC2_PSCALE_PICO_START_Y 0x2917
#define VDEC2_PSCALE_DUMMY 0x2918
#define VDEC2_PSCALE_FILT0_COEF0 0x2919
#define VDEC2_PSCALE_FILT0_COEF1 0x291a
#define VDEC2_PSCALE_CMD_CTRL 0x291b
#define VDEC2_PSCALE_CMD_BLK_X 0x291c
#define VDEC2_PSCALE_CMD_BLK_Y 0x291d
#define VDEC2_PSCALE_STATUS 0x291e
#define VDEC2_PSCALE_BMEM_ADDR 0x291f
#define VDEC2_PSCALE_BMEM_DAT 0x2920
#define VDEC2_PSCALE_DRAM_BUF_CTRL 0x2921
#define VDEC2_PSCALE_MCMD_CTRL 0x2922
#define VDEC2_PSCALE_MCMD_XSIZE 0x2923
#define VDEC2_PSCALE_MCMD_YSIZE 0x2924
#define VDEC2_PSCALE_RBUF_START_BLKX 0x2925
#define VDEC2_PSCALE_RBUF_START_BLKY 0x2926
#define VDEC2_PSCALE_PICO_SHIFT_XY 0x2928
#define VDEC2_PSCALE_CTRL1 0x2929
#define VDEC2_PSCALE_SRCKEY_CTRL0 0x292a
#define VDEC2_PSCALE_SRCKEY_CTRL1 0x292b
#define VDEC2_PSCALE_CANVAS_RD_ADDR 0x292c
#define VDEC2_PSCALE_CANVAS_WR_ADDR 0x292d
#define VDEC2_PSCALE_CTRL2 0x292e
/*add from M8M2*/
#define VDEC2_HDEC_MC_OMEM_AUTO 0x2930
#define VDEC2_HDEC_MC_MBRIGHT_IDX 0x2931
#define VDEC2_HDEC_MC_MBRIGHT_RD 0x2932
/**/
#define VDEC2_MC_MPORT_CTRL 0x2940
#define VDEC2_MC_MPORT_DAT 0x2941
#define VDEC2_MC_WT_PRED_CTRL 0x2942
#define VDEC2_MC_MBBOT_ST_EVEN_ADDR 0x2944
#define VDEC2_MC_MBBOT_ST_ODD_ADDR 0x2945
#define VDEC2_MC_DPDN_MB_XY 0x2946
#define VDEC2_MC_OMDN_MB_XY 0x2947
#define VDEC2_MC_HCMDBUF_H 0x2948
#define VDEC2_MC_HCMDBUF_L 0x2949
#define VDEC2_MC_HCMD_H 0x294a
#define VDEC2_MC_HCMD_L 0x294b
#define VDEC2_MC_IDCT_DAT 0x294c
#define VDEC2_MC_CTRL_GCLK_CTRL 0x294d
#define VDEC2_MC_OTHER_GCLK_CTRL 0x294e
#define VDEC2_MC_CTRL2 0x294f
#define VDEC2_MDEC_PIC_DC_CTRL 0x298e
#define VDEC2_MDEC_PIC_DC_STATUS 0x298f
#define VDEC2_ANC0_CANVAS_ADDR 0x2990
#define VDEC2_ANC1_CANVAS_ADDR 0x2991
#define VDEC2_ANC2_CANVAS_ADDR 0x2992
#define VDEC2_ANC3_CANVAS_ADDR 0x2993
#define VDEC2_ANC4_CANVAS_ADDR 0x2994
#define VDEC2_ANC5_CANVAS_ADDR 0x2995
#define VDEC2_ANC6_CANVAS_ADDR 0x2996
#define VDEC2_ANC7_CANVAS_ADDR 0x2997
#define VDEC2_ANC8_CANVAS_ADDR 0x2998
#define VDEC2_ANC9_CANVAS_ADDR 0x2999
#define VDEC2_ANC10_CANVAS_ADDR 0x299a
#define VDEC2_ANC11_CANVAS_ADDR 0x299b
#define VDEC2_ANC12_CANVAS_ADDR 0x299c
#define VDEC2_ANC13_CANVAS_ADDR 0x299d
#define VDEC2_ANC14_CANVAS_ADDR 0x299e
#define VDEC2_ANC15_CANVAS_ADDR 0x299f
#define VDEC2_ANC16_CANVAS_ADDR 0x29a0
#define VDEC2_ANC17_CANVAS_ADDR 0x29a1
#define VDEC2_ANC18_CANVAS_ADDR 0x29a2
#define VDEC2_ANC19_CANVAS_ADDR 0x29a3
#define VDEC2_ANC20_CANVAS_ADDR 0x29a4
#define VDEC2_ANC21_CANVAS_ADDR 0x29a5
#define VDEC2_ANC22_CANVAS_ADDR 0x29a6
#define VDEC2_ANC23_CANVAS_ADDR 0x29a7
#define VDEC2_ANC24_CANVAS_ADDR 0x29a8
#define VDEC2_ANC25_CANVAS_ADDR 0x29a9
#define VDEC2_ANC26_CANVAS_ADDR 0x29aa
#define VDEC2_ANC27_CANVAS_ADDR 0x29ab
#define VDEC2_ANC28_CANVAS_ADDR 0x29ac
#define VDEC2_ANC29_CANVAS_ADDR 0x29ad
#define VDEC2_ANC30_CANVAS_ADDR 0x29ae
#define VDEC2_ANC31_CANVAS_ADDR 0x29af
#define VDEC2_DBKR_CANVAS_ADDR 0x29b0
#define VDEC2_DBKW_CANVAS_ADDR 0x29b1
#define VDEC2_REC_CANVAS_ADDR 0x29b2
#define VDEC2_CURR_CANVAS_CTRL 0x29b3
#define VDEC2_MDEC_PIC_DC_THRESH 0x29b8
#define VDEC2_MDEC_PICR_BUF_STATUS 0x29b9
#define VDEC2_MDEC_PICW_BUF_STATUS 0x29ba
#define VDEC2_MCW_DBLK_WRRSP_CNT 0x29bb
#define VDEC2_MC_MBBOT_WRRSP_CNT 0x29bc
#define VDEC2_MDEC_PICW_BUF2_STATUS 0x29bd
#define VDEC2_WRRSP_FIFO_PICW_DBK 0x29be
#define VDEC2_WRRSP_FIFO_PICW_MC 0x29bf
#define VDEC2_AV_SCRATCH_0 0x29c0
#define VDEC2_AV_SCRATCH_1 0x29c1
#define VDEC2_AV_SCRATCH_2 0x29c2
#define VDEC2_AV_SCRATCH_3 0x29c3
#define VDEC2_AV_SCRATCH_4 0x29c4
#define VDEC2_AV_SCRATCH_5 0x29c5
#define VDEC2_AV_SCRATCH_6 0x29c6
#define VDEC2_AV_SCRATCH_7 0x29c7
#define VDEC2_AV_SCRATCH_8 0x29c8
#define VDEC2_AV_SCRATCH_9 0x29c9
#define VDEC2_AV_SCRATCH_A 0x29ca
#define VDEC2_AV_SCRATCH_B 0x29cb
#define VDEC2_AV_SCRATCH_C 0x29cc
#define VDEC2_AV_SCRATCH_D 0x29cd
#define VDEC2_AV_SCRATCH_E 0x29ce
#define VDEC2_AV_SCRATCH_F 0x29cf
#define VDEC2_AV_SCRATCH_G 0x29d0
#define VDEC2_AV_SCRATCH_H 0x29d1
#define VDEC2_AV_SCRATCH_I 0x29d2
#define VDEC2_AV_SCRATCH_J 0x29d3
#define VDEC2_AV_SCRATCH_K 0x29d4
#define VDEC2_AV_SCRATCH_L 0x29d5
#define VDEC2_AV_SCRATCH_M 0x29d6
#define VDEC2_AV_SCRATCH_N 0x29d7
#define VDEC2_WRRSP_CO_MB 0x29d8
#define VDEC2_WRRSP_DCAC 0x29d9
/*add from M8M2*/
#define VDEC2_WRRSP_VLD 0x29da
#define VDEC2_MDEC_DOUBLEW_CFG0 0x29db
#define VDEC2_MDEC_DOUBLEW_CFG1 0x29dc
#define VDEC2_MDEC_DOUBLEW_CFG2 0x29dd
#define VDEC2_MDEC_DOUBLEW_CFG3 0x29de
#define VDEC2_MDEC_DOUBLEW_CFG4 0x29df
#define VDEC2_MDEC_DOUBLEW_CFG5 0x29e0
#define VDEC2_MDEC_DOUBLEW_CFG6 0x29e1
#define VDEC2_MDEC_DOUBLEW_CFG7 0x29e2
#define VDEC2_MDEC_DOUBLEW_STATUS 0x29e3
/**/
#define VDEC2_DBLK_RST 0x2950
#define VDEC2_DBLK_CTRL 0x2951
#define VDEC2_DBLK_MB_WID_HEIGHT 0x2952
#define VDEC2_DBLK_STATUS 0x2953
#define VDEC2_DBLK_CMD_CTRL 0x2954
#define VDEC2_DBLK_MB_XY 0x2955
#define VDEC2_DBLK_QP 0x2956
#define VDEC2_DBLK_Y_BHFILT 0x2957
#define VDEC2_DBLK_Y_BHFILT_HIGH 0x2958
#define VDEC2_DBLK_Y_BVFILT 0x2959
#define VDEC2_DBLK_CB_BFILT 0x295a
#define VDEC2_DBLK_CR_BFILT 0x295b
#define VDEC2_DBLK_Y_HFILT 0x295c
#define VDEC2_DBLK_Y_HFILT_HIGH 0x295d
#define VDEC2_DBLK_Y_VFILT 0x295e
#define VDEC2_DBLK_CB_FILT 0x295f
#define VDEC2_DBLK_CR_FILT 0x2960
#define VDEC2_DBLK_BETAX_QP_SEL 0x2961
#define VDEC2_DBLK_CLIP_CTRL0 0x2962
#define VDEC2_DBLK_CLIP_CTRL1 0x2963
#define VDEC2_DBLK_CLIP_CTRL2 0x2964
#define VDEC2_DBLK_CLIP_CTRL3 0x2965
#define VDEC2_DBLK_CLIP_CTRL4 0x2966
#define VDEC2_DBLK_CLIP_CTRL5 0x2967
#define VDEC2_DBLK_CLIP_CTRL6 0x2968
#define VDEC2_DBLK_CLIP_CTRL7 0x2969
#define VDEC2_DBLK_CLIP_CTRL8 0x296a
#define VDEC2_DBLK_STATUS1 0x296b
#define VDEC2_DBLK_GCLK_FREE 0x296c
#define VDEC2_DBLK_GCLK_OFF 0x296d
#define VDEC2_DBLK_AVSFLAGS 0x296e
#define VDEC2_DBLK_CBPY 0x2970
#define VDEC2_DBLK_CBPY_ADJ 0x2971
#define VDEC2_DBLK_CBPC 0x2972
#define VDEC2_DBLK_CBPC_ADJ 0x2973
#define VDEC2_DBLK_VHMVD 0x2974
#define VDEC2_DBLK_STRONG 0x2975
#define VDEC2_DBLK_RV8_QUANT 0x2976
#define VDEC2_DBLK_CBUS_HCMD2 0x2977
#define VDEC2_DBLK_CBUS_HCMD1 0x2978
#define VDEC2_DBLK_CBUS_HCMD0 0x2979
#define VDEC2_DBLK_VLD_HCMD2 0x297a
#define VDEC2_DBLK_VLD_HCMD1 0x297b
#define VDEC2_DBLK_VLD_HCMD0 0x297c
#define VDEC2_DBLK_OST_YBASE 0x297d
#define VDEC2_DBLK_OST_CBCRDIFF 0x297e
#define VDEC2_DBLK_CTRL1 0x297f
#define VDEC2_MCRCC_CTL1 0x2980
#define VDEC2_MCRCC_CTL2 0x2981
#define VDEC2_MCRCC_CTL3 0x2982
#define VDEC2_GCLK_EN 0x2983
#define VDEC2_MDEC_SW_RESET 0x2984
/*add from M8M2*/
#define HEVC_MC_CTRL_REG 0x3900
#define HEVC_MC_MB_INFO 0x3901
#define HEVC_MC_PIC_INFO 0x3902
#define HEVC_MC_HALF_PEL_ONE 0x3903
#define HEVC_MC_HALF_PEL_TWO 0x3904
#define HEVC_POWER_CTL_MC 0x3905
#define HEVC_MC_CMD 0x3906
#define HEVC_MC_CTRL0 0x3907
#define HEVC_MC_PIC_W_H 0x3908
#define HEVC_MC_STATUS0 0x3909
#define HEVC_MC_STATUS1 0x390a
#define HEVC_MC_CTRL1 0x390b
#define HEVC_MC_MIX_RATIO0 0x390c
#define HEVC_MC_MIX_RATIO1 0x390d
#define HEVC_MC_DP_MB_XY 0x390e
#define HEVC_MC_OM_MB_XY 0x390f
#define HEVC_PSCALE_RST 0x3910
#define HEVC_PSCALE_CTRL 0x3911
#define HEVC_PSCALE_PICI_W 0x3912
#define HEVC_PSCALE_PICI_H 0x3913
#define HEVC_PSCALE_PICO_W 0x3914
#define HEVC_PSCALE_PICO_H 0x3915
#define HEVC_PSCALE_PICO_START_X 0x3916
#define HEVC_PSCALE_PICO_START_Y 0x3917
#define HEVC_PSCALE_DUMMY 0x3918
#define HEVC_PSCALE_FILT0_COEF0 0x3919
#define HEVC_PSCALE_FILT0_COEF1 0x391a
#define HEVC_PSCALE_CMD_CTRL 0x391b
#define HEVC_PSCALE_CMD_BLK_X 0x391c
#define HEVC_PSCALE_CMD_BLK_Y 0x391d
#define HEVC_PSCALE_STATUS 0x391e
#define HEVC_PSCALE_BMEM_ADDR 0x391f
#define HEVC_PSCALE_BMEM_DAT 0x3920
#define HEVC_PSCALE_DRAM_BUF_CTRL 0x3921
#define HEVC_PSCALE_MCMD_CTRL 0x3922
#define HEVC_PSCALE_MCMD_XSIZE 0x3923
#define HEVC_PSCALE_MCMD_YSIZE 0x3924
#define HEVC_PSCALE_RBUF_START_BLKX 0x3925
#define HEVC_PSCALE_RBUF_START_BLKY 0x3926
#define HEVC_PSCALE_PICO_SHIFT_XY 0x3928
#define HEVC_PSCALE_CTRL1 0x3929
#define HEVC_PSCALE_SRCKEY_CTRL0 0x392a
#define HEVC_PSCALE_SRCKEY_CTRL1 0x392b
#define HEVC_PSCALE_CANVAS_RD_ADDR 0x392c
#define HEVC_PSCALE_CANVAS_WR_ADDR 0x392d
#define HEVC_PSCALE_CTRL2 0x392e
#define HEVC_HDEC_MC_OMEM_AUTO 0x3930
#define HEVC_HDEC_MC_MBRIGHT_IDX 0x3931
#define HEVC_HDEC_MC_MBRIGHT_RD 0x3932
#define HEVC_MC_MPORT_CTRL 0x3940
#define HEVC_MC_MPORT_DAT 0x3941
#define HEVC_MC_WT_PRED_CTRL 0x3942
#define HEVC_MC_MBBOT_ST_EVEN_ADDR 0x3944
#define HEVC_MC_MBBOT_ST_ODD_ADDR 0x3945
#define HEVC_MC_DPDN_MB_XY 0x3946
#define HEVC_MC_OMDN_MB_XY 0x3947
#define HEVC_MC_HCMDBUF_H 0x3948
#define HEVC_MC_HCMDBUF_L 0x3949
#define HEVC_MC_HCMD_H 0x394a
#define HEVC_MC_HCMD_L 0x394b
#define HEVC_MC_IDCT_DAT 0x394c
#define HEVC_MC_CTRL_GCLK_CTRL 0x394d
#define HEVC_MC_OTHER_GCLK_CTRL 0x394e
#define HEVC_MC_CTRL2 0x394f
#define HEVC_MDEC_PIC_DC_CTRL 0x398e
#define HEVC_MDEC_PIC_DC_STATUS 0x398f
#define HEVC_ANC0_CANVAS_ADDR 0x3990
#define HEVC_ANC1_CANVAS_ADDR 0x3991
#define HEVC_ANC2_CANVAS_ADDR 0x3992
#define HEVC_ANC3_CANVAS_ADDR 0x3993
#define HEVC_ANC4_CANVAS_ADDR 0x3994
#define HEVC_ANC5_CANVAS_ADDR 0x3995
#define HEVC_ANC6_CANVAS_ADDR 0x3996
#define HEVC_ANC7_CANVAS_ADDR 0x3997
#define HEVC_ANC8_CANVAS_ADDR 0x3998
#define HEVC_ANC9_CANVAS_ADDR 0x3999
#define HEVC_ANC10_CANVAS_ADDR 0x399a
#define HEVC_ANC11_CANVAS_ADDR 0x399b
#define HEVC_ANC12_CANVAS_ADDR 0x399c
#define HEVC_ANC13_CANVAS_ADDR 0x399d
#define HEVC_ANC14_CANVAS_ADDR 0x399e
#define HEVC_ANC15_CANVAS_ADDR 0x399f
#define HEVC_ANC16_CANVAS_ADDR 0x39a0
#define HEVC_ANC17_CANVAS_ADDR 0x39a1
#define HEVC_ANC18_CANVAS_ADDR 0x39a2
#define HEVC_ANC19_CANVAS_ADDR 0x39a3
#define HEVC_ANC20_CANVAS_ADDR 0x39a4
#define HEVC_ANC21_CANVAS_ADDR 0x39a5
#define HEVC_ANC22_CANVAS_ADDR 0x39a6
#define HEVC_ANC23_CANVAS_ADDR 0x39a7
#define HEVC_ANC24_CANVAS_ADDR 0x39a8
#define HEVC_ANC25_CANVAS_ADDR 0x39a9
#define HEVC_ANC26_CANVAS_ADDR 0x39aa
#define HEVC_ANC27_CANVAS_ADDR 0x39ab
#define HEVC_ANC28_CANVAS_ADDR 0x39ac
#define HEVC_ANC29_CANVAS_ADDR 0x39ad
#define HEVC_ANC30_CANVAS_ADDR 0x39ae
#define HEVC_ANC31_CANVAS_ADDR 0x39af
#define HEVC_DBKR_CANVAS_ADDR 0x39b0
#define HEVC_DBKW_CANVAS_ADDR 0x39b1
#define HEVC_REC_CANVAS_ADDR 0x39b2
#define HEVC_CURR_CANVAS_CTRL 0x39b3
#define HEVC_MDEC_PIC_DC_THRESH 0x39b8
#define HEVC_MDEC_PICR_BUF_STATUS 0x39b9
#define HEVC_MDEC_PICW_BUF_STATUS 0x39ba
#define HEVC_MCW_DBLK_WRRSP_CNT 0x39bb
#define HEVC_MC_MBBOT_WRRSP_CNT 0x39bc
#define HEVC_MDEC_PICW_BUF2_STATUS 0x39bd
#define HEVC_WRRSP_FIFO_PICW_DBK 0x39be
#define HEVC_WRRSP_FIFO_PICW_MC 0x39bf
#define HEVC_AV_SCRATCH_0 0x39c0
#define HEVC_AV_SCRATCH_1 0x39c1
#define HEVC_AV_SCRATCH_2 0x39c2
#define HEVC_AV_SCRATCH_3 0x39c3
#define HEVC_AV_SCRATCH_4 0x39c4
#define HEVC_AV_SCRATCH_5 0x39c5
#define HEVC_AV_SCRATCH_6 0x39c6
#define HEVC_AV_SCRATCH_7 0x39c7
#define HEVC_AV_SCRATCH_8 0x39c8
#define HEVC_AV_SCRATCH_9 0x39c9
#define HEVC_AV_SCRATCH_A 0x39ca
#define HEVC_AV_SCRATCH_B 0x39cb
#define HEVC_AV_SCRATCH_C 0x39cc
#define HEVC_AV_SCRATCH_D 0x39cd
#define HEVC_AV_SCRATCH_E 0x39ce
#define HEVC_AV_SCRATCH_F 0x39cf
#define HEVC_AV_SCRATCH_G 0x39d0
#define HEVC_AV_SCRATCH_H 0x39d1
#define HEVC_AV_SCRATCH_I 0x39d2
#define HEVC_AV_SCRATCH_J 0x39d3
#define HEVC_AV_SCRATCH_K 0x39d4
#define HEVC_AV_SCRATCH_L 0x39d5
#define HEVC_AV_SCRATCH_M 0x39d6
#define HEVC_AV_SCRATCH_N 0x39d7
#define HEVC_WRRSP_CO_MB 0x39d8
#define HEVC_WRRSP_DCAC 0x39d9
#define HEVC_WRRSP_VLD 0x39da
#define HEVC_MDEC_DOUBLEW_CFG0 0x39db
#define HEVC_MDEC_DOUBLEW_CFG1 0x39dc
#define HEVC_MDEC_DOUBLEW_CFG2 0x39dd
#define HEVC_MDEC_DOUBLEW_CFG3 0x39de
#define HEVC_MDEC_DOUBLEW_CFG4 0x39df
#define HEVC_MDEC_DOUBLEW_CFG5 0x39e0
#define HEVC_MDEC_DOUBLEW_CFG6 0x39e1
#define HEVC_MDEC_DOUBLEW_CFG7 0x39e2
#define HEVC_MDEC_DOUBLEW_STATUS 0x39e3
#define HEVC_DBLK_RST 0x3950
#define HEVC_DBLK_CTRL 0x3951
#define HEVC_DBLK_MB_WID_HEIGHT 0x3952
#define HEVC_DBLK_STATUS 0x3953
#define HEVC_DBLK_CMD_CTRL 0x3954
#define HEVC_DBLK_MB_XY 0x3955
#define HEVC_DBLK_QP 0x3956
#define HEVC_DBLK_Y_BHFILT 0x3957
#define HEVC_DBLK_Y_BHFILT_HIGH 0x3958
#define HEVC_DBLK_Y_BVFILT 0x3959
#define HEVC_DBLK_CB_BFILT 0x395a
#define HEVC_DBLK_CR_BFILT 0x395b
#define HEVC_DBLK_Y_HFILT 0x395c
#define HEVC_DBLK_Y_HFILT_HIGH 0x395d
#define HEVC_DBLK_Y_VFILT 0x395e
#define HEVC_DBLK_CB_FILT 0x395f
#define HEVC_DBLK_CR_FILT 0x3960
#define HEVC_DBLK_BETAX_QP_SEL 0x3961
#define HEVC_DBLK_CLIP_CTRL0 0x3962
#define HEVC_DBLK_CLIP_CTRL1 0x3963
#define HEVC_DBLK_CLIP_CTRL2 0x3964
#define HEVC_DBLK_CLIP_CTRL3 0x3965
#define HEVC_DBLK_CLIP_CTRL4 0x3966
#define HEVC_DBLK_CLIP_CTRL5 0x3967
#define HEVC_DBLK_CLIP_CTRL6 0x3968
#define HEVC_DBLK_CLIP_CTRL7 0x3969
#define HEVC_DBLK_CLIP_CTRL8 0x396a
#define HEVC_DBLK_STATUS1 0x396b
#define HEVC_DBLK_GCLK_FREE 0x396c
#define HEVC_DBLK_GCLK_OFF 0x396d
#define HEVC_DBLK_AVSFLAGS 0x396e
#define HEVC_DBLK_CBPY 0x3970
#define HEVC_DBLK_CBPY_ADJ 0x3971
#define HEVC_DBLK_CBPC 0x3972
#define HEVC_DBLK_CBPC_ADJ 0x3973
#define HEVC_DBLK_VHMVD 0x3974
#define HEVC_DBLK_STRONG 0x3975
#define HEVC_DBLK_RV8_QUANT 0x3976
#define HEVC_DBLK_CBUS_HCMD2 0x3977
#define HEVC_DBLK_CBUS_HCMD1 0x3978
#define HEVC_DBLK_CBUS_HCMD0 0x3979
#define HEVC_DBLK_VLD_HCMD2 0x397a
#define HEVC_DBLK_VLD_HCMD1 0x397b
#define HEVC_DBLK_VLD_HCMD0 0x397c
#define HEVC_DBLK_OST_YBASE 0x397d
#define HEVC_DBLK_OST_CBCRDIFF 0x397e
#define HEVC_DBLK_CTRL1 0x397f
#define HEVC_MCRCC_CTL1 0x3980
#define HEVC_MCRCC_CTL2 0x3981
#define HEVC_MCRCC_CTL3 0x3982
#define HEVC_GCLK_EN 0x3983
#define HEVC_MDEC_SW_RESET 0x3984
/**/
#define HCODEC_VLD_STATUS_CTRL 0x1c00
#define HCODEC_MPEG1_2_REG 0x1c01
#define HCODEC_F_CODE_REG 0x1c02
#define HCODEC_PIC_HEAD_INFO 0x1c03
#define HCODEC_SLICE_VER_POS_PIC_TYPE 0x1c04
#define HCODEC_QP_VALUE_REG 0x1c05
#define HCODEC_MBA_INC 0x1c06
#define HCODEC_MB_MOTION_MODE 0x1c07
#define HCODEC_POWER_CTL_VLD 0x1c08
#define HCODEC_MB_WIDTH 0x1c09
#define HCODEC_SLICE_QP 0x1c0a
#define HCODEC_PRE_START_CODE 0x1c0b
#define HCODEC_SLICE_START_BYTE_01 0x1c0c
#define HCODEC_SLICE_START_BYTE_23 0x1c0d
#define HCODEC_RESYNC_MARKER_LENGTH 0x1c0e
#define HCODEC_DECODER_BUFFER_INFO 0x1c0f
#define HCODEC_FST_FOR_MV_X 0x1c10
#define HCODEC_FST_FOR_MV_Y 0x1c11
#define HCODEC_SCD_FOR_MV_X 0x1c12
#define HCODEC_SCD_FOR_MV_Y 0x1c13
#define HCODEC_FST_BAK_MV_X 0x1c14
#define HCODEC_FST_BAK_MV_Y 0x1c15
#define HCODEC_SCD_BAK_MV_X 0x1c16
#define HCODEC_SCD_BAK_MV_Y 0x1c17
#define HCODEC_VLD_DECODE_CONTROL 0x1c18
#define HCODEC_VLD_REVERVED_19 0x1c19
#define HCODEC_VIFF_BIT_CNT 0x1c1a
#define HCODEC_BYTE_ALIGN_PEAK_HI 0x1c1b
#define HCODEC_BYTE_ALIGN_PEAK_LO 0x1c1c
#define HCODEC_NEXT_ALIGN_PEAK 0x1c1d
#define HCODEC_VC1_CONTROL_REG 0x1c1e
#define HCODEC_PMV1_X 0x1c20
#define HCODEC_PMV1_Y 0x1c21
#define HCODEC_PMV2_X 0x1c22
#define HCODEC_PMV2_Y 0x1c23
#define HCODEC_PMV3_X 0x1c24
#define HCODEC_PMV3_Y 0x1c25
#define HCODEC_PMV4_X 0x1c26
#define HCODEC_PMV4_Y 0x1c27
#define HCODEC_M4_TABLE_SELECT 0x1c28
#define HCODEC_M4_CONTROL_REG 0x1c29
#define HCODEC_BLOCK_NUM 0x1c2a
#define HCODEC_PATTERN_CODE 0x1c2b
#define HCODEC_MB_INFO 0x1c2c
#define HCODEC_VLD_DC_PRED 0x1c2d
#define HCODEC_VLD_ERROR_MASK 0x1c2e
#define HCODEC_VLD_DC_PRED_C 0x1c2f
#define HCODEC_LAST_SLICE_MV_ADDR 0x1c30
#define HCODEC_LAST_MVX 0x1c31
#define HCODEC_LAST_MVY 0x1c32
#define HCODEC_VLD_C38 0x1c38
#define HCODEC_VLD_C39 0x1c39
#define HCODEC_VLD_STATUS 0x1c3a
#define HCODEC_VLD_SHIFT_STATUS 0x1c3b
#define HCODEC_VOFF_STATUS 0x1c3c
#define HCODEC_VLD_C3D 0x1c3d
#define HCODEC_VLD_DBG_INDEX 0x1c3e
#define HCODEC_VLD_DBG_DATA 0x1c3f
#define HCODEC_VLD_MEM_VIFIFO_START_PTR 0x1c40
#define HCODEC_VLD_MEM_VIFIFO_CURR_PTR 0x1c41
#define HCODEC_VLD_MEM_VIFIFO_END_PTR 0x1c42
#define HCODEC_VLD_MEM_VIFIFO_BYTES_AVAIL 0x1c43
#define HCODEC_VLD_MEM_VIFIFO_CONTROL 0x1c44
#define HCODEC_VLD_MEM_VIFIFO_WP 0x1c45
#define HCODEC_VLD_MEM_VIFIFO_RP 0x1c46
#define HCODEC_VLD_MEM_VIFIFO_LEVEL 0x1c47
#define HCODEC_VLD_MEM_VIFIFO_BUF_CNTL 0x1c48
#define HCODEC_VLD_TIME_STAMP_CNTL 0x1c49
#define HCODEC_VLD_TIME_STAMP_SYNC_0 0x1c4a
#define HCODEC_VLD_TIME_STAMP_SYNC_1 0x1c4b
#define HCODEC_VLD_TIME_STAMP_0 0x1c4c
#define HCODEC_VLD_TIME_STAMP_1 0x1c4d
#define HCODEC_VLD_TIME_STAMP_2 0x1c4e
#define HCODEC_VLD_TIME_STAMP_3 0x1c4f
#define HCODEC_VLD_TIME_STAMP_LENGTH 0x1c50
#define HCODEC_VLD_MEM_VIFIFO_WRAP_COUNT 0x1c51
#define HCODEC_VLD_MEM_VIFIFO_MEM_CTL 0x1c52
#define HCODEC_VLD_MEM_VBUF_RD_PTR 0x1c53
#define HCODEC_VLD_MEM_VBUF2_RD_PTR 0x1c54
#define HCODEC_VLD_MEM_SWAP_ADDR 0x1c55
#define HCODEC_VLD_MEM_SWAP_CTL 0x1c56
#define VDEC2_VLD_STATUS_CTRL 0x2c00
#define VDEC2_MPEG1_2_REG 0x2c01
#define VDEC2_F_CODE_REG 0x2c02
#define VDEC2_PIC_HEAD_INFO 0x2c03
#define VDEC2_SLICE_VER_POS_PIC_TYPE 0x2c04
#define VDEC2_QP_VALUE_REG 0x2c05
#define VDEC2_MBA_INC 0x2c06
#define VDEC2_MB_MOTION_MODE 0x2c07
#define VDEC2_POWER_CTL_VLD 0x2c08
#define VDEC2_MB_WIDTH 0x2c09
#define VDEC2_SLICE_QP 0x2c0a
#define VDEC2_PRE_START_CODE 0x2c0b
#define VDEC2_SLICE_START_BYTE_01 0x2c0c
#define VDEC2_SLICE_START_BYTE_23 0x2c0d
#define VDEC2_RESYNC_MARKER_LENGTH 0x2c0e
#define VDEC2_DECODER_BUFFER_INFO 0x2c0f
#define VDEC2_FST_FOR_MV_X 0x2c10
#define VDEC2_FST_FOR_MV_Y 0x2c11
#define VDEC2_SCD_FOR_MV_X 0x2c12
#define VDEC2_SCD_FOR_MV_Y 0x2c13
#define VDEC2_FST_BAK_MV_X 0x2c14
#define VDEC2_FST_BAK_MV_Y 0x2c15
#define VDEC2_SCD_BAK_MV_X 0x2c16
#define VDEC2_SCD_BAK_MV_Y 0x2c17
#define VDEC2_VLD_DECODE_CONTROL 0x2c18
#define VDEC2_VLD_REVERVED_19 0x2c19
#define VDEC2_VIFF_BIT_CNT 0x2c1a
#define VDEC2_BYTE_ALIGN_PEAK_HI 0x2c1b
#define VDEC2_BYTE_ALIGN_PEAK_LO 0x2c1c
#define VDEC2_NEXT_ALIGN_PEAK 0x2c1d
#define VDEC2_VC1_CONTROL_REG 0x2c1e
#define VDEC2_PMV1_X 0x2c20
#define VDEC2_PMV1_Y 0x2c21
#define VDEC2_PMV2_X 0x2c22
#define VDEC2_PMV2_Y 0x2c23
#define VDEC2_PMV3_X 0x2c24
#define VDEC2_PMV3_Y 0x2c25
#define VDEC2_PMV4_X 0x2c26
#define VDEC2_PMV4_Y 0x2c27
#define VDEC2_M4_TABLE_SELECT 0x2c28
#define VDEC2_M4_CONTROL_REG 0x2c29
#define VDEC2_BLOCK_NUM 0x2c2a
#define VDEC2_PATTERN_CODE 0x2c2b
#define VDEC2_MB_INFO 0x2c2c
#define VDEC2_VLD_DC_PRED 0x2c2d
#define VDEC2_VLD_ERROR_MASK 0x2c2e
#define VDEC2_VLD_DC_PRED_C 0x2c2f
#define VDEC2_LAST_SLICE_MV_ADDR 0x2c30
#define VDEC2_LAST_MVX 0x2c31
#define VDEC2_LAST_MVY 0x2c32
#define VDEC2_VLD_C38 0x2c38
#define VDEC2_VLD_C39 0x2c39
#define VDEC2_VLD_STATUS 0x2c3a
#define VDEC2_VLD_SHIFT_STATUS 0x2c3b
#define VDEC2_VOFF_STATUS 0x2c3c
#define VDEC2_VLD_C3D 0x2c3d
#define VDEC2_VLD_DBG_INDEX 0x2c3e
#define VDEC2_VLD_DBG_DATA 0x2c3f
#define VDEC2_VLD_MEM_VIFIFO_START_PTR 0x2c40
#define VDEC2_VLD_MEM_VIFIFO_CURR_PTR 0x2c41
#define VDEC2_VLD_MEM_VIFIFO_END_PTR 0x2c42
#define VDEC2_VLD_MEM_VIFIFO_BYTES_AVAIL 0x2c43
#define VDEC2_VLD_MEM_VIFIFO_CONTROL 0x2c44
#define VDEC2_VLD_MEM_VIFIFO_WP 0x2c45
#define VDEC2_VLD_MEM_VIFIFO_RP 0x2c46
#define VDEC2_VLD_MEM_VIFIFO_LEVEL 0x2c47
#define VDEC2_VLD_MEM_VIFIFO_BUF_CNTL 0x2c48
#define VDEC2_VLD_TIME_STAMP_CNTL 0x2c49
#define VDEC2_VLD_TIME_STAMP_SYNC_0 0x2c4a
#define VDEC2_VLD_TIME_STAMP_SYNC_1 0x2c4b
#define VDEC2_VLD_TIME_STAMP_0 0x2c4c
#define VDEC2_VLD_TIME_STAMP_1 0x2c4d
#define VDEC2_VLD_TIME_STAMP_2 0x2c4e
#define VDEC2_VLD_TIME_STAMP_3 0x2c4f
#define VDEC2_VLD_TIME_STAMP_LENGTH 0x2c50
#define VDEC2_VLD_MEM_VIFIFO_WRAP_COUNT 0x2c51
#define VDEC2_VLD_MEM_VIFIFO_MEM_CTL 0x2c52
#define VDEC2_VLD_MEM_VBUF_RD_PTR 0x2c53
#define VDEC2_VLD_MEM_VBUF2_RD_PTR 0x2c54
#define VDEC2_VLD_MEM_SWAP_ADDR 0x2c55
#define VDEC2_VLD_MEM_SWAP_CTL 0x2c56
/*add from M8M2*/
#define HEVC_VLD_STATUS_CTRL 0x3c00
#define HEVC_MPEG1_2_REG 0x3c01
#define HEVC_F_CODE_REG 0x3c02
#define HEVC_PIC_HEAD_INFO 0x3c03
#define HEVC_SLICE_VER_POS_PIC_TYPE 0x3c04
#define HEVC_QP_VALUE_REG 0x3c05
#define HEVC_MBA_INC 0x3c06
#define HEVC_MB_MOTION_MODE 0x3c07
#define HEVC_POWER_CTL_VLD 0x3c08
#define HEVC_MB_WIDTH 0x3c09
#define HEVC_SLICE_QP 0x3c0a
#define HEVC_PRE_START_CODE 0x3c0b
#define HEVC_SLICE_START_BYTE_01 0x3c0c
#define HEVC_SLICE_START_BYTE_23 0x3c0d
#define HEVC_RESYNC_MARKER_LENGTH 0x3c0e
#define HEVC_DECODER_BUFFER_INFO 0x3c0f
#define HEVC_FST_FOR_MV_X 0x3c10
#define HEVC_FST_FOR_MV_Y 0x3c11
#define HEVC_SCD_FOR_MV_X 0x3c12
#define HEVC_SCD_FOR_MV_Y 0x3c13
#define HEVC_FST_BAK_MV_X 0x3c14
#define HEVC_FST_BAK_MV_Y 0x3c15
#define HEVC_SCD_BAK_MV_X 0x3c16
#define HEVC_SCD_BAK_MV_Y 0x3c17
#define HEVC_VLD_DECODE_CONTROL 0x3c18
#define HEVC_VLD_REVERVED_19 0x3c19
#define HEVC_VIFF_BIT_CNT 0x3c1a
#define HEVC_BYTE_ALIGN_PEAK_HI 0x3c1b
#define HEVC_BYTE_ALIGN_PEAK_LO 0x3c1c
#define HEVC_NEXT_ALIGN_PEAK 0x3c1d
#define HEVC_VC1_CONTROL_REG 0x3c1e
#define HEVC_PMV1_X 0x3c20
#define HEVC_PMV1_Y 0x3c21
#define HEVC_PMV2_X 0x3c22
#define HEVC_PMV2_Y 0x3c23
#define HEVC_PMV3_X 0x3c24
#define HEVC_PMV3_Y 0x3c25
#define HEVC_PMV4_X 0x3c26
#define HEVC_PMV4_Y 0x3c27
#define HEVC_M4_TABLE_SELECT 0x3c28
#define HEVC_M4_CONTROL_REG 0x3c29
#define HEVC_BLOCK_NUM 0x3c2a
#define HEVC_PATTERN_CODE 0x3c2b
#define HEVC_MB_INFO 0x3c2c
#define HEVC_VLD_DC_PRED 0x3c2d
#define HEVC_VLD_ERROR_MASK 0x3c2e
#define HEVC_VLD_DC_PRED_C 0x3c2f
#define HEVC_LAST_SLICE_MV_ADDR 0x3c30
#define HEVC_LAST_MVX 0x3c31
#define HEVC_LAST_MVY 0x3c32
#define HEVC_VLD_C38 0x3c38
#define HEVC_VLD_C39 0x3c39
#define HEVC_VLD_STATUS 0x3c3a
#define HEVC_VLD_SHIFT_STATUS 0x3c3b
#define HEVC_VOFF_STATUS 0x3c3c
#define HEVC_VLD_C3D 0x3c3d
#define HEVC_VLD_DBG_INDEX 0x3c3e
#define HEVC_VLD_DBG_DATA 0x3c3f
#define HEVC_VLD_MEM_VIFIFO_START_PTR 0x3c40
#define HEVC_VLD_MEM_VIFIFO_CURR_PTR 0x3c41
#define HEVC_VLD_MEM_VIFIFO_END_PTR 0x3c42
#define HEVC_VLD_MEM_VIFIFO_BYTES_AVAIL 0x3c43
#define HEVC_VLD_MEM_VIFIFO_CONTROL 0x3c44
#define HEVC_VLD_MEM_VIFIFO_WP 0x3c45
#define HEVC_VLD_MEM_VIFIFO_RP 0x3c46
#define HEVC_VLD_MEM_VIFIFO_LEVEL 0x3c47
#define HEVC_VLD_MEM_VIFIFO_BUF_CNTL 0x3c48
#define HEVC_VLD_TIME_STAMP_CNTL 0x3c49
#define HEVC_VLD_TIME_STAMP_SYNC_0 0x3c4a
#define HEVC_VLD_TIME_STAMP_SYNC_1 0x3c4b
#define HEVC_VLD_TIME_STAMP_0 0x3c4c
#define HEVC_VLD_TIME_STAMP_1 0x3c4d
#define HEVC_VLD_TIME_STAMP_2 0x3c4e
#define HEVC_VLD_TIME_STAMP_3 0x3c4f
#define HEVC_VLD_TIME_STAMP_LENGTH 0x3c50
#define HEVC_VLD_MEM_VIFIFO_WRAP_COUNT 0x3c51
#define HEVC_VLD_MEM_VIFIFO_MEM_CTL 0x3c52
#define HEVC_VLD_MEM_VBUF_RD_PTR 0x3c53
#define HEVC_VLD_MEM_VBUF2_RD_PTR 0x3c54
#define HEVC_VLD_MEM_SWAP_ADDR 0x3c55
#define HEVC_VLD_MEM_SWAP_CTL 0x3c56
/**/
#define HCODEC_VCOP_CTRL_REG 0x1e00
#define HCODEC_QP_CTRL_REG 0x1e01
#define HCODEC_INTRA_QUANT_MATRIX 0x1e02
#define HCODEC_NON_I_QUANT_MATRIX 0x1e03
#define HCODEC_DC_SCALER 0x1e04
#define HCODEC_DC_AC_CTRL 0x1e05
#define HCODEC_DC_AC_SCALE_MUL 0x1e06
#define HCODEC_DC_AC_SCALE_DIV 0x1e07
#define HCODEC_POWER_CTL_IQIDCT 0x1e08
#define HCODEC_RV_AI_Y_X 0x1e09
#define HCODEC_RV_AI_U_X 0x1e0a
#define HCODEC_RV_AI_V_X 0x1e0b
#define HCODEC_RV_AI_MB_COUNT 0x1e0c
#define HCODEC_NEXT_INTRA_DMA_ADDRESS 0x1e0d
#define HCODEC_IQIDCT_CONTROL 0x1e0e
#define HCODEC_IQIDCT_DEBUG_INFO_0 0x1e0f
#define HCODEC_DEBLK_CMD 0x1e10
#define HCODEC_IQIDCT_DEBUG_IDCT 0x1e11
#define HCODEC_DCAC_DMA_CTRL 0x1e12
#define HCODEC_DCAC_DMA_ADDRESS 0x1e13
#define HCODEC_DCAC_CPU_ADDRESS 0x1e14
#define HCODEC_DCAC_CPU_DATA 0x1e15
#define HCODEC_DCAC_MB_COUNT 0x1e16
#define HCODEC_IQ_QUANT 0x1e17
#define HCODEC_VC1_BITPLANE_CTL 0x1e18
#define VDEC2_VCOP_CTRL_REG 0x2e00
#define VDEC2_QP_CTRL_REG 0x2e01
#define VDEC2_INTRA_QUANT_MATRIX 0x2e02
#define VDEC2_NON_I_QUANT_MATRIX 0x2e03
#define VDEC2_DC_SCALER 0x2e04
#define VDEC2_DC_AC_CTRL 0x2e05
#define VDEC2_DC_AC_SCALE_MUL 0x2e06
#define VDEC2_DC_AC_SCALE_DIV 0x2e07
#define VDEC2_POWER_CTL_IQIDCT 0x2e08
#define VDEC2_RV_AI_Y_X 0x2e09
#define VDEC2_RV_AI_U_X 0x2e0a
#define VDEC2_RV_AI_V_X 0x2e0b
#define VDEC2_RV_AI_MB_COUNT 0x2e0c
#define VDEC2_NEXT_INTRA_DMA_ADDRESS 0x2e0d
#define VDEC2_IQIDCT_CONTROL 0x2e0e
#define VDEC2_IQIDCT_DEBUG_INFO_0 0x2e0f
#define VDEC2_DEBLK_CMD 0x2e10
#define VDEC2_IQIDCT_DEBUG_IDCT 0x2e11
#define VDEC2_DCAC_DMA_CTRL 0x2e12
#define VDEC2_DCAC_DMA_ADDRESS 0x2e13
#define VDEC2_DCAC_CPU_ADDRESS 0x2e14
#define VDEC2_DCAC_CPU_DATA 0x2e15
#define VDEC2_DCAC_MB_COUNT 0x2e16
#define VDEC2_IQ_QUANT 0x2e17
#define VDEC2_VC1_BITPLANE_CTL 0x2e18
/*add from M8M2*/
#define HEVC_VCOP_CTRL_REG 0x3e00
#define HEVC_QP_CTRL_REG 0x3e01
#define HEVC_INTRA_QUANT_MATRIX 0x3e02
#define HEVC_NON_I_QUANT_MATRIX 0x3e03
#define HEVC_DC_SCALER 0x3e04
#define HEVC_DC_AC_CTRL 0x3e05
#define HEVC_DC_AC_SCALE_MUL 0x3e06
#define HEVC_DC_AC_SCALE_DIV 0x3e07
#define HEVC_POWER_CTL_IQIDCT 0x3e08
#define HEVC_RV_AI_Y_X 0x3e09
#define HEVC_RV_AI_U_X 0x3e0a
#define HEVC_RV_AI_V_X 0x3e0b
#define HEVC_RV_AI_MB_COUNT 0x3e0c
#define HEVC_NEXT_INTRA_DMA_ADDRESS 0x3e0d
#define HEVC_IQIDCT_CONTROL 0x3e0e
#define HEVC_IQIDCT_DEBUG_INFO_0 0x3e0f
#define HEVC_DEBLK_CMD 0x3e10
#define HEVC_IQIDCT_DEBUG_IDCT 0x3e11
#define HEVC_DCAC_DMA_CTRL 0x3e12
#define HEVC_DCAC_DMA_ADDRESS 0x3e13
#define HEVC_DCAC_CPU_ADDRESS 0x3e14
#define HEVC_DCAC_CPU_DATA 0x3e15
#define HEVC_DCAC_MB_COUNT 0x3e16
#define HEVC_IQ_QUANT 0x3e17
#define HEVC_VC1_BITPLANE_CTL 0x3e18
/**/
#define HCODEC_MSP 0x1300
#define HCODEC_MPSR 0x1301
#define HCODEC_MINT_VEC_BASE 0x1302
#define HCODEC_MCPU_INTR_GRP 0x1303
#define HCODEC_MCPU_INTR_MSK 0x1304
#define HCODEC_MCPU_INTR_REQ 0x1305
#define HCODEC_MPC_P 0x1306
#define HCODEC_MPC_D 0x1307
#define HCODEC_MPC_E 0x1308
#define HCODEC_MPC_W 0x1309
#define HCODEC_MINDEX0_REG 0x130a
#define HCODEC_MINDEX1_REG 0x130b
#define HCODEC_MINDEX2_REG 0x130c
#define HCODEC_MINDEX3_REG 0x130d
#define HCODEC_MINDEX4_REG 0x130e
#define HCODEC_MINDEX5_REG 0x130f
#define HCODEC_MINDEX6_REG 0x1310
#define HCODEC_MINDEX7_REG 0x1311
#define HCODEC_MMIN_REG 0x1312
#define HCODEC_MMAX_REG 0x1313
#define HCODEC_MBREAK0_REG 0x1314
#define HCODEC_MBREAK1_REG 0x1315
#define HCODEC_MBREAK2_REG 0x1316
#define HCODEC_MBREAK3_REG 0x1317
#define HCODEC_MBREAK_TYPE 0x1318
#define HCODEC_MBREAK_CTRL 0x1319
#define HCODEC_MBREAK_STAUTS 0x131a
#define HCODEC_MDB_ADDR_REG 0x131b
#define HCODEC_MDB_DATA_REG 0x131c
#define HCODEC_MDB_CTRL 0x131d
#define HCODEC_MSFTINT0 0x131e
#define HCODEC_MSFTINT1 0x131f
#define HCODEC_CSP 0x1320
#define HCODEC_CPSR 0x1321
#define HCODEC_CINT_VEC_BASE 0x1322
#define HCODEC_CCPU_INTR_GRP 0x1323
#define HCODEC_CCPU_INTR_MSK 0x1324
#define HCODEC_CCPU_INTR_REQ 0x1325
#define HCODEC_CPC_P 0x1326
#define HCODEC_CPC_D 0x1327
#define HCODEC_CPC_E 0x1328
#define HCODEC_CPC_W 0x1329
#define HCODEC_CINDEX0_REG 0x132a
#define HCODEC_CINDEX1_REG 0x132b
#define HCODEC_CINDEX2_REG 0x132c
#define HCODEC_CINDEX3_REG 0x132d
#define HCODEC_CINDEX4_REG 0x132e
#define HCODEC_CINDEX5_REG 0x132f
#define HCODEC_CINDEX6_REG 0x1330
#define HCODEC_CINDEX7_REG 0x1331
#define HCODEC_CMIN_REG 0x1332
#define HCODEC_CMAX_REG 0x1333
#define HCODEC_CBREAK0_REG 0x1334
#define HCODEC_CBREAK1_REG 0x1335
#define HCODEC_CBREAK2_REG 0x1336
#define HCODEC_CBREAK3_REG 0x1337
#define HCODEC_CBREAK_TYPE 0x1338
#define HCODEC_CBREAK_CTRL 0x1339
#define HCODEC_CBREAK_STAUTS 0x133a
#define HCODEC_CDB_ADDR_REG 0x133b
#define HCODEC_CDB_DATA_REG 0x133c
#define HCODEC_CDB_CTRL 0x133d
#define HCODEC_CSFTINT0 0x133e
#define HCODEC_CSFTINT1 0x133f
#define HCODEC_IMEM_DMA_CTRL 0x1340
#define HCODEC_IMEM_DMA_ADR 0x1341
#define HCODEC_IMEM_DMA_COUNT 0x1342
#define HCODEC_WRRSP_IMEM 0x1343
#define HCODEC_LMEM_DMA_CTRL 0x1350
#define HCODEC_LMEM_DMA_ADR 0x1351
#define HCODEC_LMEM_DMA_COUNT 0x1352
#define HCODEC_WRRSP_LMEM 0x1353
#define HCODEC_MAC_CTRL1 0x1360
#define HCODEC_ACC0REG1 0x1361
#define HCODEC_ACC1REG1 0x1362
#define HCODEC_MAC_CTRL2 0x1370
#define HCODEC_ACC0REG2 0x1371
#define HCODEC_ACC1REG2 0x1372
#define HCODEC_CPU_TRACE 0x1380
#define VDEC2_MSP 0x2300
#define VDEC2_MPSR 0x2301
#define VDEC2_MINT_VEC_BASE 0x2302
#define VDEC2_MCPU_INTR_GRP 0x2303
#define VDEC2_MCPU_INTR_MSK 0x2304
#define VDEC2_MCPU_INTR_REQ 0x2305
#define VDEC2_MPC_P 0x2306
#define VDEC2_MPC_D 0x2307
#define VDEC2_MPC_E 0x2308
#define VDEC2_MPC_W 0x2309
#define VDEC2_MINDEX0_REG 0x230a
#define VDEC2_MINDEX1_REG 0x230b
#define VDEC2_MINDEX2_REG 0x230c
#define VDEC2_MINDEX3_REG 0x230d
#define VDEC2_MINDEX4_REG 0x230e
#define VDEC2_MINDEX5_REG 0x230f
#define VDEC2_MINDEX6_REG 0x2310
#define VDEC2_MINDEX7_REG 0x2311
#define VDEC2_MMIN_REG 0x2312
#define VDEC2_MMAX_REG 0x2313
#define VDEC2_MBREAK0_REG 0x2314
#define VDEC2_MBREAK1_REG 0x2315
#define VDEC2_MBREAK2_REG 0x2316
#define VDEC2_MBREAK3_REG 0x2317
#define VDEC2_MBREAK_TYPE 0x2318
#define VDEC2_MBREAK_CTRL 0x2319
#define VDEC2_MBREAK_STAUTS 0x231a
#define VDEC2_MDB_ADDR_REG 0x231b
#define VDEC2_MDB_DATA_REG 0x231c
#define VDEC2_MDB_CTRL 0x231d
#define VDEC2_MSFTINT0 0x231e
#define VDEC2_MSFTINT1 0x231f
#define VDEC2_CSP 0x2320
#define VDEC2_CPSR 0x2321
#define VDEC2_CINT_VEC_BASE 0x2322
#define VDEC2_CCPU_INTR_GRP 0x2323
#define VDEC2_CCPU_INTR_MSK 0x2324
#define VDEC2_CCPU_INTR_REQ 0x2325
#define VDEC2_CPC_P 0x2326
#define VDEC2_CPC_D 0x2327
#define VDEC2_CPC_E 0x2328
#define VDEC2_CPC_W 0x2329
#define VDEC2_CINDEX0_REG 0x232a
#define VDEC2_CINDEX1_REG 0x232b
#define VDEC2_CINDEX2_REG 0x232c
#define VDEC2_CINDEX3_REG 0x232d
#define VDEC2_CINDEX4_REG 0x232e
#define VDEC2_CINDEX5_REG 0x232f
#define VDEC2_CINDEX6_REG 0x2330
#define VDEC2_CINDEX7_REG 0x2331
#define VDEC2_CMIN_REG 0x2332
#define VDEC2_CMAX_REG 0x2333
#define VDEC2_CBREAK0_REG 0x2334
#define VDEC2_CBREAK1_REG 0x2335
#define VDEC2_CBREAK2_REG 0x2336
#define VDEC2_CBREAK3_REG 0x2337
#define VDEC2_CBREAK_TYPE 0x2338
#define VDEC2_CBREAK_CTRL 0x2339
#define VDEC2_CBREAK_STAUTS 0x233a
#define VDEC2_CDB_ADDR_REG 0x233b
#define VDEC2_CDB_DATA_REG 0x233c
#define VDEC2_CDB_CTRL 0x233d
#define VDEC2_CSFTINT0 0x233e
#define VDEC2_CSFTINT1 0x233f
#define VDEC2_IMEM_DMA_CTRL 0x2340
#define VDEC2_IMEM_DMA_ADR 0x2341
#define VDEC2_IMEM_DMA_COUNT 0x2342
#define VDEC2_WRRSP_IMEM 0x2343
#define VDEC2_LMEM_DMA_CTRL 0x2350
#define VDEC2_LMEM_DMA_ADR 0x2351
#define VDEC2_LMEM_DMA_COUNT 0x2352
#define VDEC2_WRRSP_LMEM 0x2353
#define VDEC2_MAC_CTRL1 0x2360
#define VDEC2_ACC0REG1 0x2361
#define VDEC2_ACC1REG1 0x2362
#define VDEC2_MAC_CTRL2 0x2370
#define VDEC2_ACC0REG2 0x2371
#define VDEC2_ACC1REG2 0x2372
#define VDEC2_CPU_TRACE 0x2380
/*add from M8M2*/
#define HEVC_MSP 0x3300
#define HEVC_MPSR 0x3301
#define HEVC_MINT_VEC_BASE 0x3302
#define HEVC_MCPU_INTR_GRP 0x3303
#define HEVC_MCPU_INTR_MSK 0x3304
#define HEVC_MCPU_INTR_REQ 0x3305
#define HEVC_MPC_P 0x3306
#define HEVC_MPC_D 0x3307
#define HEVC_MPC_E 0x3308
#define HEVC_MPC_W 0x3309
#define HEVC_MINDEX0_REG 0x330a
#define HEVC_MINDEX1_REG 0x330b
#define HEVC_MINDEX2_REG 0x330c
#define HEVC_MINDEX3_REG 0x330d
#define HEVC_MINDEX4_REG 0x330e
#define HEVC_MINDEX5_REG 0x330f
#define HEVC_MINDEX6_REG 0x3310
#define HEVC_MINDEX7_REG 0x3311
#define HEVC_MMIN_REG 0x3312
#define HEVC_MMAX_REG 0x3313
#define HEVC_MBREAK0_REG 0x3314
#define HEVC_MBREAK1_REG 0x3315
#define HEVC_MBREAK2_REG 0x3316
#define HEVC_MBREAK3_REG 0x3317
#define HEVC_MBREAK_TYPE 0x3318
#define HEVC_MBREAK_CTRL 0x3319
#define HEVC_MBREAK_STAUTS 0x331a
#define HEVC_MDB_ADDR_REG 0x331b
#define HEVC_MDB_DATA_REG 0x331c
#define HEVC_MDB_CTRL 0x331d
#define HEVC_MSFTINT0 0x331e
#define HEVC_MSFTINT1 0x331f
#define HEVC_CSP 0x3320
#define HEVC_CPSR 0x3321
#define HEVC_CINT_VEC_BASE 0x3322
#define HEVC_CCPU_INTR_GRP 0x3323
#define HEVC_CCPU_INTR_MSK 0x3324
#define HEVC_CCPU_INTR_REQ 0x3325
#define HEVC_CPC_P 0x3326
#define HEVC_CPC_D 0x3327
#define HEVC_CPC_E 0x3328
#define HEVC_CPC_W 0x3329
#define HEVC_CINDEX0_REG 0x332a
#define HEVC_CINDEX1_REG 0x332b
#define HEVC_CINDEX2_REG 0x332c
#define HEVC_CINDEX3_REG 0x332d
#define HEVC_CINDEX4_REG 0x332e
#define HEVC_CINDEX5_REG 0x332f
#define HEVC_CINDEX6_REG 0x3330
#define HEVC_CINDEX7_REG 0x3331
#define HEVC_CMIN_REG 0x3332
#define HEVC_CMAX_REG 0x3333
#define HEVC_CBREAK0_REG 0x3334
#define HEVC_CBREAK1_REG 0x3335
#define HEVC_CBREAK2_REG 0x3336
#define HEVC_CBREAK3_REG 0x3337
#define HEVC_CBREAK_TYPE 0x3338
#define HEVC_CBREAK_CTRL 0x3339
#define HEVC_CBREAK_STAUTS 0x333a
#define HEVC_CDB_ADDR_REG 0x333b
#define HEVC_CDB_DATA_REG 0x333c
#define HEVC_CDB_CTRL 0x333d
#define HEVC_CSFTINT0 0x333e
#define HEVC_CSFTINT1 0x333f
#define HEVC_IMEM_DMA_CTRL 0x3340
#define HEVC_IMEM_DMA_ADR 0x3341
#define HEVC_IMEM_DMA_COUNT 0x3342
#define HEVC_WRRSP_IMEM 0x3343
#define HEVC_LMEM_DMA_CTRL 0x3350
#define HEVC_LMEM_DMA_ADR 0x3351
#define HEVC_LMEM_DMA_COUNT 0x3352
#define HEVC_WRRSP_LMEM 0x3353
#define HEVC_MAC_CTRL1 0x3360
#define HEVC_ACC0REG1 0x3361
#define HEVC_ACC1REG1 0x3362
#define HEVC_MAC_CTRL2 0x3370
#define HEVC_ACC0REG2 0x3371
#define HEVC_ACC1REG2 0x3372
#define HEVC_CPU_TRACE 0x3380
/**/
#define HCODEC_HENC_SCRATCH_0 0x1ac0
#define HCODEC_HENC_SCRATCH_1 0x1ac1
#define HCODEC_HENC_SCRATCH_2 0x1ac2
#define HCODEC_HENC_SCRATCH_3 0x1ac3
#define HCODEC_HENC_SCRATCH_4 0x1ac4
#define HCODEC_HENC_SCRATCH_5 0x1ac5
#define HCODEC_HENC_SCRATCH_6 0x1ac6
#define HCODEC_HENC_SCRATCH_7 0x1ac7
#define HCODEC_HENC_SCRATCH_8 0x1ac8
#define HCODEC_HENC_SCRATCH_9 0x1ac9
#define HCODEC_HENC_SCRATCH_A 0x1aca
#define HCODEC_HENC_SCRATCH_B 0x1acb
#define HCODEC_HENC_SCRATCH_C 0x1acc
#define HCODEC_HENC_SCRATCH_D 0x1acd
#define HCODEC_HENC_SCRATCH_E 0x1ace
#define HCODEC_HENC_SCRATCH_F 0x1acf
#define HCODEC_HENC_SCRATCH_G 0x1ad0
#define HCODEC_HENC_SCRATCH_H 0x1ad1
#define HCODEC_HENC_SCRATCH_I 0x1ad2
#define HCODEC_HENC_SCRATCH_J 0x1ad3
#define HCODEC_HENC_SCRATCH_K 0x1ad4
#define HCODEC_HENC_SCRATCH_L 0x1ad5
#define HCODEC_HENC_SCRATCH_M 0x1ad6
#define HCODEC_HENC_SCRATCH_N 0x1ad7
#define HCODEC_IE_DATA_FEED_BUFF_INFO 0x1ad8
#define HCODEC_VLC_STATUS_CTRL 0x1d00
#define HCODEC_VLC_CONFIG 0x1d01
#define HCODEC_VLC_VB_START_PTR 0x1d10
#define HCODEC_VLC_VB_END_PTR 0x1d11
#define HCODEC_VLC_VB_WR_PTR 0x1d12
#define HCODEC_VLC_VB_RD_PTR 0x1d13
#define HCODEC_VLC_VB_SW_RD_PTR 0x1d14
#define HCODEC_VLC_VB_LEFT 0x1d15
#define HCODEC_VLC_VB_CONTROL 0x1d16
#define HCODEC_VLC_VB_MEM_CTL 0x1d17
#define HCODEC_VLC_VB_INT_PTR 0x1d18
#define HCODEC_VLC_WRRSP 0x1d19
#define HCODEC_VLC_TOTAL_BYTES 0x1d1a
#define HCODEC_VLC_VB_BUFF 0x1d1b
#define HCODEC_VLC_VB_PRE_BUFF_HI 0x1d1c
#define HCODEC_VLC_VB_PRE_BUFF_LOW 0x1d1d
#define HCODEC_VLC_STREAM_BUFF 0x1d1e
#define HCODEC_VLC_PUSH_STREAM 0x1d1f
#define HCODEC_VLC_PUSH_ELEMENT 0x1d20
#define HCODEC_VLC_ELEMENT_DATA 0x1d21
/*add from M8m2*/
#define HCODEC_VLC_SPECIAL_CTL 0x1d22
#define HCODEC_VLC_HCMD_T_L_INFO 0x1d23
#define HCODEC_VLC_HCMD_CUR_INFO 0x1d24
/**/
#define HCODEC_VLC_INT_CONTROL 0x1d30
#define HCODEC_VLC_PIC_SIZE 0x1d31
#define HCODEC_VLC_PIC_INFO 0x1d32
#define HCODEC_VLC_PIC_POSITION 0x1d33
#define HCODEC_VLC_INPUT_STATUS 0x1d34
#define HCODEC_VLC_MB_INFO 0x1d35
#define HCODEC_VLC_ENC_PEND_CMD 0x1d36
#define HCODEC_HENC_TOP_INFO_0 0x1d37
#define HCODEC_HENC_LEFT_INFO_0 0x1d38
#define HCODEC_HENC_TOP_INFO_1 0x1d39
#define HCODEC_HENC_LEFT_INFO_1 0x1d3a
#define HCODEC_VLC_IPRED_MODE_HI 0x1d3b
#define HCODEC_VLC_IPRED_MODE_LO 0x1d3c
#define HCODEC_VLC_DELTA_QP 0x1d3d
#define HCODEC_VLC_MB_HEADER_INFO 0x1d3e
#define HCODEC_VLC_P_MB_HEADER_INFO 0x1d3f
#define HCODEC_VLC_COEFF_BUF_STATUS 0x1d40
#define HCODEC_VLC_COEFF_RD_REQ 0x1d41
#define HCODEC_VLC_COEFF 0x1d42
#define HCODEC_VLC_COEFF_INFO 0x1d43
#define HCODEC_VLC_DC_BUF_STATUS 0x1d44
#define HCODEC_VLC_DC_RD_REQ 0x1d45
#define HCODEC_VLC_DC 0x1d46
#define HCODEC_VLC_DC_INFO 0x1d47
#define HCODEC_VLC_MV_INDEX 0x1d48
#define HCODEC_VLC_MV 0x1d49
#define HCODEC_HENC_TOP_MV_0 0x1d4a
#define HCODEC_HENC_TOP_MV_1 0x1d4b
#define HCODEC_HENC_TOP_MV_2 0x1d4c
#define HCODEC_HENC_TOP_MV_3 0x1d4d
#define HCODEC_HENC_LEFT_MV_0 0x1d4e
#define HCODEC_HENC_LEFT_MV_1 0x1d4f
#define HCODEC_HENC_LEFT_MV_2 0x1d50
#define HCODEC_HENC_LEFT_MV_3 0x1d51
#define HCODEC_TOP_LEFT_READY 0x1d52
#define HCODEC_MB_SKIP_RUN 0x1d53
#define HCODEC_VLC_HCMD_CONFIG 0x1d54
#define HCODEC_VLC_HCMD_DBLK_INFO 0x1d55
#define HCODEC_VLC_DBG_IDX 0x1d56
#define HCODEC_VLC_DBG_READ 0x1d57
#define HCODEC_VLC_JPEG_CTRL 0x1d58
#define HCODEC_VLC_JPEG_COEFF_BUF_STAT 0x1d59
#define HCODEC_VLC_HUFFMAN_ADDR 0x1d5a
#define HCODEC_VLC_HUFFMAN_DATA 0x1d5b
#define HCODEC_VLC_ENC_MV_BITS 0x1d5c
#define HCODEC_VLC_ENC_COEFF_BITS 0x1d5d
#define HCODEC_QDCT_STATUS_CTRL 0x1f00
#define HCODEC_QDCT_CONFIG 0x1f01
#define HCODEC_IGNORE_CONFIG 0x1f02
#define HCODEC_IGNORE_CONFIG_2 0x1f03
#define HCODEC_QDCT_MB_START_PTR 0x1f10
#define HCODEC_QDCT_MB_END_PTR 0x1f11
#define HCODEC_QDCT_MB_WR_PTR 0x1f12
#define HCODEC_QDCT_MB_RD_PTR 0x1f13
#define HCODEC_QDCT_MB_LEVEL 0x1f14
#define HCODEC_QDCT_MB_CONTROL 0x1f15
#define HCODEC_QDCT_MB_MEM_CTL 0x1f16
#define HCODEC_QDCT_MB_BUFF 0x1f17
#define HCODEC_QDCT_MB_MAGIC_WORD 0x1f18
#define HCODEC_QDCT_DCT_STATUS 0x1f19
#define HCODEC_QDCT_Q_STATUS 0x1f1a
#define HCODEC_QDCT_PIC_INFO 0x1f1b
#define HCODEC_QDCT_Q_QUANT_I 0x1f1c
#define HCODEC_QDCT_Q_QUANT_P 0x1f1d
#define HCODEC_QDCT_MB_PAUSE_CTL 0x1f1e
#define HCODEC_QDCT_TOP_CONTROL 0x1f1f
#define HCODEC_QDCT_TOP_BASE_MEM 0x1f20
#define HCODEC_QDCT_TOP_MEM_CTL 0x1f21
#define HCODEC_QDCT_TOP_WRRSP 0x1f22
#define HCODEC_QDCT_DBG_IDX 0x1f23
#define HCODEC_QDCT_DBG_READ 0x1f24
#define HCODEC_QDCT_JPEG_CTRL 0x1f25
#define HCODEC_QDCT_JPEG_X_START_END 0x1f26
#define HCODEC_QDCT_JPEG_Y_START_END 0x1f27
#define HCODEC_QDCT_JPEG_QUANT_ADDR 0x1f28
#define HCODEC_QDCT_JPEG_QUANT_DATA 0x1f29
#define HCODEC_QDCT_JPEG_SOF_RESUME 0x1f2a
#define HCODEC_QDCT_JPEG_DCT_STATUS0 0x1f2b
#define HCODEC_QDCT_JPEG_DCT_STATUS1 0x1f2c
#define HCODEC_QDCT_JPEG_DCT_COEFF01 0x1f2d
#define HCODEC_QDCT_JPEG_DCT_COEFF23 0x1f2e
#define HCODEC_QDCT_JPEG_DCT_COEFF45 0x1f2f
#define HCODEC_QDCT_JPEG_DCT_COEFF67 0x1f30
#define HCODEC_QDCT_JPEG_DCT_COEFF89 0x1f31
/*add from M8M2*/
#define HCODEC_QDCT_I_PRED_REF_WR_IDX 0x1f32
#define HCODEC_QDCT_I_PRED_REF_WR_DATA 0x1f33
/**/
#define HCODEC_IE_CONTROL 0x1f40
#define HCODEC_IE_MB_POSITION 0x1f41
#define HCODEC_IE_ME_MB_INFO 0x1f42
#define HCODEC_SAD_CONTROL 0x1f43
#define HCODEC_IE_RESULT_BUFFER 0x1f44
#define HCODEC_IE_I4_PRED_MODE_HI 0x1f45
#define HCODEC_IE_I4_PRED_MODE_LO 0x1f46
#define HCODEC_IE_C_PRED_MODE 0x1f47
#define HCODEC_IE_CUR_REF_SEL 0x1f48
#define HCODEC_ME_CONTROL 0x1f49
#define HCODEC_ME_START_POSITION 0x1f4a
#define HCODEC_ME_STATUS 0x1f4b
#define HCODEC_ME_DEBUG 0x1f4c
#define HCODEC_ME_SKIP_LINE 0x1f4d
#define HCODEC_ME_AB_MEM_CTL 0x1f4e
#define HCODEC_ME_PIC_INFO 0x1f4f
#define HCODEC_ME_SAD_ENOUGH_01 0x1f50
#define HCODEC_ME_SAD_ENOUGH_23 0x1f51
#define HCODEC_ME_STEP0_CLOSE_MV 0x1f52
#define HCODEC_ME_F_SKIP_SAD 0x1f53
#define HCODEC_ME_F_SKIP_WEIGHT 0x1f54
#define HCODEC_ME_MV_MERGE_CTL 0x1f55
#define HCODEC_ME_MV_WEIGHT_01 0x1f56
#define HCODEC_ME_MV_WEIGHT_23 0x1f57
#define HCODEC_ME_SAD_RANGE_INC 0x1f58
#define HCODEC_ME_SUB_MERGE_CTL 0x1f59
#define HCODEC_ME_SUB_REF_MV_CTL 0x1f5a
#define HCODEC_ME_SUB_ANY_WEIGHT_SAD 0x1f5b
#define HCODEC_ME_SUB_FIX_SAD 0x1f5c
#define HCODEC_ME_SUB_FIX_MIN_SAD 0x1f5d
#define HCODEC_ME_SUB_SNAP_GLITCH 0x1f5e
#define HCODEC_ME_SUB_ACT_CTL 0x1f5f
#define AO_RTI_GEN_PWR_SLEEP0 ((0x00 << 10) | (0x3a << 2))
#define AO_RTI_GEN_PWR_ISO0 ((0x00 << 10) | (0x3b << 2))
#define FEC_INPUT_CONTROL 0x1602
#define FEC_INPUT_CONTROL_2 0x1652
#define FEC_INPUT_CONTROL_3 0x16a2
#define FEC_INPUT_DATA 0x1603
#define FEC_INPUT_DATA_2 0x1653
#define FEC_INPUT_DATA_3 0x16a3
#define DEMUX_CONTROL 0x1604
#define DEMUX_CONTROL_2 0x1654
#define DEMUX_CONTROL_3 0x16a4
#define FEC_SYNC_BYTE 0x1605
#define FEC_SYNC_BYTE_2 0x1655
#define FEC_SYNC_BYTE_3 0x16a5
#define FM_WR_DATA 0x1606
#define FM_WR_DATA_2 0x1656
#define FM_WR_DATA_3 0x16a6
#define FM_WR_ADDR 0x1607
#define FM_WR_ADDR_2 0x1657
#define FM_WR_ADDR_3 0x16a7
#define MAX_FM_COMP_ADDR 0x1608
#define MAX_FM_COMP_ADDR_2 0x1658
#define MAX_FM_COMP_ADDR_3 0x16a8
#define TS_HEAD_0 0x1609
#define TS_HEAD_0_2 0x1659
#define TS_HEAD_0_3 0x16a9
#define TS_HEAD_1 0x160a
#define TS_HEAD_1_2 0x165a
#define TS_HEAD_1_3 0x16aa
#define ASSIGN_PID_NUMBER 0x1614
#define ASSIGN_PID_NUMBER_2 0x1664
#define ASSIGN_PID_NUMBER_3 0x16b4
#define VIDEO_STREAM_ID 0x1615
#define VIDEO_STREAM_ID_2 0x1665
#define VIDEO_STREAM_ID_3 0x16b5
#define AUDIO_STREAM_ID 0x1616
#define AUDIO_STREAM_ID_2 0x1666
#define AUDIO_STREAM_ID_3 0x16b6
#define SUB_STREAM_ID 0x1617
#define SUB_STREAM_ID_2 0x1667
#define SUB_STREAM_ID_3 0x16b7
#define OTHER_STREAM_ID 0x1618
#define OTHER_STREAM_ID_2 0x1668
#define OTHER_STREAM_ID_3 0x16b8
#define PCR90K_CTL 0x1619
#define PCR90K_CTL_2 0x1669
#define PCR90K_CTL_3 0x16b9
#define PCR_DEMUX 0x161a
#define PCR_DEMUX_2 0x166a
#define PCR_DEMUX_3 0x16ba
#define VIDEO_PTS_DEMUX 0x161b
#define VIDEO_PTS_DEMUX_2 0x166b
#define VIDEO_PTS_DEMUX_3 0x16bb
#define VIDEO_DTS_DEMUX 0x161c
#define VIDEO_DTS_DEMUX_2 0x166c
#define VIDEO_DTS_DEMUX_3 0x16bc
#define AUDIO_PTS_DEMUX 0x161d
#define AUDIO_PTS_DEMUX_2 0x166d
#define AUDIO_PTS_DEMUX_3 0x16bd
#define SUB_PTS_DEMUX 0x161e
#define SUB_PTS_DEMUX_2 0x166e
#define SUB_PTS_DEMUX_3 0x16be
#define STB_PTS_DTS_STATUS 0x161f
#define STB_PTS_DTS_STATUS_2 0x166f
#define STB_PTS_DTS_STATUS_3 0x16bf
#define STB_DEBUG_INDEX 0x1620
#define STB_DEBUG_INDEX_2 0x1670
#define STB_DEBUG_INDEX_3 0x16c0
#define STB_DEBUG_DATAUT_O 0x1621
#define STB_DEBUG_DATAUT_O_2 0x1671
#define STB_DEBUG_DATAUT_O_3 0x16c1
#define STBM_CTL_O 0x1622
#define STBM_CTL_O_2 0x1672
#define STBM_CTL_O_3 0x16c2
#define STB_INT_STATUS 0x1623
#define STB_INT_STATUS_2 0x1673
#define STB_INT_STATUS_3 0x16c3
#define DEMUX_ENDIAN 0x1624
#define DEMUX_ENDIAN_2 0x1674
#define DEMUX_ENDIAN_3 0x16c4
#define TS_HIU_CTL 0x1625
#define TS_HIU_CTL_2 0x1675
#define TS_HIU_CTL_3 0x16c5
#define SEC_BUFF_BASE 0x1626
#define SEC_BUFF_BASE_2 0x1676
#define SEC_BUFF_BASE_3 0x16c6
#define DEMUX_MEM_REQ_EN 0x1627
#define DEMUX_MEM_REQ_EN_2 0x1677
#define DEMUX_MEM_REQ_EN_3 0x16c7
#define VIDEO_PDTS_WR_PTR 0x1628
#define VIDEO_PDTS_WR_PTR_2 0x1678
#define VIDEO_PDTS_WR_PTR_3 0x16c8
#define AUDIO_PDTS_WR_PTR 0x1629
#define AUDIO_PDTS_WR_PTR_2 0x1679
#define AUDIO_PDTS_WR_PTR_3 0x16c9
#define SUB_WR_PTR 0x162a
#define SUB_WR_PTR_2 0x167a
#define SUB_WR_PTR_3 0x16ca
#define SB_START 0x162b
#define SB_START_2 0x167b
#define SB_START_3 0x16cb
#define SB_LAST_ADDR 0x162c
#define SB_LAST_ADDR_2 0x167c
#define SB_LAST_ADDR_3 0x16cc
#define SB_PES_WR_PTR 0x162d
#define SB_PES_WR_PTR_2 0x167d
#define SB_PES_WR_PTR_3 0x16cd
#define OTHER_WR_PTR 0x162e
#define OTHER_WR_PTR_2 0x167e
#define OTHER_WR_PTR_3 0x16ce
#define OB_START 0x162f
#define OB_START_2 0x167f
#define OB_START_3 0x16cf
#define OB_LAST_ADDR 0x1630
#define OB_LAST_ADDR_2 0x1680
#define OB_LAST_ADDR_3 0x16d0
#define OB_PES_WR_PTR 0x1631
#define OB_PES_WR_PTR_2 0x1681
#define OB_PES_WR_PTR_3 0x16d1
#define STB_INT_MASK 0x1632
#define STB_INT_MASK_2 0x1682
#define STB_INT_MASK_3 0x16d2
#define VIDEO_SPLICING_CTL 0x1633
#define VIDEO_SPLICING_CTL_2 0x1683
#define VIDEO_SPLICING_CTL_3 0x16d3
#define AUDIO_SPLICING_CTL 0x1634
#define AUDIO_SPLICING_CTL_2 0x1684
#define AUDIO_SPLICING_CTL_3 0x16d4
#define TS_PACKAGE_BYTE_COUNT 0x1635
#define TS_PACKAGE_BYTE_COUNT_2 0x1685
#define TS_PACKAGE_BYTE_COUNT_3 0x16d5
#define PES_STRONG_SYNC 0x1636
#define PES_STRONG_SYNC_2 0x1686
#define PES_STRONG_SYNC_3 0x16d6
#define OM_DATA_RD_ADDR 0x1637
#define OM_DATA_RD_ADDR_2 0x1687
#define OM_DATA_RD_ADDR_3 0x16d7
#define OM_DATA_RD 0x1638
#define OM_DATA_RD_2 0x1688
#define OM_DATA_RD_3 0x16d8
#define SECTION_AUTO_STOP_3 0x1639
#define SECTION_AUTO_STOP_3_2 0x1689
#define SECTION_AUTO_STOP_3_3 0x16d9
#define SECTION_AUTO_STOP_2 0x163a
#define SECTION_AUTO_STOP_2_2 0x168a
#define SECTION_AUTO_STOP_2_3 0x16da
#define SECTION_AUTO_STOP_1 0x163b
#define SECTION_AUTO_STOP_1_2 0x168b
#define SECTION_AUTO_STOP_1_3 0x16db
#define SECTION_AUTO_STOP_0 0x163c
#define SECTION_AUTO_STOP_0_2 0x168c
#define SECTION_AUTO_STOP_0_3 0x16dc
#define DEMUX_CHANNEL_RESET 0x163d
#define DEMUX_CHANNEL_RESET_2 0x168d
#define DEMUX_CHANNEL_RESET_3 0x16dd
#define DEMUX_SCRAMBLING_STATE 0x163e
#define DEMUX_SCRAMBLING_STATE_2 0x168e
#define DEMUX_SCRAMBLING_STATE_3 0x16de
#define DEMUX_CHANNEL_ACTIVITY 0x163f
#define DEMUX_CHANNEL_ACTIVITY_2 0x168f
#define DEMUX_CHANNEL_ACTIVITY_3 0x16df
#define DEMUX_STAMP_CTL 0x1640
#define DEMUX_STAMP_CTL_2 0x1690
#define DEMUX_STAMP_CTL_3 0x16e0
#define DEMUX_VIDEO_STAMP_SYNC_0 0x1641
#define DEMUX_VIDEO_STAMP_SYNC_0_2 0x1691
#define DEMUX_VIDEO_STAMP_SYNC_0_3 0x16e1
#define DEMUX_VIDEO_STAMP_SYNC_1 0x1642
#define DEMUX_VIDEO_STAMP_SYNC_1_2 0x1692
#define DEMUX_VIDEO_STAMP_SYNC_1_3 0x16e2
#define DEMUX_AUDIO_STAMP_SYNC_0 0x1643
#define DEMUX_AUDIO_STAMP_SYNC_0_2 0x1693
#define DEMUX_AUDIO_STAMP_SYNC_0_3 0x16e3
#define DEMUX_AUDIO_STAMP_SYNC_1 0x1644
#define DEMUX_AUDIO_STAMP_SYNC_1_2 0x1694
#define DEMUX_AUDIO_STAMP_SYNC_1_3 0x16e4
#define DEMUX_SECTION_RESET 0x1645
#define DEMUX_SECTION_RESET_2 0x1695
#define DEMUX_SECTION_RESET_3 0x16e5

#endif
