Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: BIN8toBCD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BIN8toBCD.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BIN8toBCD"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : BIN8toBCD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "H:/3. CUC/0. Docencia/1. S. Embebidos II/2. Programas/106.BIN8to7SEG/BIN8to7SEG/BIN8to7SEG.vhd" in Library work.
Entity <bin8tobcd> compiled.
Entity <bin8tobcd> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <BIN8toBCD> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <BIN8toBCD> in library <work> (Architecture <behavioral>).
Entity <BIN8toBCD> analyzed. Unit <BIN8toBCD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <BIN8toBCD>.
    Related source file is "H:/3. CUC/0. Docencia/1. S. Embebidos II/2. Programas/106.BIN8to7SEG/BIN8to7SEG/BIN8to7SEG.vhd".
WARNING:Xst:1780 - Signal <Z<2:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <STDO_PRES>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | STDO_PRES$not0000         (positive)           |
    | Power Up State     | display0                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x8-bit ROM for signal <SEG2>.
    Found 16x8-bit ROM for signal <SEG1>.
    Found 16x8-bit ROM for signal <SEG0>.
    Found 32-bit up counter for signal <CONTADOR>.
    Found 32-bit comparator less for signal <STDO_PRES$cmp_lt0000> created at line 146.
    Found 5-bit comparator greater for signal <Z_0$cmp_gt0000> created at line 56.
    Found 5-bit comparator greater for signal <Z_0$cmp_gt0001> created at line 56.
    Found 5-bit comparator greater for signal <Z_0$cmp_gt0002> created at line 56.
    Found 5-bit comparator greater for signal <Z_0$cmp_gt0003> created at line 56.
    Found 4-bit adder for signal <Z_11_8$add0000> created at line 65.
    Found 4-bit adder for signal <Z_11_8$add0001> created at line 65.
    Found 4-bit adder for signal <Z_11_8$add0002> created at line 65.
    Found 4-bit adder for signal <Z_11_8$add0003> created at line 65.
    Found 4-bit adder for signal <Z_11_8$add0004> created at line 65.
    Found 4-bit adder for signal <Z_3_0$add0000> created at line 57.
    Found 4-bit adder for signal <Z_3_0$add0001> created at line 57.
    Found 4-bit adder for signal <Z_3_0$add0002> created at line 57.
    Found 4-bit adder for signal <Z_3_0$add0003> created at line 57.
    Found 4-bit adder for signal <Z_3_0$add0004> created at line 57.
    Found 4-bit adder for signal <Z_7_4$add0000> created at line 61.
    Found 4-bit adder for signal <Z_7_4$add0001> created at line 61.
    Found 4-bit adder for signal <Z_7_4$add0002> created at line 61.
    Found 4-bit adder for signal <Z_7_4$add0003> created at line 61.
    Found 4-bit adder for signal <Z_7_4$add0004> created at line 61.
    Found 5-bit comparator greater for signal <Z_8$cmp_gt0000> created at line 64.
    Found 5-bit comparator greater for signal <Z_8$cmp_gt0001> created at line 60.
    Found 5-bit comparator greater for signal <Z_8$cmp_gt0002> created at line 60.
    Found 5-bit comparator greater for signal <Z_8$cmp_gt0003> created at line 64.
    Found 5-bit comparator greater for signal <Z_8$cmp_gt0004> created at line 64.
    Found 5-bit comparator greater for signal <Z_8$cmp_gt0005> created at line 60.
    Found 5-bit comparator greater for signal <Z_8$cmp_gt0006> created at line 56.
    Found 5-bit comparator greater for signal <Z_9$cmp_gt0000> created at line 64.
    Found 5-bit comparator greater for signal <Z_9$cmp_gt0001> created at line 64.
    Found 5-bit comparator greater for signal <Z_9$cmp_gt0002> created at line 60.
    Found 5-bit comparator greater for signal <Z_9$cmp_gt0003> created at line 60.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 ROM(s).
	inferred   1 Counter(s).
	inferred  15 Adder/Subtractor(s).
	inferred  16 Comparator(s).
Unit <BIN8toBCD> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 3
# Adders/Subtractors                                   : 15
 4-bit adder                                           : 15
# Counters                                             : 1
 32-bit up counter                                     : 1
# Comparators                                          : 16
 32-bit comparator less                                : 1
 5-bit comparator greater                              : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <STDO_PRES/FSM> on signal <STDO_PRES[1:4]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 display0 | 0001
 display1 | 0010
 display2 | 0100
 display3 | 1000
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 3
 16x8-bit ROM                                          : 3
# Adders/Subtractors                                   : 15
 3-bit adder                                           : 5
 4-bit adder                                           : 10
# Counters                                             : 1
 32-bit up counter                                     : 1
# Comparators                                          : 16
 32-bit comparator less                                : 1
 5-bit comparator greater                              : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit BIN8toBCD : the following signal(s) form a combinatorial loop: Z_8_cmp_gt0006, SEGMENTS<6>, UND<1>, Z_0_cmp_gt0000, Z_0_cmp_gt0001, Madd_Z_3_0_add0004_lut<2>, Z_0_cmp_gt0003, Z_0_cmp_gt0002, Madd_Z_3_0_add0000_lut<3>, Madd_Z_3_0_add0002_lut<2>, Mrom_SEG06, Madd_Z_3_0_add0001_lut<2>, Madd_Z_3_0_add0003_lut<2>.
WARNING:Xst:2170 - Unit BIN8toBCD : the following signal(s) form a combinatorial loop: Z_8_cmp_gt0002, Madd_Z_7_4_add0002_lut<2>, SEGMENTS<5>, Z_9_cmp_gt0002, DEC<1>, Mrom_SEG15, Z_9_cmp_gt0003, Madd_Z_7_4_add0001_lut<2>, Madd_Z_7_4_add0004_lut<2>, Z_8_cmp_gt0001, Z_8_cmp_gt0005, DEC<2>, Madd_Z_7_4_add0003_lut<2>.
WARNING:Xst:2170 - Unit BIN8toBCD : the following signal(s) form a combinatorial loop: Madd_Z_11_8_add0001_Madd_lut<2>, Mrom_SEG24, Madd_Z_11_8_add0003_Madd_lut<2>, Z_8_cmp_gt0003, Z_8_cmp_gt0000, Madd_Z_11_8_add0004_Madd_lut<2>, CEN<2>, SEGMENTS<4>, Madd_Z_11_8_add0002_Madd_lut<2>, Z_9_cmp_gt0001, Z_8_cmp_gt0004, Z_9_cmp_gt0000, CEN<1>.

Optimizing unit <BIN8toBCD> ...

Mapping all equations...
WARNING:Xst:2170 - Unit BIN8toBCD : the following signal(s) form a combinatorial loop: Madd_Z_7_4_add0004_lut<3>, N01, CEN<0>, Madd_Z_7_4_add0001_lut<3>, Madd_Z_7_4_add0002_cy<1>, SEGMENTS<6>83, SEGMENTS<6>, DEC<3>, Madd_Z_7_4_add0003_lut<3>.
WARNING:Xst:2170 - Unit BIN8toBCD : the following signal(s) form a combinatorial loop: Z_10_mux0003, SEGMENTS<5>127, Z_10_mux0000, Z_10_mux0001, CEN<3>, Z_10_mux0002, SEGMENTS<5>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BIN8toBCD, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : BIN8toBCD.ngr
Top Level Output File Name         : BIN8toBCD
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 258
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 35
#      LUT2                        : 12
#      LUT3                        : 38
#      LUT4                        : 78
#      MUXCY                       : 44
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 36
#      FDE                         : 4
#      FDR                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 8
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       93  out of    960     9%  
 Number of Slice Flip Flops:             36  out of   1920     1%  
 Number of 4 input LUTs:                173  out of   1920     9%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of     83    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 36    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.786ns (Maximum Frequency: 208.947MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.819ns
   Maximum combinational path delay: 51.804ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.786ns (frequency: 208.947MHz)
  Total number of paths / destination ports: 1432 / 72
-------------------------------------------------------------------------
Delay:               4.786ns (Levels of Logic = 14)
  Source:            CONTADOR_7 (FF)
  Destination:       CONTADOR_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CONTADOR_7 to CONTADOR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  CONTADOR_7 (CONTADOR_7)
     LUT1:I0->O            1   0.612   0.000  Mcompar_STDO_PRES_cmp_lt0000_cy<0>_rt (Mcompar_STDO_PRES_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  Mcompar_STDO_PRES_cmp_lt0000_cy<0> (Mcompar_STDO_PRES_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_STDO_PRES_cmp_lt0000_cy<1> (Mcompar_STDO_PRES_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_STDO_PRES_cmp_lt0000_cy<2> (Mcompar_STDO_PRES_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_STDO_PRES_cmp_lt0000_cy<3> (Mcompar_STDO_PRES_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_STDO_PRES_cmp_lt0000_cy<4> (Mcompar_STDO_PRES_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_STDO_PRES_cmp_lt0000_cy<5> (Mcompar_STDO_PRES_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_STDO_PRES_cmp_lt0000_cy<6> (Mcompar_STDO_PRES_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_STDO_PRES_cmp_lt0000_cy<7> (Mcompar_STDO_PRES_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_STDO_PRES_cmp_lt0000_cy<8> (Mcompar_STDO_PRES_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_STDO_PRES_cmp_lt0000_cy<9> (Mcompar_STDO_PRES_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_STDO_PRES_cmp_lt0000_cy<10> (Mcompar_STDO_PRES_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_STDO_PRES_cmp_lt0000_cy<11> (Mcompar_STDO_PRES_cmp_lt0000_cy<11>)
     MUXCY:CI->O          36   0.289   1.074  Mcompar_STDO_PRES_cmp_lt0000_cy<12> (Mcompar_STDO_PRES_cmp_lt0000_cy<12>)
     FDR:R                     0.795          CONTADOR_0
    ----------------------------------------
    Total                      4.786ns (3.180ns logic, 1.606ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 37 / 12
-------------------------------------------------------------------------
Offset:              7.819ns (Levels of Logic = 5)
  Source:            STDO_PRES_FSM_FFd4 (FF)
  Destination:       SEGMENTS<6> (PAD)
  Source Clock:      clk rising

  Data Path: STDO_PRES_FSM_FFd4 to SEGMENTS<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.514   0.945  STDO_PRES_FSM_FFd4 (STDO_PRES_FSM_FFd4)
     LUT3:I0->O            1   0.612   0.000  SEGMENTS<6>202 (SEGMENTS<6>202)
     MUXF5:I0->O           1   0.278   0.360  SEGMENTS<6>20_f5 (SEGMENTS<6>20)
     LUT4:I3->O            1   0.612   0.360  SEGMENTS<6>62 (SEGMENTS<6>62)
     LUT4:I3->O            1   0.612   0.357  SEGMENTS<6>102 (SEGMENTS_6_OBUF)
     OBUF:I->O                 3.169          SEGMENTS_6_OBUF (SEGMENTS<6>)
    ----------------------------------------
    Total                      7.819ns (5.797ns logic, 2.022ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 153649224 / 7
-------------------------------------------------------------------------
Delay:               51.804ns (Levels of Logic = 42)
  Source:            BIN<4> (PAD)
  Destination:       SEGMENTS<6> (PAD)

  Data Path: BIN<4> to SEGMENTS<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.690  BIN_4_IBUF (BIN_4_IBUF)
     LUT4:I0->O            4   0.612   0.651  Z_3_mux000111 (N38)
     LUT3:I0->O            2   0.612   0.532  Z_1_mux000121 (N34)
     LUT4:I0->O            4   0.612   0.568  Z_1_mux000211 (N7)
     LUT4:I1->O            8   0.612   0.795  Z_2_mux00021 (Madd_Z_3_0_add0003_lut<3>)
     LUT3:I0->O            4   0.612   0.568  Z_1_mux000411 (N5)
     LUT4:I1->O           10   0.612   0.753  Z_2_mux00041 (Madd_Z_3_0_add0000_lut<3>)
     LUT4:I3->O            4   0.612   0.529  Z_8_cmp_gt00061 (Z_8_cmp_gt0006)
     LUT4:I2->O            6   0.612   0.721  Z_2_mux00001 (Madd_Z_3_0_add0001_lut<3>)
     LUT2:I0->O            3   0.612   0.603  Z_3_mux00012 (Madd_Z_7_4_add0002_cy<0>)
     LUT2:I0->O            5   0.612   0.607  Madd_Z_7_4_add0002_cy<1>11 (Madd_Z_7_4_add0002_cy<1>)
     LUT3:I1->O            5   0.612   0.568  Z_9_cmp_gt00021 (Z_9_cmp_gt0002)
     LUT3:I2->O            5   0.612   0.690  Z_5_mux00022 (Madd_Z_7_4_add0003_lut<2>)
     LUT3:I0->O            5   0.612   0.607  Z_6_mux00031 (Madd_Z_7_4_add0004_lut<3>)
     LUT2:I1->O            5   0.612   0.568  Z_8_cmp_gt00051 (Z_8_cmp_gt0005)
     LUT3:I2->O           11   0.612   0.823  Z_4_mux00041 (DEC<1>)
     LUT4:I2->O            3   0.612   0.520  Z_8_cmp_gt00021 (Z_8_cmp_gt0002)
     LUT4:I1->O            5   0.612   0.690  Madd_Z_7_4_add0002_lut<2> (Madd_Z_7_4_add0002_lut<2>)
     LUT3:I0->O            4   0.612   0.651  Z_6_mux00021 (Madd_Z_7_4_add0003_lut<3>)
     LUT3:I0->O            6   0.612   0.572  Z_9_cmp_gt00031 (Z_9_cmp_gt0003)
     LUT4:I3->O            5   0.612   0.568  Z_7_mux00031 (Madd_Z_11_8_add0004_Madd_cy<0>)
     LUT3:I2->O            2   0.612   0.449  Madd_Z_11_8_add0004_Madd_cy<1>11 (Madd_Z_11_8_add0004_Madd_cy<1>)
     LUT3:I1->O           10   0.612   0.902  CEN<3>1 (CEN<3>)
     LUT4:I0->O            6   0.612   0.572  Z_9_mux000111 (N2)
     LUT4:I3->O            5   0.612   0.607  Z_9_mux000211 (N11)
     LUT4:I1->O            3   0.612   0.454  Z_9_mux00022 (N27)
     LUT4:I3->O            2   0.612   0.449  Z_8_mux0002 (Z_8_mux0002)
     LUT2:I1->O            3   0.612   0.603  Z_10_mux000311 (N71)
     LUT4:I0->O            4   0.612   0.499  Z_9_cmp_gt00011 (Z_9_cmp_gt0001)
     MUXF5:S->O            2   0.641   0.532  CEN<2>81_f5 (CEN<2>81)
     LUT4:I0->O            1   0.612   0.000  CEN<2>1421 (CEN<2>142)
     MUXF5:I1->O          10   0.278   0.902  CEN<2>142_f5 (CEN<2>)
     LUT4:I0->O            3   0.612   0.603  Z_10_mux00001 (Z_10_mux0000)
     LUT4:I0->O            3   0.612   0.520  Z_9_mux000121 (N28)
     LUT4:I1->O            1   0.612   0.000  Z_10_mux00021 (Z_10_mux00021)
     MUXF5:I1->O           2   0.278   0.532  Z_10_mux0002_f5 (Z_10_mux0002)
     LUT4:I0->O            2   0.612   0.532  Z_10_mux00032 (Z_10_mux0003)
     LUT3:I0->O            6   0.612   0.721  Z_9_cmp_gt00001 (Z_9_cmp_gt0000)
     LUT2:I0->O            7   0.612   0.754  Z_8_mux00041 (CEN<1>)
     LUT3:I0->O            1   0.612   0.426  SEGMENTS<6>83 (SEGMENTS<6>83)
     LUT4:I1->O            1   0.612   0.357  SEGMENTS<6>102 (SEGMENTS_6_OBUF)
     OBUF:I->O                 3.169          SEGMENTS_6_OBUF (SEGMENTS<6>)
    ----------------------------------------
    Total                     51.804ns (28.116ns logic, 23.688ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.31 secs
 
--> 

Total memory usage is 259888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

