0.7
2020.2
May 22 2024
18:54:44
/home/dkruger/git/ru/tmp/ECE231-DigitalLogicDesign/hw/ALU_8bit.sv,1729169693,systemVerilog,,/home/dkruger/git/ru/tmp/ECE231-DigitalLogicDesign/hw/ALU_8bit_tb.sv,,ALU_8bit,,,,,,,,
/home/dkruger/git/ru/tmp/ECE231-DigitalLogicDesign/hw/ALU_8bit_tb.sv,1729169952,systemVerilog,,,,ALU_8bit_tb,,,,,,,,
