

================================================================
== Vitis HLS Report for 'convolution1_hls'
================================================================
* Date:           Fri Dec 13 16:11:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.833 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    27403|    27403|  0.274 ms|  0.274 ms|  27404|  27404|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                       |                                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                       |                   Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution1_hls_Pipeline_VITIS_LOOP_22_2_fu_214   |convolution1_hls_Pipeline_VITIS_LOOP_22_2   |     4534|     4534|  45.340 us|  45.340 us|  4534|  4534|       no|
        |grp_convolution1_hls_Pipeline_VITIS_LOOP_22_21_fu_250  |convolution1_hls_Pipeline_VITIS_LOOP_22_21  |     4534|     4534|  45.340 us|  45.340 us|  4534|  4534|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |    27402|    27402|      9134|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     496|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|    25|   13779|   19368|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    1014|    -|
|Register         |        -|     -|    4039|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|    25|   17818|   20878|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|     2|       7|      17|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+
    |BIAS_m_axi_U                                           |BIAS_m_axi                                  |        4|   0|   830|   694|    0|
    |CTRL_BUS_s_axi_U                                       |CTRL_BUS_s_axi                              |        0|   0|    36|    40|    0|
    |INPUT_r_m_axi_U                                        |INPUT_r_m_axi                               |        4|   0|   830|   694|    0|
    |OUTPUT_r_m_axi_U                                       |OUTPUT_r_m_axi                              |        4|   0|   830|   694|    0|
    |WEIGHTS_m_axi_U                                        |WEIGHTS_m_axi                               |        4|   0|   830|   694|    0|
    |control_s_axi_U                                        |control_s_axi                               |        0|   0|   310|   552|    0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_22_2_fu_214   |convolution1_hls_Pipeline_VITIS_LOOP_22_2   |        0|   0|  4169|  7105|    0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_22_21_fu_250  |convolution1_hls_Pipeline_VITIS_LOOP_22_21  |        0|   0|  4169|  7105|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U83                     |fadd_32ns_32ns_32_4_full_dsp_1              |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U84                     |fadd_32ns_32ns_32_4_full_dsp_1              |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U85                     |fadd_32ns_32ns_32_4_full_dsp_1              |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U86                     |fadd_32ns_32ns_32_4_full_dsp_1              |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U87                     |fadd_32ns_32ns_32_4_full_dsp_1              |        0|   2|   227|   214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U88                      |fmul_32ns_32ns_32_3_max_dsp_1               |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U89                      |fmul_32ns_32ns_32_3_max_dsp_1               |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U90                      |fmul_32ns_32ns_32_3_max_dsp_1               |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U91                      |fmul_32ns_32ns_32_3_max_dsp_1               |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U92                      |fmul_32ns_32ns_32_3_max_dsp_1               |        0|   3|   128|   135|    0|
    |mul_3ns_13ns_15_1_1_U82                                |mul_3ns_13ns_15_1_1                         |        0|   0|     0|     5|    0|
    |mul_3ns_8ns_10_1_1_U81                                 |mul_3ns_8ns_10_1_1                          |        0|   0|     0|    40|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+
    |Total                                                  |                                            |       16|  25| 13779| 19368|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_446_p2   |         +|   0|  0|  10|           3|           2|
    |empty_25_fu_314_p2   |         +|   0|  0|  71|          64|          64|
    |empty_27_fu_470_p2   |         +|   0|  0|  71|          64|          64|
    |empty_28_fu_331_p2   |         +|   0|  0|  71|          64|          64|
    |empty_32_fu_495_p2   |         +|   0|  0|  71|          64|          64|
    |empty_33_fu_386_p2   |         +|   0|  0|  71|          64|          64|
    |empty_36_fu_401_p2   |         +|   0|  0|  71|          64|          64|
    |tmp1_fu_376_p2       |         +|   0|  0|  17|          10|           7|
    |tmp_fu_485_p2        |         +|   0|  0|  22|          15|          12|
    |icmp_ln18_fu_294_p2  |      icmp|   0|  0|  10|           3|           3|
    |ap_block_state11     |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io   |        or|   0|  0|   2|           1|           1|
    |ap_block_state42     |        or|   0|  0|   2|           1|           1|
    |empty_35_fu_391_p2   |        or|   0|  0|   5|           5|           3|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 496|         423|         414|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |BIAS_ARADDR        |   14|          3|   64|        192|
    |BIAS_blk_n_AR      |    9|          2|    1|          2|
    |BIAS_blk_n_R       |    9|          2|    1|          2|
    |INPUT_r_ARADDR     |   14|          3|   64|        192|
    |INPUT_r_ARLEN      |   14|          3|   32|         96|
    |INPUT_r_ARVALID    |   14|          3|    1|          3|
    |INPUT_r_RREADY     |   14|          3|    1|          3|
    |OUTPUT_r_AWADDR    |   26|          5|   64|        320|
    |OUTPUT_r_AWLEN     |   20|          4|   32|        128|
    |OUTPUT_r_AWVALID   |   20|          4|    1|          4|
    |OUTPUT_r_BREADY    |   20|          4|    1|          4|
    |OUTPUT_r_WDATA     |   14|          3|   32|         96|
    |OUTPUT_r_WSTRB     |   14|          3|    4|         12|
    |OUTPUT_r_WVALID    |   14|          3|    1|          3|
    |OUTPUT_r_blk_n_AW  |    9|          2|    1|          2|
    |OUTPUT_r_blk_n_B   |    9|          2|    1|          2|
    |WEIGHTS_ARADDR     |   14|          3|   64|        192|
    |WEIGHTS_blk_n_AR   |    9|          2|    1|          2|
    |WEIGHTS_blk_n_R    |    9|          2|    1|          2|
    |ap_NS_fsm          |  319|         68|    1|         68|
    |co_fu_122          |    9|          2|    3|          6|
    |grp_fu_1343_ce     |   14|          3|    1|          3|
    |grp_fu_1343_p0     |   14|          3|   32|         96|
    |grp_fu_1343_p1     |   14|          3|   32|         96|
    |grp_fu_1347_ce     |   14|          3|    1|          3|
    |grp_fu_1347_p0     |   14|          3|   32|         96|
    |grp_fu_1347_p1     |   14|          3|   32|         96|
    |grp_fu_1351_ce     |   14|          3|    1|          3|
    |grp_fu_1351_p0     |   14|          3|   32|         96|
    |grp_fu_1351_p1     |   14|          3|   32|         96|
    |grp_fu_1355_ce     |   14|          3|    1|          3|
    |grp_fu_1355_p0     |   14|          3|   32|         96|
    |grp_fu_1355_p1     |   14|          3|   32|         96|
    |grp_fu_1359_ce     |   14|          3|    1|          3|
    |grp_fu_1359_p0     |   14|          3|   32|         96|
    |grp_fu_1359_p1     |   14|          3|   32|         96|
    |grp_fu_1363_ce     |   14|          3|    1|          3|
    |grp_fu_1363_p0     |   14|          3|   32|         96|
    |grp_fu_1363_p1     |   14|          3|   32|         96|
    |grp_fu_1367_ce     |   14|          3|    1|          3|
    |grp_fu_1367_p0     |   14|          3|   32|         96|
    |grp_fu_1367_p1     |   14|          3|   32|         96|
    |grp_fu_1371_ce     |   14|          3|    1|          3|
    |grp_fu_1371_p0     |   14|          3|   32|         96|
    |grp_fu_1371_p1     |   14|          3|   32|         96|
    |grp_fu_1375_ce     |   14|          3|    1|          3|
    |grp_fu_1375_p0     |   14|          3|   32|         96|
    |grp_fu_1375_p1     |   14|          3|   32|         96|
    |grp_fu_1379_ce     |   14|          3|    1|          3|
    |grp_fu_1379_p0     |   14|          3|   32|         96|
    |grp_fu_1379_p1     |   14|          3|   32|         96|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 1014|        216| 1021|       3281|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |BIAS_addr_1_read_reg_833                                            |  32|   0|   32|          0|
    |BIAS_addr_1_reg_789                                                 |  64|   0|   64|          0|
    |BIAS_addr_read_reg_813                                              |  32|   0|   32|          0|
    |BIAS_addr_reg_777                                                   |  64|   0|   64|          0|
    |WEIGHTS_addr_1_read_10_reg_1138                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_11_reg_1143                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_12_reg_1148                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_13_reg_1153                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_14_reg_1158                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_15_reg_1163                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_16_reg_1168                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_17_reg_1173                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_18_reg_1178                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_19_reg_1183                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_1_reg_1088                                      |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_20_reg_1188                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_21_reg_1193                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_22_reg_1198                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_23_reg_1203                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_24_reg_1208                                     |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_2_reg_1093                                      |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_3_reg_1103                                      |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_4_reg_1108                                      |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_5_reg_1113                                      |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_6_reg_1118                                      |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_7_reg_1123                                      |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_8_reg_1128                                      |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_9_reg_1133                                      |  32|   0|   32|          0|
    |WEIGHTS_addr_1_read_reg_1083                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_1_reg_795                                              |  64|   0|   64|          0|
    |WEIGHTS_addr_read_10_reg_878                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_11_reg_883                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_12_reg_888                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_13_reg_893                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_14_reg_898                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_15_reg_903                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_16_reg_908                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_17_reg_913                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_18_reg_918                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_19_reg_923                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_1_reg_828                                         |  32|   0|   32|          0|
    |WEIGHTS_addr_read_20_reg_928                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_21_reg_933                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_22_reg_938                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_23_reg_943                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_24_reg_948                                        |  32|   0|   32|          0|
    |WEIGHTS_addr_read_2_reg_838                                         |  32|   0|   32|          0|
    |WEIGHTS_addr_read_3_reg_843                                         |  32|   0|   32|          0|
    |WEIGHTS_addr_read_4_reg_848                                         |  32|   0|   32|          0|
    |WEIGHTS_addr_read_5_reg_853                                         |  32|   0|   32|          0|
    |WEIGHTS_addr_read_6_reg_858                                         |  32|   0|   32|          0|
    |WEIGHTS_addr_read_7_reg_863                                         |  32|   0|   32|          0|
    |WEIGHTS_addr_read_8_reg_868                                         |  32|   0|   32|          0|
    |WEIGHTS_addr_read_9_reg_873                                         |  32|   0|   32|          0|
    |WEIGHTS_addr_read_reg_818                                           |  32|   0|   32|          0|
    |WEIGHTS_addr_reg_783                                                |  64|   0|   64|          0|
    |ap_CS_fsm                                                           |  67|   0|   67|          0|
    |bias_read_reg_751                                                   |  64|   0|   64|          0|
    |co_1_reg_769                                                        |   3|   0|    3|          0|
    |co_fu_122                                                           |   3|   0|    3|          0|
    |empty_29_reg_953                                                    |  32|   0|   32|          0|
    |empty_37_reg_1213                                                   |  32|   0|   32|          0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_22_21_fu_250_ap_start_reg  |   1|   0|    1|          0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_22_2_fu_214_ap_start_reg   |   1|   0|    1|          0|
    |input_r_read_reg_763                                                |  64|   0|   64|          0|
    |output_r_read_reg_745                                               |  64|   0|   64|          0|
    |trunc_ln22_1_reg_807                                                |  62|   0|   62|          0|
    |trunc_ln_reg_801                                                    |  62|   0|   62|          0|
    |weight_val_10_reg_1008                                              |  32|   0|   32|          0|
    |weight_val_11_reg_1013                                              |  32|   0|   32|          0|
    |weight_val_12_reg_1018                                              |  32|   0|   32|          0|
    |weight_val_13_reg_1023                                              |  32|   0|   32|          0|
    |weight_val_14_reg_1028                                              |  32|   0|   32|          0|
    |weight_val_15_reg_1033                                              |  32|   0|   32|          0|
    |weight_val_16_reg_1038                                              |  32|   0|   32|          0|
    |weight_val_17_reg_1043                                              |  32|   0|   32|          0|
    |weight_val_18_reg_1048                                              |  32|   0|   32|          0|
    |weight_val_19_reg_1053                                              |  32|   0|   32|          0|
    |weight_val_1_reg_963                                                |  32|   0|   32|          0|
    |weight_val_20_reg_1058                                              |  32|   0|   32|          0|
    |weight_val_21_reg_1063                                              |  32|   0|   32|          0|
    |weight_val_22_reg_1068                                              |  32|   0|   32|          0|
    |weight_val_23_reg_1073                                              |  32|   0|   32|          0|
    |weight_val_24_reg_1078                                              |  32|   0|   32|          0|
    |weight_val_25_reg_1218                                              |  32|   0|   32|          0|
    |weight_val_26_reg_1223                                              |  32|   0|   32|          0|
    |weight_val_27_reg_1228                                              |  32|   0|   32|          0|
    |weight_val_28_reg_1233                                              |  32|   0|   32|          0|
    |weight_val_29_reg_1238                                              |  32|   0|   32|          0|
    |weight_val_2_reg_968                                                |  32|   0|   32|          0|
    |weight_val_30_reg_1243                                              |  32|   0|   32|          0|
    |weight_val_31_reg_1248                                              |  32|   0|   32|          0|
    |weight_val_32_reg_1253                                              |  32|   0|   32|          0|
    |weight_val_33_reg_1258                                              |  32|   0|   32|          0|
    |weight_val_34_reg_1263                                              |  32|   0|   32|          0|
    |weight_val_35_reg_1268                                              |  32|   0|   32|          0|
    |weight_val_36_reg_1273                                              |  32|   0|   32|          0|
    |weight_val_37_reg_1278                                              |  32|   0|   32|          0|
    |weight_val_38_reg_1283                                              |  32|   0|   32|          0|
    |weight_val_39_reg_1288                                              |  32|   0|   32|          0|
    |weight_val_3_reg_973                                                |  32|   0|   32|          0|
    |weight_val_40_reg_1293                                              |  32|   0|   32|          0|
    |weight_val_41_reg_1298                                              |  32|   0|   32|          0|
    |weight_val_42_reg_1303                                              |  32|   0|   32|          0|
    |weight_val_43_reg_1308                                              |  32|   0|   32|          0|
    |weight_val_44_reg_1313                                              |  32|   0|   32|          0|
    |weight_val_45_reg_1318                                              |  32|   0|   32|          0|
    |weight_val_46_reg_1323                                              |  32|   0|   32|          0|
    |weight_val_47_reg_1328                                              |  32|   0|   32|          0|
    |weight_val_48_reg_1333                                              |  32|   0|   32|          0|
    |weight_val_49_reg_1338                                              |  32|   0|   32|          0|
    |weight_val_4_reg_978                                                |  32|   0|   32|          0|
    |weight_val_5_reg_983                                                |  32|   0|   32|          0|
    |weight_val_6_reg_988                                                |  32|   0|   32|          0|
    |weight_val_7_reg_993                                                |  32|   0|   32|          0|
    |weight_val_8_reg_998                                                |  32|   0|   32|          0|
    |weight_val_9_reg_1003                                               |  32|   0|   32|          0|
    |weight_val_reg_958                                                  |  32|   0|   32|          0|
    |weights_read_reg_757                                                |  64|   0|   64|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               |4039|   0| 4039|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|s_axi_CTRL_BUS_AWVALID   |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWREADY   |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWADDR    |   in|    4|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WVALID    |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WREADY    |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WDATA     |   in|   32|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WSTRB     |   in|    4|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARVALID   |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARREADY   |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARADDR    |   in|    4|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RVALID    |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RREADY    |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RDATA     |  out|   32|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RRESP     |  out|    2|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BVALID    |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BREADY    |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BRESP     |  out|    2|       s_axi|          CTRL_BUS|   return void|
|s_axi_control_AWVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|           control|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  convolution1_hls|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  convolution1_hls|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  convolution1_hls|  return value|
|m_axi_INPUT_r_AWVALID    |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWREADY    |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWADDR     |  out|   64|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWID       |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWLEN      |  out|    8|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWSIZE     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWBURST    |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWLOCK     |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWCACHE    |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWPROT     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWQOS      |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWREGION   |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWUSER     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WVALID     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WREADY     |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WDATA      |  out|   32|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WSTRB      |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WLAST      |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WID        |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WUSER      |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARVALID    |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARREADY    |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARADDR     |  out|   64|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARID       |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARLEN      |  out|    8|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARSIZE     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARBURST    |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARLOCK     |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARCACHE    |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARPROT     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARQOS      |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARREGION   |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARUSER     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RVALID     |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RREADY     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RDATA      |   in|   32|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RLAST      |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RID        |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RUSER      |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RRESP      |   in|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BVALID     |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BREADY     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BRESP      |   in|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BID        |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BUSER      |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_WEIGHTS_AWVALID    |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREADY    |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWADDR     |  out|   64|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWID       |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLEN      |  out|    8|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWSIZE     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWBURST    |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLOCK     |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWCACHE    |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWPROT     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWQOS      |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREGION   |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWUSER     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WVALID     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WREADY     |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WDATA      |  out|   32|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WSTRB      |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WLAST      |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WID        |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WUSER      |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARVALID    |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREADY    |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARADDR     |  out|   64|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARID       |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLEN      |  out|    8|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARSIZE     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARBURST    |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLOCK     |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARCACHE    |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARPROT     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARQOS      |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREGION   |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARUSER     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RVALID     |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RREADY     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RDATA      |   in|   32|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RLAST      |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RID        |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RUSER      |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RRESP      |   in|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BVALID     |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BREADY     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BRESP      |   in|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BID        |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BUSER      |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_BIAS_AWVALID       |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWREADY       |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWADDR        |  out|   64|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWID          |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWLEN         |  out|    8|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWSIZE        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWBURST       |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWLOCK        |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWCACHE       |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWPROT        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWQOS         |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWREGION      |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWUSER        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WVALID        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WREADY        |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WDATA         |  out|   32|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WSTRB         |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WLAST         |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WID           |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WUSER         |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARVALID       |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARREADY       |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARADDR        |  out|   64|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARID          |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARLEN         |  out|    8|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARSIZE        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARBURST       |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARLOCK        |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARCACHE       |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARPROT        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARQOS         |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARREGION      |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARUSER        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RVALID        |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RREADY        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RDATA         |   in|   32|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RLAST         |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RID           |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RUSER         |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RRESP         |   in|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BVALID        |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BREADY        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BRESP         |   in|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BID           |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BUSER         |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_OUTPUT_r_AWVALID   |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREADY   |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWADDR    |  out|   64|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWID      |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLEN     |  out|    8|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWSIZE    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWBURST   |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLOCK    |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWCACHE   |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWPROT    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWQOS     |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREGION  |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWUSER    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WVALID    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WREADY    |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WDATA     |  out|   32|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WSTRB     |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WLAST     |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WID       |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WUSER     |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARVALID   |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREADY   |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARADDR    |  out|   64|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARID      |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLEN     |  out|    8|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARSIZE    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARBURST   |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLOCK    |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARCACHE   |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARPROT    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARQOS     |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREGION  |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARUSER    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RVALID    |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RREADY    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RDATA     |   in|   32|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RLAST     |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RID       |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RUSER     |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RRESP     |   in|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BVALID    |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BREADY    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BRESP     |   in|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BID       |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BUSER     |   in|    1|       m_axi|          OUTPUT_r|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

