ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"MPU6050.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MPU6050_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MPU6050_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MPU6050_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/MPU6050.c"
   1:Core/Src/MPU6050.c **** #include "main.h"
   2:Core/Src/MPU6050.c **** #include "stm32f3xx_hal_i2c.h"
   3:Core/Src/MPU6050.c **** #include "MPU6050.h"
   4:Core/Src/MPU6050.c **** 
   5:Core/Src/MPU6050.c **** float ACCEL_X=0;
   6:Core/Src/MPU6050.c **** int i=0;
   7:Core/Src/MPU6050.c **** void MPU6050_Init(void)
   8:Core/Src/MPU6050.c **** {
  29              		.loc 1 8 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
   9:Core/Src/MPU6050.c **** 	uint8_t check;
  40              		.loc 1 9 2 view .LVU1
  10:Core/Src/MPU6050.c **** 	uint8_t Data;
  41              		.loc 1 10 2 view .LVU2
  11:Core/Src/MPU6050.c **** 	
  12:Core/Src/MPU6050.c **** 	Data = 0x80;
  42              		.loc 1 12 2 view .LVU3
  43              		.loc 1 12 7 is_stmt 0 view .LVU4
  44 0004 8023     		movs	r3, #128
  45 0006 8DF81630 		strb	r3, [sp, #22]
  13:Core/Src/MPU6050.c **** 	if (HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000)!= HAL_OK)
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 2


  46              		.loc 1 13 2 is_stmt 1 view .LVU5
  47              		.loc 1 13 6 is_stmt 0 view .LVU6
  48 000a 4FF47A73 		mov	r3, #1000
  49 000e 0293     		str	r3, [sp, #8]
  50 0010 0123     		movs	r3, #1
  51 0012 0193     		str	r3, [sp, #4]
  52 0014 0DF11602 		add	r2, sp, #22
  53 0018 0092     		str	r2, [sp]
  54 001a 6B22     		movs	r2, #107
  55 001c D021     		movs	r1, #208
  56 001e 7248     		ldr	r0, .L28
  57 0020 FFF7FEFF 		bl	HAL_I2C_Mem_Write
  58              	.LVL0:
  59              		.loc 1 13 5 view .LVU7
  60 0024 00B1     		cbz	r0, .L2
  61              	.L3:
  14:Core/Src/MPU6050.c **** 	{ 		
  15:Core/Src/MPU6050.c **** 		while(1)
  62              		.loc 1 15 3 is_stmt 1 discriminator 1 view .LVU8
  16:Core/Src/MPU6050.c **** 		{
  17:Core/Src/MPU6050.c **** 
  18:Core/Src/MPU6050.c **** 		}
  63              		.loc 1 18 3 discriminator 1 view .LVU9
  15:Core/Src/MPU6050.c **** 		{
  64              		.loc 1 15 8 discriminator 1 view .LVU10
  65 0026 FEE7     		b	.L3
  66              	.L2:
  19:Core/Src/MPU6050.c **** 			
  20:Core/Src/MPU6050.c **** 	}
  21:Core/Src/MPU6050.c **** 
  22:Core/Src/MPU6050.c **** 	if (HAL_I2C_Mem_Read(&I2CHandle, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000)!=HAL_OK)
  67              		.loc 1 22 2 view .LVU11
  68              		.loc 1 22 6 is_stmt 0 view .LVU12
  69 0028 4FF47A73 		mov	r3, #1000
  70 002c 0293     		str	r3, [sp, #8]
  71 002e 0123     		movs	r3, #1
  72 0030 0193     		str	r3, [sp, #4]
  73 0032 0DF11702 		add	r2, sp, #23
  74 0036 0092     		str	r2, [sp]
  75 0038 7522     		movs	r2, #117
  76 003a D021     		movs	r1, #208
  77 003c 6A48     		ldr	r0, .L28
  78 003e FFF7FEFF 		bl	HAL_I2C_Mem_Read
  79              	.LVL1:
  80              		.loc 1 22 5 view .LVU13
  81 0042 00B1     		cbz	r0, .L4
  82              	.L5:
  23:Core/Src/MPU6050.c **** 	{
  24:Core/Src/MPU6050.c **** 		while(1)
  83              		.loc 1 24 3 is_stmt 1 discriminator 2 view .LVU14
  25:Core/Src/MPU6050.c **** 		{
  26:Core/Src/MPU6050.c **** 
  27:Core/Src/MPU6050.c **** 		}
  84              		.loc 1 27 3 discriminator 2 view .LVU15
  24:Core/Src/MPU6050.c **** 		{
  85              		.loc 1 24 8 discriminator 2 view .LVU16
  86 0044 FEE7     		b	.L5
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 3


  87              	.L4:
  28:Core/Src/MPU6050.c **** 	}
  29:Core/Src/MPU6050.c **** 
  30:Core/Src/MPU6050.c **** 	if ((check) == 0x68)  // 0x68 will be returned by the sensor if everything goes well
  88              		.loc 1 30 2 view .LVU17
  89              		.loc 1 30 14 is_stmt 0 view .LVU18
  90 0046 9DF81730 		ldrb	r3, [sp, #23]	@ zero_extendqisi2
  91              		.loc 1 30 5 view .LVU19
  92 004a 682B     		cmp	r3, #104
  93 004c 02D0     		beq	.L27
  94              	.L1:
  31:Core/Src/MPU6050.c **** 	{
  32:Core/Src/MPU6050.c **** 		//reset the unit 
  33:Core/Src/MPU6050.c **** 		
  34:Core/Src/MPU6050.c **** 		// power management register 0X6B we should write all 0's to wake the sensor up
  35:Core/Src/MPU6050.c **** 		Data = 0x00;
  36:Core/Src/MPU6050.c **** 		check = 0x00;
  37:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000)!=HAL_OK)
  38:Core/Src/MPU6050.c **** 		{	
  39:Core/Src/MPU6050.c **** 			while(1)
  40:Core/Src/MPU6050.c **** 			{
  41:Core/Src/MPU6050.c **** 					
  42:Core/Src/MPU6050.c **** 			}
  43:Core/Src/MPU6050.c **** 			
  44:Core/Src/MPU6050.c **** 		}
  45:Core/Src/MPU6050.c **** 		HAL_I2C_Mem_Read(&I2CHandle, MPU6050_ADDR,PWR_MGMT_1_REG, 1,&check, 1, 1000);
  46:Core/Src/MPU6050.c **** 		if(check!=Data)
  47:Core/Src/MPU6050.c **** 		{
  48:Core/Src/MPU6050.c **** 			while(1)
  49:Core/Src/MPU6050.c **** 			{
  50:Core/Src/MPU6050.c **** 					
  51:Core/Src/MPU6050.c **** 			}
  52:Core/Src/MPU6050.c **** 		}
  53:Core/Src/MPU6050.c **** 		
  54:Core/Src/MPU6050.c **** 
  55:Core/Src/MPU6050.c **** 		//setting range of accel to += 2g, disabling self test
  56:Core/Src/MPU6050.c **** 		Data = 0x00;
  57:Core/Src/MPU6050.c **** 		check =0x00;
  58:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000)!=HAL_OK)
  59:Core/Src/MPU6050.c **** 		 {
  60:Core/Src/MPU6050.c **** 			while(1)
  61:Core/Src/MPU6050.c **** 			{
  62:Core/Src/MPU6050.c **** 					
  63:Core/Src/MPU6050.c **** 			}
  64:Core/Src/MPU6050.c **** 			
  65:Core/Src/MPU6050.c ****  		 }
  66:Core/Src/MPU6050.c **** 		HAL_I2C_Mem_Read(&I2CHandle, MPU6050_ADDR,ACCEL_CONFIG_REG, 1,&check, 1, 1000);
  67:Core/Src/MPU6050.c **** 		if(check!=Data)
  68:Core/Src/MPU6050.c **** 		{
  69:Core/Src/MPU6050.c **** 			while(1)
  70:Core/Src/MPU6050.c **** 			{
  71:Core/Src/MPU6050.c **** 					
  72:Core/Src/MPU6050.c **** 			}
  73:Core/Src/MPU6050.c **** 		}
  74:Core/Src/MPU6050.c **** // Set DATA SAMPLE RATE of 1KHz by writing SMPLRT_DIV register
  75:Core/Src/MPU6050.c **** 		Data = 0xDF;
  76:Core/Src/MPU6050.c **** 		check =0x00;
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 4


  77:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000)!=HAL_OK)
  78:Core/Src/MPU6050.c **** 		 {
  79:Core/Src/MPU6050.c **** 			while(1)
  80:Core/Src/MPU6050.c **** 			{
  81:Core/Src/MPU6050.c **** 					
  82:Core/Src/MPU6050.c **** 			}
  83:Core/Src/MPU6050.c **** 			
  84:Core/Src/MPU6050.c **** 		}
  85:Core/Src/MPU6050.c **** 		HAL_I2C_Mem_Read(&I2CHandle, MPU6050_ADDR,SMPLRT_DIV_REG, 1,&check, 1, 1000);
  86:Core/Src/MPU6050.c **** 		if(check!=Data)
  87:Core/Src/MPU6050.c **** 		{
  88:Core/Src/MPU6050.c **** 			while(1)
  89:Core/Src/MPU6050.c **** 			{
  90:Core/Src/MPU6050.c **** 					
  91:Core/Src/MPU6050.c **** 			}
  92:Core/Src/MPU6050.c **** 		}
  93:Core/Src/MPU6050.c **** 		//enabling interrupt on data ready 
  94:Core/Src/MPU6050.c **** 		Data = 0x01;
  95:Core/Src/MPU6050.c **** 		check = 0x00;
  96:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, INT_ENABLE_REG, 1, &Data, 1, 1000)!=HAL_OK)
  97:Core/Src/MPU6050.c **** 		 {
  98:Core/Src/MPU6050.c **** 				while(1)
  99:Core/Src/MPU6050.c **** 				{
 100:Core/Src/MPU6050.c **** 					
 101:Core/Src/MPU6050.c **** 				}
 102:Core/Src/MPU6050.c ****  		 }
 103:Core/Src/MPU6050.c **** 		HAL_I2C_Mem_Read(&I2CHandle, MPU6050_ADDR,INT_ENABLE_REG, 1,&check, 1, 1000);
 104:Core/Src/MPU6050.c **** 		if(check!=Data)
 105:Core/Src/MPU6050.c **** 		{
 106:Core/Src/MPU6050.c **** 			while(1)
 107:Core/Src/MPU6050.c **** 			{
 108:Core/Src/MPU6050.c **** 					
 109:Core/Src/MPU6050.c **** 			}
 110:Core/Src/MPU6050.c **** 		}
 111:Core/Src/MPU6050.c **** 		
 112:Core/Src/MPU6050.c **** 		//configure the interrupt pin to be active high, send a 50us pulse
 113:Core/Src/MPU6050.c **** 		Data = 0x00;
 114:Core/Src/MPU6050.c **** 		check =0x00;
 115:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, INT_PIN_CFG_REG, 1, &Data, 1, 1000)!=HAL_OK)
 116:Core/Src/MPU6050.c **** 		 {
 117:Core/Src/MPU6050.c **** 			while(1)
 118:Core/Src/MPU6050.c **** 			{
 119:Core/Src/MPU6050.c **** 					
 120:Core/Src/MPU6050.c **** 			}
 121:Core/Src/MPU6050.c ****   		 }
 122:Core/Src/MPU6050.c **** 		HAL_I2C_Mem_Read(&I2CHandle, MPU6050_ADDR, INT_PIN_CFG_REG, 1,&check, 1, 1000);
 123:Core/Src/MPU6050.c **** 		if(check!=Data)
 124:Core/Src/MPU6050.c **** 		{
 125:Core/Src/MPU6050.c **** 			while(1)
 126:Core/Src/MPU6050.c **** 			{
 127:Core/Src/MPU6050.c **** 					
 128:Core/Src/MPU6050.c **** 			}
 129:Core/Src/MPU6050.c **** 		}
 130:Core/Src/MPU6050.c **** 	}
 131:Core/Src/MPU6050.c **** 
 132:Core/Src/MPU6050.c **** }
  95              		.loc 1 132 1 view .LVU20
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 5


  96 004e 07B0     		add	sp, sp, #28
  97              	.LCFI2:
  98              		.cfi_remember_state
  99              		.cfi_def_cfa_offset 4
 100              		@ sp needed
 101 0050 5DF804FB 		ldr	pc, [sp], #4
 102              	.L27:
 103              	.LCFI3:
 104              		.cfi_restore_state
  35:Core/Src/MPU6050.c **** 		check = 0x00;
 105              		.loc 1 35 3 is_stmt 1 view .LVU21
  35:Core/Src/MPU6050.c **** 		check = 0x00;
 106              		.loc 1 35 8 is_stmt 0 view .LVU22
 107 0054 0023     		movs	r3, #0
 108 0056 8DF81630 		strb	r3, [sp, #22]
  36:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000)!=HAL_OK)
 109              		.loc 1 36 3 is_stmt 1 view .LVU23
  36:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000)!=HAL_OK)
 110              		.loc 1 36 9 is_stmt 0 view .LVU24
 111 005a 8DF81730 		strb	r3, [sp, #23]
  37:Core/Src/MPU6050.c **** 		{	
 112              		.loc 1 37 3 is_stmt 1 view .LVU25
  37:Core/Src/MPU6050.c **** 		{	
 113              		.loc 1 37 6 is_stmt 0 view .LVU26
 114 005e 4FF47A73 		mov	r3, #1000
 115 0062 0293     		str	r3, [sp, #8]
 116 0064 0123     		movs	r3, #1
 117 0066 0193     		str	r3, [sp, #4]
 118 0068 0DF11602 		add	r2, sp, #22
 119 006c 0092     		str	r2, [sp]
 120 006e 6B22     		movs	r2, #107
 121 0070 D021     		movs	r1, #208
 122 0072 5D48     		ldr	r0, .L28
 123 0074 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 124              	.LVL2:
  37:Core/Src/MPU6050.c **** 		{	
 125              		.loc 1 37 5 view .LVU27
 126 0078 00B1     		cbz	r0, .L7
 127              	.L8:
  39:Core/Src/MPU6050.c **** 			{
 128              		.loc 1 39 4 is_stmt 1 discriminator 3 view .LVU28
  42:Core/Src/MPU6050.c **** 			
 129              		.loc 1 42 4 discriminator 3 view .LVU29
  39:Core/Src/MPU6050.c **** 			{
 130              		.loc 1 39 9 discriminator 3 view .LVU30
 131 007a FEE7     		b	.L8
 132              	.L7:
  45:Core/Src/MPU6050.c **** 		if(check!=Data)
 133              		.loc 1 45 3 view .LVU31
 134 007c 4FF47A73 		mov	r3, #1000
 135 0080 0293     		str	r3, [sp, #8]
 136 0082 0123     		movs	r3, #1
 137 0084 0193     		str	r3, [sp, #4]
 138 0086 0DF11702 		add	r2, sp, #23
 139 008a 0092     		str	r2, [sp]
 140 008c 6B22     		movs	r2, #107
 141 008e D021     		movs	r1, #208
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 6


 142 0090 5548     		ldr	r0, .L28
 143 0092 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 144              	.LVL3:
  46:Core/Src/MPU6050.c **** 		{
 145              		.loc 1 46 3 view .LVU32
  46:Core/Src/MPU6050.c **** 		{
 146              		.loc 1 46 11 is_stmt 0 view .LVU33
 147 0096 9DF81720 		ldrb	r2, [sp, #23]	@ zero_extendqisi2
 148 009a 9DF81630 		ldrb	r3, [sp, #22]	@ zero_extendqisi2
  46:Core/Src/MPU6050.c **** 		{
 149              		.loc 1 46 5 view .LVU34
 150 009e 9A42     		cmp	r2, r3
 151 00a0 00D0     		beq	.L9
 152              	.L10:
  48:Core/Src/MPU6050.c **** 			{
 153              		.loc 1 48 4 is_stmt 1 discriminator 4 view .LVU35
  51:Core/Src/MPU6050.c **** 		}
 154              		.loc 1 51 4 discriminator 4 view .LVU36
  48:Core/Src/MPU6050.c **** 			{
 155              		.loc 1 48 9 discriminator 4 view .LVU37
 156 00a2 FEE7     		b	.L10
 157              	.L9:
  56:Core/Src/MPU6050.c **** 		check =0x00;
 158              		.loc 1 56 3 view .LVU38
  56:Core/Src/MPU6050.c **** 		check =0x00;
 159              		.loc 1 56 8 is_stmt 0 view .LVU39
 160 00a4 0023     		movs	r3, #0
 161 00a6 8DF81630 		strb	r3, [sp, #22]
  57:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000)!=HAL_OK)
 162              		.loc 1 57 3 is_stmt 1 view .LVU40
  57:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000)!=HAL_OK)
 163              		.loc 1 57 9 is_stmt 0 view .LVU41
 164 00aa 8DF81730 		strb	r3, [sp, #23]
  58:Core/Src/MPU6050.c **** 		 {
 165              		.loc 1 58 3 is_stmt 1 view .LVU42
  58:Core/Src/MPU6050.c **** 		 {
 166              		.loc 1 58 6 is_stmt 0 view .LVU43
 167 00ae 4FF47A73 		mov	r3, #1000
 168 00b2 0293     		str	r3, [sp, #8]
 169 00b4 0123     		movs	r3, #1
 170 00b6 0193     		str	r3, [sp, #4]
 171 00b8 0DF11602 		add	r2, sp, #22
 172 00bc 0092     		str	r2, [sp]
 173 00be 1C22     		movs	r2, #28
 174 00c0 D021     		movs	r1, #208
 175 00c2 4948     		ldr	r0, .L28
 176 00c4 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 177              	.LVL4:
  58:Core/Src/MPU6050.c **** 		 {
 178              		.loc 1 58 5 view .LVU44
 179 00c8 00B1     		cbz	r0, .L11
 180              	.L12:
  60:Core/Src/MPU6050.c **** 			{
 181              		.loc 1 60 4 is_stmt 1 discriminator 5 view .LVU45
  63:Core/Src/MPU6050.c **** 			
 182              		.loc 1 63 4 discriminator 5 view .LVU46
  60:Core/Src/MPU6050.c **** 			{
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 7


 183              		.loc 1 60 9 discriminator 5 view .LVU47
 184 00ca FEE7     		b	.L12
 185              	.L11:
  66:Core/Src/MPU6050.c **** 		if(check!=Data)
 186              		.loc 1 66 3 view .LVU48
 187 00cc 4FF47A73 		mov	r3, #1000
 188 00d0 0293     		str	r3, [sp, #8]
 189 00d2 0123     		movs	r3, #1
 190 00d4 0193     		str	r3, [sp, #4]
 191 00d6 0DF11702 		add	r2, sp, #23
 192 00da 0092     		str	r2, [sp]
 193 00dc 1C22     		movs	r2, #28
 194 00de D021     		movs	r1, #208
 195 00e0 4148     		ldr	r0, .L28
 196 00e2 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 197              	.LVL5:
  67:Core/Src/MPU6050.c **** 		{
 198              		.loc 1 67 3 view .LVU49
  67:Core/Src/MPU6050.c **** 		{
 199              		.loc 1 67 11 is_stmt 0 view .LVU50
 200 00e6 9DF81720 		ldrb	r2, [sp, #23]	@ zero_extendqisi2
 201 00ea 9DF81630 		ldrb	r3, [sp, #22]	@ zero_extendqisi2
  67:Core/Src/MPU6050.c **** 		{
 202              		.loc 1 67 5 view .LVU51
 203 00ee 9A42     		cmp	r2, r3
 204 00f0 00D0     		beq	.L13
 205              	.L14:
  69:Core/Src/MPU6050.c **** 			{
 206              		.loc 1 69 4 is_stmt 1 discriminator 6 view .LVU52
  72:Core/Src/MPU6050.c **** 		}
 207              		.loc 1 72 4 discriminator 6 view .LVU53
  69:Core/Src/MPU6050.c **** 			{
 208              		.loc 1 69 9 discriminator 6 view .LVU54
 209 00f2 FEE7     		b	.L14
 210              	.L13:
  75:Core/Src/MPU6050.c **** 		check =0x00;
 211              		.loc 1 75 3 view .LVU55
  75:Core/Src/MPU6050.c **** 		check =0x00;
 212              		.loc 1 75 8 is_stmt 0 view .LVU56
 213 00f4 DF23     		movs	r3, #223
 214 00f6 8DF81630 		strb	r3, [sp, #22]
  76:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000)!=HAL_OK)
 215              		.loc 1 76 3 is_stmt 1 view .LVU57
  76:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000)!=HAL_OK)
 216              		.loc 1 76 9 is_stmt 0 view .LVU58
 217 00fa 0023     		movs	r3, #0
 218 00fc 8DF81730 		strb	r3, [sp, #23]
  77:Core/Src/MPU6050.c **** 		 {
 219              		.loc 1 77 3 is_stmt 1 view .LVU59
  77:Core/Src/MPU6050.c **** 		 {
 220              		.loc 1 77 6 is_stmt 0 view .LVU60
 221 0100 4FF47A73 		mov	r3, #1000
 222 0104 0293     		str	r3, [sp, #8]
 223 0106 0123     		movs	r3, #1
 224 0108 0193     		str	r3, [sp, #4]
 225 010a 0DF11602 		add	r2, sp, #22
 226 010e 0092     		str	r2, [sp]
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 8


 227 0110 1922     		movs	r2, #25
 228 0112 D021     		movs	r1, #208
 229 0114 3448     		ldr	r0, .L28
 230 0116 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 231              	.LVL6:
  77:Core/Src/MPU6050.c **** 		 {
 232              		.loc 1 77 5 view .LVU61
 233 011a 00B1     		cbz	r0, .L15
 234              	.L16:
  79:Core/Src/MPU6050.c **** 			{
 235              		.loc 1 79 4 is_stmt 1 discriminator 7 view .LVU62
  82:Core/Src/MPU6050.c **** 			
 236              		.loc 1 82 4 discriminator 7 view .LVU63
  79:Core/Src/MPU6050.c **** 			{
 237              		.loc 1 79 9 discriminator 7 view .LVU64
 238 011c FEE7     		b	.L16
 239              	.L15:
  85:Core/Src/MPU6050.c **** 		if(check!=Data)
 240              		.loc 1 85 3 view .LVU65
 241 011e 4FF47A73 		mov	r3, #1000
 242 0122 0293     		str	r3, [sp, #8]
 243 0124 0123     		movs	r3, #1
 244 0126 0193     		str	r3, [sp, #4]
 245 0128 0DF11702 		add	r2, sp, #23
 246 012c 0092     		str	r2, [sp]
 247 012e 1922     		movs	r2, #25
 248 0130 D021     		movs	r1, #208
 249 0132 2D48     		ldr	r0, .L28
 250 0134 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 251              	.LVL7:
  86:Core/Src/MPU6050.c **** 		{
 252              		.loc 1 86 3 view .LVU66
  86:Core/Src/MPU6050.c **** 		{
 253              		.loc 1 86 11 is_stmt 0 view .LVU67
 254 0138 9DF81720 		ldrb	r2, [sp, #23]	@ zero_extendqisi2
 255 013c 9DF81630 		ldrb	r3, [sp, #22]	@ zero_extendqisi2
  86:Core/Src/MPU6050.c **** 		{
 256              		.loc 1 86 5 view .LVU68
 257 0140 9A42     		cmp	r2, r3
 258 0142 00D0     		beq	.L17
 259              	.L18:
  88:Core/Src/MPU6050.c **** 			{
 260              		.loc 1 88 4 is_stmt 1 discriminator 8 view .LVU69
  91:Core/Src/MPU6050.c **** 		}
 261              		.loc 1 91 4 discriminator 8 view .LVU70
  88:Core/Src/MPU6050.c **** 			{
 262              		.loc 1 88 9 discriminator 8 view .LVU71
 263 0144 FEE7     		b	.L18
 264              	.L17:
  94:Core/Src/MPU6050.c **** 		check = 0x00;
 265              		.loc 1 94 3 view .LVU72
  94:Core/Src/MPU6050.c **** 		check = 0x00;
 266              		.loc 1 94 8 is_stmt 0 view .LVU73
 267 0146 0123     		movs	r3, #1
 268 0148 8DF81630 		strb	r3, [sp, #22]
  95:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, INT_ENABLE_REG, 1, &Data, 1, 1000)!=HAL_OK)
 269              		.loc 1 95 3 is_stmt 1 view .LVU74
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 9


  95:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, INT_ENABLE_REG, 1, &Data, 1, 1000)!=HAL_OK)
 270              		.loc 1 95 9 is_stmt 0 view .LVU75
 271 014c 0022     		movs	r2, #0
 272 014e 8DF81720 		strb	r2, [sp, #23]
  96:Core/Src/MPU6050.c **** 		 {
 273              		.loc 1 96 3 is_stmt 1 view .LVU76
  96:Core/Src/MPU6050.c **** 		 {
 274              		.loc 1 96 6 is_stmt 0 view .LVU77
 275 0152 4FF47A72 		mov	r2, #1000
 276 0156 0292     		str	r2, [sp, #8]
 277 0158 0193     		str	r3, [sp, #4]
 278 015a 0DF11602 		add	r2, sp, #22
 279 015e 0092     		str	r2, [sp]
 280 0160 3822     		movs	r2, #56
 281 0162 D021     		movs	r1, #208
 282 0164 2048     		ldr	r0, .L28
 283 0166 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 284              	.LVL8:
  96:Core/Src/MPU6050.c **** 		 {
 285              		.loc 1 96 5 view .LVU78
 286 016a 00B1     		cbz	r0, .L19
 287              	.L20:
  98:Core/Src/MPU6050.c **** 				{
 288              		.loc 1 98 5 is_stmt 1 discriminator 9 view .LVU79
 101:Core/Src/MPU6050.c ****  		 }
 289              		.loc 1 101 5 discriminator 9 view .LVU80
  98:Core/Src/MPU6050.c **** 				{
 290              		.loc 1 98 10 discriminator 9 view .LVU81
 291 016c FEE7     		b	.L20
 292              	.L19:
 103:Core/Src/MPU6050.c **** 		if(check!=Data)
 293              		.loc 1 103 3 view .LVU82
 294 016e 4FF47A73 		mov	r3, #1000
 295 0172 0293     		str	r3, [sp, #8]
 296 0174 0123     		movs	r3, #1
 297 0176 0193     		str	r3, [sp, #4]
 298 0178 0DF11702 		add	r2, sp, #23
 299 017c 0092     		str	r2, [sp]
 300 017e 3822     		movs	r2, #56
 301 0180 D021     		movs	r1, #208
 302 0182 1948     		ldr	r0, .L28
 303 0184 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 304              	.LVL9:
 104:Core/Src/MPU6050.c **** 		{
 305              		.loc 1 104 3 view .LVU83
 104:Core/Src/MPU6050.c **** 		{
 306              		.loc 1 104 11 is_stmt 0 view .LVU84
 307 0188 9DF81720 		ldrb	r2, [sp, #23]	@ zero_extendqisi2
 308 018c 9DF81630 		ldrb	r3, [sp, #22]	@ zero_extendqisi2
 104:Core/Src/MPU6050.c **** 		{
 309              		.loc 1 104 5 view .LVU85
 310 0190 9A42     		cmp	r2, r3
 311 0192 00D0     		beq	.L21
 312              	.L22:
 106:Core/Src/MPU6050.c **** 			{
 313              		.loc 1 106 4 is_stmt 1 discriminator 10 view .LVU86
 109:Core/Src/MPU6050.c **** 		}
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 10


 314              		.loc 1 109 4 discriminator 10 view .LVU87
 106:Core/Src/MPU6050.c **** 			{
 315              		.loc 1 106 9 discriminator 10 view .LVU88
 316 0194 FEE7     		b	.L22
 317              	.L21:
 113:Core/Src/MPU6050.c **** 		check =0x00;
 318              		.loc 1 113 3 view .LVU89
 113:Core/Src/MPU6050.c **** 		check =0x00;
 319              		.loc 1 113 8 is_stmt 0 view .LVU90
 320 0196 0023     		movs	r3, #0
 321 0198 8DF81630 		strb	r3, [sp, #22]
 114:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, INT_PIN_CFG_REG, 1, &Data, 1, 1000)!=HAL_OK)
 322              		.loc 1 114 3 is_stmt 1 view .LVU91
 114:Core/Src/MPU6050.c **** 		if(HAL_I2C_Mem_Write(&I2CHandle, MPU6050_ADDR, INT_PIN_CFG_REG, 1, &Data, 1, 1000)!=HAL_OK)
 323              		.loc 1 114 9 is_stmt 0 view .LVU92
 324 019c 8DF81730 		strb	r3, [sp, #23]
 115:Core/Src/MPU6050.c **** 		 {
 325              		.loc 1 115 3 is_stmt 1 view .LVU93
 115:Core/Src/MPU6050.c **** 		 {
 326              		.loc 1 115 6 is_stmt 0 view .LVU94
 327 01a0 4FF47A73 		mov	r3, #1000
 328 01a4 0293     		str	r3, [sp, #8]
 329 01a6 0123     		movs	r3, #1
 330 01a8 0193     		str	r3, [sp, #4]
 331 01aa 0DF11602 		add	r2, sp, #22
 332 01ae 0092     		str	r2, [sp]
 333 01b0 3722     		movs	r2, #55
 334 01b2 D021     		movs	r1, #208
 335 01b4 0C48     		ldr	r0, .L28
 336 01b6 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 337              	.LVL10:
 115:Core/Src/MPU6050.c **** 		 {
 338              		.loc 1 115 5 view .LVU95
 339 01ba 00B1     		cbz	r0, .L23
 340              	.L24:
 117:Core/Src/MPU6050.c **** 			{
 341              		.loc 1 117 4 is_stmt 1 discriminator 11 view .LVU96
 120:Core/Src/MPU6050.c ****   		 }
 342              		.loc 1 120 4 discriminator 11 view .LVU97
 117:Core/Src/MPU6050.c **** 			{
 343              		.loc 1 117 9 discriminator 11 view .LVU98
 344 01bc FEE7     		b	.L24
 345              	.L23:
 122:Core/Src/MPU6050.c **** 		if(check!=Data)
 346              		.loc 1 122 3 view .LVU99
 347 01be 4FF47A73 		mov	r3, #1000
 348 01c2 0293     		str	r3, [sp, #8]
 349 01c4 0123     		movs	r3, #1
 350 01c6 0193     		str	r3, [sp, #4]
 351 01c8 0DF11702 		add	r2, sp, #23
 352 01cc 0092     		str	r2, [sp]
 353 01ce 3722     		movs	r2, #55
 354 01d0 D021     		movs	r1, #208
 355 01d2 0548     		ldr	r0, .L28
 356 01d4 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 357              	.LVL11:
 123:Core/Src/MPU6050.c **** 		{
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 11


 358              		.loc 1 123 3 view .LVU100
 123:Core/Src/MPU6050.c **** 		{
 359              		.loc 1 123 11 is_stmt 0 view .LVU101
 360 01d8 9DF81720 		ldrb	r2, [sp, #23]	@ zero_extendqisi2
 361 01dc 9DF81630 		ldrb	r3, [sp, #22]	@ zero_extendqisi2
 123:Core/Src/MPU6050.c **** 		{
 362              		.loc 1 123 5 view .LVU102
 363 01e0 9A42     		cmp	r2, r3
 364 01e2 3FF434AF 		beq	.L1
 365              	.L25:
 125:Core/Src/MPU6050.c **** 			{
 366              		.loc 1 125 4 is_stmt 1 discriminator 12 view .LVU103
 128:Core/Src/MPU6050.c **** 		}
 367              		.loc 1 128 4 discriminator 12 view .LVU104
 125:Core/Src/MPU6050.c **** 			{
 368              		.loc 1 125 9 discriminator 12 view .LVU105
 369 01e6 FEE7     		b	.L25
 370              	.L29:
 371              		.align	2
 372              	.L28:
 373 01e8 00000000 		.word	I2CHandle
 374              		.cfi_endproc
 375              	.LFE130:
 377              		.global	__aeabi_i2d
 378              		.global	__aeabi_dmul
 379              		.global	__aeabi_d2f
 380              		.section	.text.MPU6050_Read_Accel,"ax",%progbits
 381              		.align	1
 382              		.global	MPU6050_Read_Accel
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 386              		.fpu fpv4-sp-d16
 388              	MPU6050_Read_Accel:
 389              	.LFB131:
 133:Core/Src/MPU6050.c **** 
 134:Core/Src/MPU6050.c **** 
 135:Core/Src/MPU6050.c **** void MPU6050_Read_Accel (void)
 136:Core/Src/MPU6050.c **** {
 390              		.loc 1 136 1 view -0
 391              		.cfi_startproc
 392              		@ args = 0, pretend = 0, frame = 8
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394 0000 00B5     		push	{lr}
 395              	.LCFI4:
 396              		.cfi_def_cfa_offset 4
 397              		.cfi_offset 14, -4
 398 0002 87B0     		sub	sp, sp, #28
 399              	.LCFI5:
 400              		.cfi_def_cfa_offset 32
 137:Core/Src/MPU6050.c **** 	uint8_t ACCEL_Data[2];
 401              		.loc 1 137 2 view .LVU107
 138:Core/Src/MPU6050.c **** 	uint8_t Data;
 402              		.loc 1 138 2 view .LVU108
 139:Core/Src/MPU6050.c **** 
 140:Core/Src/MPU6050.c **** 	// Read 6 BYTES of data starting from ACCEL_XOUT_H register
 141:Core/Src/MPU6050.c **** 
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 12


 142:Core/Src/MPU6050.c **** 	if(HAL_I2C_Mem_Read (&I2CHandle, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, ACCEL_Data, 2, 1000)!=HAL_OK)
 403              		.loc 1 142 2 view .LVU109
 404              		.loc 1 142 5 is_stmt 0 view .LVU110
 405 0004 4FF47A73 		mov	r3, #1000
 406 0008 0293     		str	r3, [sp, #8]
 407 000a 0223     		movs	r3, #2
 408 000c 0193     		str	r3, [sp, #4]
 409 000e 05AB     		add	r3, sp, #20
 410 0010 0093     		str	r3, [sp]
 411 0012 0123     		movs	r3, #1
 412 0014 3B22     		movs	r2, #59
 413 0016 D021     		movs	r1, #208
 414 0018 1348     		ldr	r0, .L36
 415 001a FFF7FEFF 		bl	HAL_I2C_Mem_Read
 416              	.LVL12:
 417              		.loc 1 142 4 view .LVU111
 418 001e 00B1     		cbz	r0, .L31
 419              	.L32:
 143:Core/Src/MPU6050.c **** 	{
 144:Core/Src/MPU6050.c **** 		while(1)
 420              		.loc 1 144 3 is_stmt 1 discriminator 1 view .LVU112
 145:Core/Src/MPU6050.c **** 		{
 146:Core/Src/MPU6050.c **** 			
 147:Core/Src/MPU6050.c **** 		}
 421              		.loc 1 147 3 discriminator 1 view .LVU113
 144:Core/Src/MPU6050.c **** 		{
 422              		.loc 1 144 8 discriminator 1 view .LVU114
 423 0020 FEE7     		b	.L32
 424              	.L31:
 148:Core/Src/MPU6050.c **** 	}
 149:Core/Src/MPU6050.c **** 
 150:Core/Src/MPU6050.c **** 	int16_t  ACCEL_X_RAW= (int16_t)(ACCEL_Data[0] << 8 | ACCEL_Data [1]);
 425              		.loc 1 150 2 view .LVU115
 426              		.loc 1 150 44 is_stmt 0 view .LVU116
 427 0022 9DF81430 		ldrb	r3, [sp, #20]	@ zero_extendqisi2
 428              		.loc 1 150 48 view .LVU117
 429 0026 1B02     		lsls	r3, r3, #8
 430              		.loc 1 150 24 view .LVU118
 431 0028 1BB2     		sxth	r3, r3
 432              		.loc 1 150 66 view .LVU119
 433 002a 9DF81500 		ldrb	r0, [sp, #21]	@ zero_extendqisi2
 434              	.LVL13:
 151:Core/Src/MPU6050.c **** 	
 152:Core/Src/MPU6050.c **** 
 153:Core/Src/MPU6050.c **** 	//setting the fsRange to +-2 the lsb sensitivity is 16384.0 so divide to get value in g's
 154:Core/Src/MPU6050.c **** 
 155:Core/Src/MPU6050.c **** 	ACCEL_X = ACCEL_X_RAW/16384.0;
 435              		.loc 1 155 2 is_stmt 1 view .LVU120
 436              		.loc 1 155 23 is_stmt 0 view .LVU121
 437 002e 1843     		orrs	r0, r0, r3
 438              	.LVL14:
 439              		.loc 1 155 23 view .LVU122
 440 0030 FFF7FEFF 		bl	__aeabi_i2d
 441              	.LVL15:
 442              		.loc 1 155 23 view .LVU123
 443 0034 0022     		movs	r2, #0
 444 0036 0D4B     		ldr	r3, .L36+4
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 13


 445 0038 FFF7FEFF 		bl	__aeabi_dmul
 446              	.LVL16:
 447 003c FFF7FEFF 		bl	__aeabi_d2f
 448              	.LVL17:
 449              		.loc 1 155 10 view .LVU124
 450 0040 0B4B     		ldr	r3, .L36+8
 451 0042 1860     		str	r0, [r3]	@ float
 156:Core/Src/MPU6050.c **** 	// if(ACCEL_X<-0.2 && i==0)
 157:Core/Src/MPU6050.c **** 	// {
 158:Core/Src/MPU6050.c **** 	// 	printval();
 159:Core/Src/MPU6050.c **** 	// 	i=1;
 160:Core/Src/MPU6050.c **** 	// }
 161:Core/Src/MPU6050.c **** 	// else if(ACCEL_X>0.2 && i==1)
 162:Core/Src/MPU6050.c **** 	// {
 163:Core/Src/MPU6050.c **** 	// 	printval();
 164:Core/Src/MPU6050.c **** 	// 	i=0;
 165:Core/Src/MPU6050.c **** 	// }
 166:Core/Src/MPU6050.c **** 
 167:Core/Src/MPU6050.c **** 	
 168:Core/Src/MPU6050.c **** 	//clear int_status register
 169:Core/Src/MPU6050.c **** 	if(HAL_I2C_Mem_Read(&I2CHandle, MPU6050_ADDR, INT_STATUS_REG, 1, &Data, 1, 1000)!=HAL_OK)
 452              		.loc 1 169 2 is_stmt 1 view .LVU125
 453              		.loc 1 169 5 is_stmt 0 view .LVU126
 454 0044 4FF47A73 		mov	r3, #1000
 455 0048 0293     		str	r3, [sp, #8]
 456 004a 0123     		movs	r3, #1
 457 004c 0193     		str	r3, [sp, #4]
 458 004e 0DF11302 		add	r2, sp, #19
 459 0052 0092     		str	r2, [sp]
 460 0054 3A22     		movs	r2, #58
 461 0056 D021     		movs	r1, #208
 462 0058 0348     		ldr	r0, .L36
 463 005a FFF7FEFF 		bl	HAL_I2C_Mem_Read
 464              	.LVL18:
 465              		.loc 1 169 4 view .LVU127
 466 005e 00B1     		cbz	r0, .L30
 467              	.L34:
 170:Core/Src/MPU6050.c **** 	{
 171:Core/Src/MPU6050.c **** 		while(1)
 468              		.loc 1 171 3 is_stmt 1 discriminator 2 view .LVU128
 172:Core/Src/MPU6050.c **** 		{
 173:Core/Src/MPU6050.c **** 
 174:Core/Src/MPU6050.c **** 		}
 469              		.loc 1 174 3 discriminator 2 view .LVU129
 171:Core/Src/MPU6050.c **** 		{
 470              		.loc 1 171 8 discriminator 2 view .LVU130
 471 0060 FEE7     		b	.L34
 472              	.L30:
 175:Core/Src/MPU6050.c **** 	}
 176:Core/Src/MPU6050.c **** }
 473              		.loc 1 176 1 is_stmt 0 view .LVU131
 474 0062 07B0     		add	sp, sp, #28
 475              	.LCFI6:
 476              		.cfi_def_cfa_offset 4
 477              		@ sp needed
 478 0064 5DF804FB 		ldr	pc, [sp], #4
 479              	.L37:
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 14


 480              		.align	2
 481              	.L36:
 482 0068 00000000 		.word	I2CHandle
 483 006c 0000103F 		.word	1058013184
 484 0070 00000000 		.word	.LANCHOR0
 485              		.cfi_endproc
 486              	.LFE131:
 488              		.global	i
 489              		.global	ACCEL_X
 490              		.section	.bss.ACCEL_X,"aw",%nobits
 491              		.align	2
 492              		.set	.LANCHOR0,. + 0
 495              	ACCEL_X:
 496 0000 00000000 		.space	4
 497              		.section	.bss.i,"aw",%nobits
 498              		.align	2
 501              	i:
 502 0000 00000000 		.space	4
 503              		.text
 504              	.Letext0:
 505              		.file 2 "c:\\stm32projects\\toolchain\\gcc-arm\\arm-none-eabi\\include\\machine\\_default_types.h"
 506              		.file 3 "c:\\stm32projects\\toolchain\\gcc-arm\\arm-none-eabi\\include\\sys\\_stdint.h"
 507              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 508              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 509              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 510              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 511              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 512              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 513              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 514              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 MPU6050.c
C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s:18     .text.MPU6050_Init:00000000 $t
C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s:26     .text.MPU6050_Init:00000000 MPU6050_Init
C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s:373    .text.MPU6050_Init:000001e8 $d
C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s:381    .text.MPU6050_Read_Accel:00000000 $t
C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s:388    .text.MPU6050_Read_Accel:00000000 MPU6050_Read_Accel
C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s:482    .text.MPU6050_Read_Accel:00000068 $d
C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s:501    .bss.i:00000000 i
C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s:495    .bss.ACCEL_X:00000000 ACCEL_X
C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s:491    .bss.ACCEL_X:00000000 $d
C:\Users\pierc\AppData\Local\Temp\ccv4MHcr.s:498    .bss.i:00000000 $d

UNDEFINED SYMBOLS
HAL_I2C_Mem_Write
HAL_I2C_Mem_Read
I2CHandle
__aeabi_i2d
__aeabi_dmul
__aeabi_d2f
