Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Sep  3 23:49:12 2017
| Host         : timbox running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file factorise_timing_summary_routed.rpt -rpx factorise_timing_summary_routed.rpx
| Design       : factorise
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: s_sendresult_mux_priority_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sendmessage_i/s_busy_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.504        0.000                      0                23658        0.048        0.000                      0                23658        4.500        0.000                       0                 10957  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.504        0.000                      0                23658        0.048        0.000                      0                23658        4.500        0.000                       0                 10957  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[48].DivTestX/s_inter_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.649ns  (logic 0.606ns (6.281%)  route 9.043ns (93.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.559     5.080    clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  s_divtest_top_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  s_divtest_top_reg[55]/Q
                         net (fo=146, routed)         9.043    14.579    GEN_DivTest[48].DivTestX/s_divtest_top_reg[63]_0[55]
    SLICE_X3Y119         LUT3 (Prop_lut3_I0_O)        0.150    14.729 r  GEN_DivTest[48].DivTestX/s_inter[55]_i_1__52/O
                         net (fo=1, routed)           0.000    14.729    GEN_DivTest[48].DivTestX/s_inter[55]_i_1__52_n_0
    SLICE_X3Y119         FDRE                                         r  GEN_DivTest[48].DivTestX/s_inter_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.672    15.013    GEN_DivTest[48].DivTestX/clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  GEN_DivTest[48].DivTestX/s_inter_reg[55]/C
                         clock pessimism              0.180    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X3Y119         FDRE (Setup_fdre_C_D)        0.075    15.233    GEN_DivTest[48].DivTestX/s_inter_reg[55]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -14.729    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[48].DivTestX/s_inter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 0.642ns (6.739%)  route 8.884ns (93.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  s_divtest_top_reg[0]/Q
                         net (fo=146, routed)         8.884    14.476    GEN_DivTest[48].DivTestX/s_divtest_top_reg[63]_0[0]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.124    14.600 r  GEN_DivTest[48].DivTestX/s_inter[0]_i_1__52/O
                         net (fo=1, routed)           0.000    14.600    GEN_DivTest[48].DivTestX/s_inter[0]_i_1__52_n_0
    SLICE_X1Y108         FDRE                                         r  GEN_DivTest[48].DivTestX/s_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.682    15.023    GEN_DivTest[48].DivTestX/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  GEN_DivTest[48].DivTestX/s_inter_reg[0]/C
                         clock pessimism              0.180    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.029    15.197    GEN_DivTest[48].DivTestX/s_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -14.600    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[58].DivTestX/s_bottom_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 2.106ns (23.239%)  route 6.956ns (76.761%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_top_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  s_divtest_top_reg[9]/Q
                         net (fo=156, routed)         2.454     8.045    GEN_DivTest[58].DivTestX/s_divtest_top_reg[63][9]
    SLICE_X28Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.169 r  GEN_DivTest[58].DivTestX/geqOp_carry__0_i_8__64/O
                         net (fo=1, routed)           0.000     8.169    GEN_DivTest[58].DivTestX/geqOp_carry__0_i_8__64_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.701 r  GEN_DivTest[58].DivTestX/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.701    GEN_DivTest[58].DivTestX/geqOp_carry__0_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  GEN_DivTest[58].DivTestX/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.815    GEN_DivTest[58].DivTestX/geqOp_carry__1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  GEN_DivTest[58].DivTestX/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.929    GEN_DivTest[58].DivTestX/geqOp_carry__2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  GEN_DivTest[58].DivTestX/geqOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.043    GEN_DivTest[58].DivTestX/geqOp_carry__3_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  GEN_DivTest[58].DivTestX/geqOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.157    GEN_DivTest[58].DivTestX/geqOp_carry__4_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  GEN_DivTest[58].DivTestX/geqOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.271    GEN_DivTest[58].DivTestX/geqOp_carry__5_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 f  GEN_DivTest[58].DivTestX/geqOp_carry__6/CO[3]
                         net (fo=3, routed)           0.911    10.295    GEN_DivTest[58].DivTestX/geqOp__4
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.124    10.419 r  GEN_DivTest[58].DivTestX/s_bottom[63]_i_3__4/O
                         net (fo=36, routed)          2.354    12.774    GEN_DivTest[58].DivTestX/s_inter_reg[0]_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.898 r  GEN_DivTest[58].DivTestX/s_bottom[63]_i_1__32/O
                         net (fo=63, routed)          1.238    14.136    GEN_DivTest[58].DivTestX/s_bottom[63]_i_1__32_n_0
    SLICE_X49Y120        FDRE                                         r  GEN_DivTest[58].DivTestX/s_bottom_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.601    14.942    GEN_DivTest[58].DivTestX/clk_IBUF_BUFG
    SLICE_X49Y120        FDRE                                         r  GEN_DivTest[58].DivTestX/s_bottom_reg[57]/C
                         clock pessimism              0.180    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X49Y120        FDRE (Setup_fdre_C_CE)      -0.205    14.882    GEN_DivTest[58].DivTestX/s_bottom_reg[57]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[48].DivTestX/s_inter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.580ns (6.204%)  route 8.769ns (93.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.555     5.076    clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  s_divtest_top_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 r  s_divtest_top_reg[25]/Q
                         net (fo=156, routed)         8.769    14.302    GEN_DivTest[48].DivTestX/s_divtest_top_reg[63]_0[25]
    SLICE_X5Y113         LUT3 (Prop_lut3_I0_O)        0.124    14.426 r  GEN_DivTest[48].DivTestX/s_inter[25]_i_1__52/O
                         net (fo=1, routed)           0.000    14.426    GEN_DivTest[48].DivTestX/s_inter[25]_i_1__52_n_0
    SLICE_X5Y113         FDRE                                         r  GEN_DivTest[48].DivTestX/s_inter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.677    15.018    GEN_DivTest[48].DivTestX/clk_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  GEN_DivTest[48].DivTestX/s_inter_reg[25]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.031    15.194    GEN_DivTest[48].DivTestX/s_inter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -14.426    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[58].DivTestX/s_bottom_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 2.106ns (23.297%)  route 6.934ns (76.703%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_top_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  s_divtest_top_reg[9]/Q
                         net (fo=156, routed)         2.454     8.045    GEN_DivTest[58].DivTestX/s_divtest_top_reg[63][9]
    SLICE_X28Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.169 r  GEN_DivTest[58].DivTestX/geqOp_carry__0_i_8__64/O
                         net (fo=1, routed)           0.000     8.169    GEN_DivTest[58].DivTestX/geqOp_carry__0_i_8__64_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.701 r  GEN_DivTest[58].DivTestX/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.701    GEN_DivTest[58].DivTestX/geqOp_carry__0_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  GEN_DivTest[58].DivTestX/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.815    GEN_DivTest[58].DivTestX/geqOp_carry__1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  GEN_DivTest[58].DivTestX/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.929    GEN_DivTest[58].DivTestX/geqOp_carry__2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  GEN_DivTest[58].DivTestX/geqOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.043    GEN_DivTest[58].DivTestX/geqOp_carry__3_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  GEN_DivTest[58].DivTestX/geqOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.157    GEN_DivTest[58].DivTestX/geqOp_carry__4_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  GEN_DivTest[58].DivTestX/geqOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.271    GEN_DivTest[58].DivTestX/geqOp_carry__5_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 f  GEN_DivTest[58].DivTestX/geqOp_carry__6/CO[3]
                         net (fo=3, routed)           0.911    10.295    GEN_DivTest[58].DivTestX/geqOp__4
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.124    10.419 r  GEN_DivTest[58].DivTestX/s_bottom[63]_i_3__4/O
                         net (fo=36, routed)          2.354    12.774    GEN_DivTest[58].DivTestX/s_inter_reg[0]_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.898 r  GEN_DivTest[58].DivTestX/s_bottom[63]_i_1__32/O
                         net (fo=63, routed)          1.215    14.113    GEN_DivTest[58].DivTestX/s_bottom[63]_i_1__32_n_0
    SLICE_X49Y119        FDRE                                         r  GEN_DivTest[58].DivTestX/s_bottom_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.601    14.942    GEN_DivTest[58].DivTestX/clk_IBUF_BUFG
    SLICE_X49Y119        FDRE                                         r  GEN_DivTest[58].DivTestX/s_bottom_reg[40]/C
                         clock pessimism              0.180    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X49Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.882    GEN_DivTest[58].DivTestX/s_bottom_reg[40]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[58].DivTestX/s_bottom_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 2.106ns (23.297%)  route 6.934ns (76.703%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_top_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  s_divtest_top_reg[9]/Q
                         net (fo=156, routed)         2.454     8.045    GEN_DivTest[58].DivTestX/s_divtest_top_reg[63][9]
    SLICE_X28Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.169 r  GEN_DivTest[58].DivTestX/geqOp_carry__0_i_8__64/O
                         net (fo=1, routed)           0.000     8.169    GEN_DivTest[58].DivTestX/geqOp_carry__0_i_8__64_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.701 r  GEN_DivTest[58].DivTestX/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.701    GEN_DivTest[58].DivTestX/geqOp_carry__0_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  GEN_DivTest[58].DivTestX/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.815    GEN_DivTest[58].DivTestX/geqOp_carry__1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  GEN_DivTest[58].DivTestX/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.929    GEN_DivTest[58].DivTestX/geqOp_carry__2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  GEN_DivTest[58].DivTestX/geqOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.043    GEN_DivTest[58].DivTestX/geqOp_carry__3_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  GEN_DivTest[58].DivTestX/geqOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.157    GEN_DivTest[58].DivTestX/geqOp_carry__4_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  GEN_DivTest[58].DivTestX/geqOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.271    GEN_DivTest[58].DivTestX/geqOp_carry__5_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 f  GEN_DivTest[58].DivTestX/geqOp_carry__6/CO[3]
                         net (fo=3, routed)           0.911    10.295    GEN_DivTest[58].DivTestX/geqOp__4
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.124    10.419 r  GEN_DivTest[58].DivTestX/s_bottom[63]_i_3__4/O
                         net (fo=36, routed)          2.354    12.774    GEN_DivTest[58].DivTestX/s_inter_reg[0]_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.898 r  GEN_DivTest[58].DivTestX/s_bottom[63]_i_1__32/O
                         net (fo=63, routed)          1.215    14.113    GEN_DivTest[58].DivTestX/s_bottom[63]_i_1__32_n_0
    SLICE_X49Y119        FDRE                                         r  GEN_DivTest[58].DivTestX/s_bottom_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.601    14.942    GEN_DivTest[58].DivTestX/clk_IBUF_BUFG
    SLICE_X49Y119        FDRE                                         r  GEN_DivTest[58].DivTestX/s_bottom_reg[41]/C
                         clock pessimism              0.180    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X49Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.882    GEN_DivTest[58].DivTestX/s_bottom_reg[41]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[58].DivTestX/s_bottom_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 2.106ns (23.297%)  route 6.934ns (76.703%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_top_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  s_divtest_top_reg[9]/Q
                         net (fo=156, routed)         2.454     8.045    GEN_DivTest[58].DivTestX/s_divtest_top_reg[63][9]
    SLICE_X28Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.169 r  GEN_DivTest[58].DivTestX/geqOp_carry__0_i_8__64/O
                         net (fo=1, routed)           0.000     8.169    GEN_DivTest[58].DivTestX/geqOp_carry__0_i_8__64_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.701 r  GEN_DivTest[58].DivTestX/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.701    GEN_DivTest[58].DivTestX/geqOp_carry__0_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  GEN_DivTest[58].DivTestX/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.815    GEN_DivTest[58].DivTestX/geqOp_carry__1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  GEN_DivTest[58].DivTestX/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.929    GEN_DivTest[58].DivTestX/geqOp_carry__2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  GEN_DivTest[58].DivTestX/geqOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.043    GEN_DivTest[58].DivTestX/geqOp_carry__3_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  GEN_DivTest[58].DivTestX/geqOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.157    GEN_DivTest[58].DivTestX/geqOp_carry__4_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  GEN_DivTest[58].DivTestX/geqOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.271    GEN_DivTest[58].DivTestX/geqOp_carry__5_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 f  GEN_DivTest[58].DivTestX/geqOp_carry__6/CO[3]
                         net (fo=3, routed)           0.911    10.295    GEN_DivTest[58].DivTestX/geqOp__4
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.124    10.419 r  GEN_DivTest[58].DivTestX/s_bottom[63]_i_3__4/O
                         net (fo=36, routed)          2.354    12.774    GEN_DivTest[58].DivTestX/s_inter_reg[0]_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.898 r  GEN_DivTest[58].DivTestX/s_bottom[63]_i_1__32/O
                         net (fo=63, routed)          1.215    14.113    GEN_DivTest[58].DivTestX/s_bottom[63]_i_1__32_n_0
    SLICE_X49Y119        FDRE                                         r  GEN_DivTest[58].DivTestX/s_bottom_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.601    14.942    GEN_DivTest[58].DivTestX/clk_IBUF_BUFG
    SLICE_X49Y119        FDRE                                         r  GEN_DivTest[58].DivTestX/s_bottom_reg[56]/C
                         clock pessimism              0.180    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X49Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.882    GEN_DivTest[58].DivTestX/s_bottom_reg[56]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[58].DivTestX/s_bottom_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 2.106ns (23.297%)  route 6.934ns (76.703%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_top_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  s_divtest_top_reg[9]/Q
                         net (fo=156, routed)         2.454     8.045    GEN_DivTest[58].DivTestX/s_divtest_top_reg[63][9]
    SLICE_X28Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.169 r  GEN_DivTest[58].DivTestX/geqOp_carry__0_i_8__64/O
                         net (fo=1, routed)           0.000     8.169    GEN_DivTest[58].DivTestX/geqOp_carry__0_i_8__64_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.701 r  GEN_DivTest[58].DivTestX/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.701    GEN_DivTest[58].DivTestX/geqOp_carry__0_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  GEN_DivTest[58].DivTestX/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.815    GEN_DivTest[58].DivTestX/geqOp_carry__1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  GEN_DivTest[58].DivTestX/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.929    GEN_DivTest[58].DivTestX/geqOp_carry__2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  GEN_DivTest[58].DivTestX/geqOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.043    GEN_DivTest[58].DivTestX/geqOp_carry__3_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  GEN_DivTest[58].DivTestX/geqOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.157    GEN_DivTest[58].DivTestX/geqOp_carry__4_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  GEN_DivTest[58].DivTestX/geqOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.271    GEN_DivTest[58].DivTestX/geqOp_carry__5_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 f  GEN_DivTest[58].DivTestX/geqOp_carry__6/CO[3]
                         net (fo=3, routed)           0.911    10.295    GEN_DivTest[58].DivTestX/geqOp__4
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.124    10.419 r  GEN_DivTest[58].DivTestX/s_bottom[63]_i_3__4/O
                         net (fo=36, routed)          2.354    12.774    GEN_DivTest[58].DivTestX/s_inter_reg[0]_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.898 r  GEN_DivTest[58].DivTestX/s_bottom[63]_i_1__32/O
                         net (fo=63, routed)          1.215    14.113    GEN_DivTest[58].DivTestX/s_bottom[63]_i_1__32_n_0
    SLICE_X49Y119        FDRE                                         r  GEN_DivTest[58].DivTestX/s_bottom_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.601    14.942    GEN_DivTest[58].DivTestX/clk_IBUF_BUFG
    SLICE_X49Y119        FDRE                                         r  GEN_DivTest[58].DivTestX/s_bottom_reg[60]/C
                         clock pessimism              0.180    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X49Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.882    GEN_DivTest[58].DivTestX/s_bottom_reg[60]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[47].DivTestX/s_inter_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 0.606ns (6.504%)  route 8.711ns (93.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.559     5.080    clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  s_divtest_top_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  s_divtest_top_reg[55]/Q
                         net (fo=146, routed)         8.711    14.247    GEN_DivTest[47].DivTestX/s_divtest_top_reg[63]_0[55]
    SLICE_X9Y118         LUT3 (Prop_lut3_I0_O)        0.150    14.397 r  GEN_DivTest[47].DivTestX/s_inter[55]_i_1__51/O
                         net (fo=1, routed)           0.000    14.397    GEN_DivTest[47].DivTestX/s_inter[55]_i_1__51_n_0
    SLICE_X9Y118         FDRE                                         r  GEN_DivTest[47].DivTestX/s_inter_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.605    14.946    GEN_DivTest[47].DivTestX/clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  GEN_DivTest[47].DivTestX/s_inter_reg[55]/C
                         clock pessimism              0.180    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y118         FDRE (Setup_fdre_C_D)        0.075    15.166    GEN_DivTest[47].DivTestX/s_inter_reg[55]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -14.397    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[58].DivTestX/s_bottom_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 2.106ns (23.327%)  route 6.922ns (76.673%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_top_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  s_divtest_top_reg[9]/Q
                         net (fo=156, routed)         2.454     8.045    GEN_DivTest[58].DivTestX/s_divtest_top_reg[63][9]
    SLICE_X28Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.169 r  GEN_DivTest[58].DivTestX/geqOp_carry__0_i_8__64/O
                         net (fo=1, routed)           0.000     8.169    GEN_DivTest[58].DivTestX/geqOp_carry__0_i_8__64_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.701 r  GEN_DivTest[58].DivTestX/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.701    GEN_DivTest[58].DivTestX/geqOp_carry__0_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  GEN_DivTest[58].DivTestX/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.815    GEN_DivTest[58].DivTestX/geqOp_carry__1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  GEN_DivTest[58].DivTestX/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.929    GEN_DivTest[58].DivTestX/geqOp_carry__2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  GEN_DivTest[58].DivTestX/geqOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.043    GEN_DivTest[58].DivTestX/geqOp_carry__3_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  GEN_DivTest[58].DivTestX/geqOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.157    GEN_DivTest[58].DivTestX/geqOp_carry__4_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  GEN_DivTest[58].DivTestX/geqOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.271    GEN_DivTest[58].DivTestX/geqOp_carry__5_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 f  GEN_DivTest[58].DivTestX/geqOp_carry__6/CO[3]
                         net (fo=3, routed)           0.911    10.295    GEN_DivTest[58].DivTestX/geqOp__4
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.124    10.419 r  GEN_DivTest[58].DivTestX/s_bottom[63]_i_3__4/O
                         net (fo=36, routed)          2.354    12.774    GEN_DivTest[58].DivTestX/s_inter_reg[0]_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.898 r  GEN_DivTest[58].DivTestX/s_bottom[63]_i_1__32/O
                         net (fo=63, routed)          1.204    14.101    GEN_DivTest[58].DivTestX/s_bottom[63]_i_1__32_n_0
    SLICE_X53Y119        FDRE                                         r  GEN_DivTest[58].DivTestX/s_bottom_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       1.601    14.942    GEN_DivTest[58].DivTestX/clk_IBUF_BUFG
    SLICE_X53Y119        FDRE                                         r  GEN_DivTest[58].DivTestX/s_bottom_reg[43]/C
                         clock pessimism              0.180    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X53Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.882    GEN_DivTest[58].DivTestX/s_bottom_reg[43]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -14.101    
  -------------------------------------------------------------------
                         slack                                  0.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 GEN_DivTest[16].DivTestX/s_iterations_needed_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[16].DivTestX/s_iterations_needed_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.256ns (60.845%)  route 0.165ns (39.155%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.564     1.447    GEN_DivTest[16].DivTestX/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  GEN_DivTest[16].DivTestX/s_iterations_needed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  GEN_DivTest[16].DivTestX/s_iterations_needed_reg[4]/Q
                         net (fo=3, routed)           0.165     1.753    GEN_DivTest[16].DivTestX/s_iterations_needed_reg__0[4]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.798 r  GEN_DivTest[16].DivTestX/s_iterations_needed[5]_i_3__14/O
                         net (fo=1, routed)           0.000     1.798    GEN_DivTest[16].DivTestX/s_iterations_needed[5]_i_3__14_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.868 r  GEN_DivTest[16].DivTestX/s_iterations_needed_reg[5]_i_2__14/O[0]
                         net (fo=1, routed)           0.000     1.868    GEN_DivTest[16].DivTestX/s_iterations_needed__5__0[5]
    SLICE_X43Y50         FDRE                                         r  GEN_DivTest[16].DivTestX/s_iterations_needed_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.832     1.959    GEN_DivTest[16].DivTestX/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  GEN_DivTest[16].DivTestX/s_iterations_needed_reg[5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    GEN_DivTest[16].DivTestX/s_iterations_needed_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 GEN_DivTest[58].DivTestX/s_iterations_needed_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[58].DivTestX/s_iterations_needed_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.368ns (72.332%)  route 0.141ns (27.668%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.565     1.448    GEN_DivTest[58].DivTestX/clk_IBUF_BUFG
    SLICE_X49Y98         FDSE                                         r  GEN_DivTest[58].DivTestX/s_iterations_needed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDSE (Prop_fdse_C_Q)         0.141     1.589 r  GEN_DivTest[58].DivTestX/s_iterations_needed_reg[0]/Q
                         net (fo=3, routed)           0.140     1.729    GEN_DivTest[58].DivTestX/s_iterations_needed_reg__0[0]
    SLICE_X48Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.902 r  GEN_DivTest[58].DivTestX/s_iterations_needed_reg[4]_i_1__41/CO[3]
                         net (fo=1, routed)           0.001     1.903    GEN_DivTest[58].DivTestX/s_iterations_needed_reg[4]_i_1__41_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.957 r  GEN_DivTest[58].DivTestX/s_iterations_needed_reg[5]_i_2__41/O[0]
                         net (fo=1, routed)           0.000     1.957    GEN_DivTest[58].DivTestX/s_iterations_needed__12[5]
    SLICE_X48Y100        FDRE                                         r  GEN_DivTest[58].DivTestX/s_iterations_needed_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.920     2.048    GEN_DivTest[58].DivTestX/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  GEN_DivTest[58].DivTestX/s_iterations_needed_reg[5]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    GEN_DivTest[58].DivTestX/s_iterations_needed_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 GEN_DivTest[26].DivTestX/s_iterations_needed_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[26].DivTestX/s_iterations_needed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.288ns (66.311%)  route 0.146ns (33.689%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.560     1.443    GEN_DivTest[26].DivTestX/clk_IBUF_BUFG
    SLICE_X35Y53         FDSE                                         r  GEN_DivTest[26].DivTestX/s_iterations_needed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDSE (Prop_fdse_C_Q)         0.141     1.584 r  GEN_DivTest[26].DivTestX/s_iterations_needed_reg[0]/Q
                         net (fo=3, routed)           0.146     1.731    GEN_DivTest[26].DivTestX/s_iterations_needed_reg__0[0]
    SLICE_X36Y53         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.878 r  GEN_DivTest[26].DivTestX/s_iterations_needed_reg[4]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     1.878    GEN_DivTest[26].DivTestX/s_iterations_needed__9[1]
    SLICE_X36Y53         FDRE                                         r  GEN_DivTest[26].DivTestX/s_iterations_needed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.829     1.957    GEN_DivTest[26].DivTestX/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  GEN_DivTest[26].DivTestX/s_iterations_needed_reg[1]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.105     1.813    GEN_DivTest[26].DivTestX/s_iterations_needed_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 GEN_DivTest[1].DivTestX/s_bottom_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[1].DivTestX/s_bottom_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.363%)  route 0.214ns (50.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.560     1.443    GEN_DivTest[1].DivTestX/clk_IBUF_BUFG
    SLICE_X34Y10         FDRE                                         r  GEN_DivTest[1].DivTestX/s_bottom_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  GEN_DivTest[1].DivTestX/s_bottom_reg[43]/Q
                         net (fo=5, routed)           0.214     1.822    GEN_DivTest[1].DivTestX/s_bottom_reg_n_0_[43]
    SLICE_X37Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.867 r  GEN_DivTest[1].DivTestX/s_bottom[42]_i_1__6/O
                         net (fo=1, routed)           0.000     1.867    GEN_DivTest[1].DivTestX/s_bottom[42]_i_1__6_n_0
    SLICE_X37Y8          FDRE                                         r  GEN_DivTest[1].DivTestX/s_bottom_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.831     1.958    GEN_DivTest[1].DivTestX/clk_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  GEN_DivTest[1].DivTestX/s_bottom_reg[42]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.092     1.801    GEN_DivTest[1].DivTestX/s_bottom_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 GEN_DivTest[23].DivTestX/s_bottom_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[23].DivTestX/s_bottom_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.474%)  route 0.232ns (55.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.551     1.434    GEN_DivTest[23].DivTestX/clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  GEN_DivTest[23].DivTestX/s_bottom_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  GEN_DivTest[23].DivTestX/s_bottom_reg[4]/Q
                         net (fo=5, routed)           0.232     1.807    GEN_DivTest[23].DivTestX/s_bottom_reg_n_0_[4]
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.852 r  GEN_DivTest[23].DivTestX/s_bottom[3]_i_1__24/O
                         net (fo=1, routed)           0.000     1.852    GEN_DivTest[23].DivTestX/s_bottom[3]_i_1__24_n_0
    SLICE_X33Y25         FDRE                                         r  GEN_DivTest[23].DivTestX/s_bottom_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.816     1.943    GEN_DivTest[23].DivTestX/clk_IBUF_BUFG
    SLICE_X33Y25         FDRE                                         r  GEN_DivTest[23].DivTestX/s_bottom_reg[3]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.091     1.785    GEN_DivTest[23].DivTestX/s_bottom_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 GEN_DivTest[57].DivTestX/s_bottom_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[57].DivTestX/s_bottom_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.767%)  route 0.166ns (44.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.647     1.531    GEN_DivTest[57].DivTestX/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  GEN_DivTest[57].DivTestX/s_bottom_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.164     1.695 r  GEN_DivTest[57].DivTestX/s_bottom_reg[21]/Q
                         net (fo=5, routed)           0.166     1.860    GEN_DivTest[57].DivTestX/s_bottom_reg_n_0_[21]
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.905 r  GEN_DivTest[57].DivTestX/s_bottom[20]_i_1__42/O
                         net (fo=1, routed)           0.000     1.905    GEN_DivTest[57].DivTestX/s_bottom[20]_i_1__42_n_0
    SLICE_X54Y99         FDRE                                         r  GEN_DivTest[57].DivTestX/s_bottom_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.835     1.963    GEN_DivTest[57].DivTestX/clk_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  GEN_DivTest[57].DivTestX/s_bottom_reg[20]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.121     1.835    GEN_DivTest[57].DivTestX/s_bottom_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 GEN_DivTest[2].DivTestX/s_bottom_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[2].DivTestX/s_bottom_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.180%)  route 0.245ns (56.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.596     1.479    GEN_DivTest[2].DivTestX/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  GEN_DivTest[2].DivTestX/s_bottom_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  GEN_DivTest[2].DivTestX/s_bottom_reg[38]/Q
                         net (fo=5, routed)           0.245     1.865    GEN_DivTest[2].DivTestX/s_bottom_reg_n_0_[38]
    SLICE_X63Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.910 r  GEN_DivTest[2].DivTestX/s_bottom[37]_i_1__5/O
                         net (fo=1, routed)           0.000     1.910    GEN_DivTest[2].DivTestX/s_bottom[37]_i_1__5_n_0
    SLICE_X63Y50         FDRE                                         r  GEN_DivTest[2].DivTestX/s_bottom_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.864     1.992    GEN_DivTest[2].DivTestX/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  GEN_DivTest[2].DivTestX/s_bottom_reg[37]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.091     1.839    GEN_DivTest[2].DivTestX/s_bottom_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 GEN_DivTest[2].DivTestX/s_bottom_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[2].DivTestX/s_bottom_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.423%)  route 0.252ns (57.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.596     1.479    GEN_DivTest[2].DivTestX/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  GEN_DivTest[2].DivTestX/s_bottom_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  GEN_DivTest[2].DivTestX/s_bottom_reg[46]/Q
                         net (fo=5, routed)           0.252     1.873    GEN_DivTest[2].DivTestX/s_bottom_reg_n_0_[46]
    SLICE_X65Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.918 r  GEN_DivTest[2].DivTestX/s_bottom[47]_i_1__5/O
                         net (fo=1, routed)           0.000     1.918    GEN_DivTest[2].DivTestX/s_bottom[47]_i_1__5_n_0
    SLICE_X65Y50         FDRE                                         r  GEN_DivTest[2].DivTestX/s_bottom_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.864     1.992    GEN_DivTest[2].DivTestX/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  GEN_DivTest[2].DivTestX/s_bottom_reg[47]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.091     1.839    GEN_DivTest[2].DivTestX/s_bottom_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 GEN_DivTest[64].DivTestX/s_bottom_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[64].DivTestX/s_bottom_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.662%)  route 0.250ns (57.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.642     1.526    GEN_DivTest[64].DivTestX/clk_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  GEN_DivTest[64].DivTestX/s_bottom_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  GEN_DivTest[64].DivTestX/s_bottom_reg[63]/Q
                         net (fo=4, routed)           0.250     1.917    GEN_DivTest[64].DivTestX/s_bottom_reg_n_0_[63]
    SLICE_X36Y104        LUT3 (Prop_lut3_I2_O)        0.045     1.962 r  GEN_DivTest[64].DivTestX/s_bottom[62]_i_1/O
                         net (fo=1, routed)           0.000     1.962    GEN_DivTest[64].DivTestX/s_bottom[62]
    SLICE_X36Y104        FDRE                                         r  GEN_DivTest[64].DivTestX/s_bottom_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.916     2.044    GEN_DivTest[64].DivTestX/clk_IBUF_BUFG
    SLICE_X36Y104        FDRE                                         r  GEN_DivTest[64].DivTestX/s_bottom_reg[62]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X36Y104        FDRE (Hold_fdre_C_D)         0.092     1.882    GEN_DivTest[64].DivTestX/s_bottom_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 GEN_DivTest[26].DivTestX/s_iterations_needed_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[26].DivTestX/s_iterations_needed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.308ns (67.794%)  route 0.146ns (32.206%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.560     1.443    GEN_DivTest[26].DivTestX/clk_IBUF_BUFG
    SLICE_X35Y53         FDSE                                         r  GEN_DivTest[26].DivTestX/s_iterations_needed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDSE (Prop_fdse_C_Q)         0.141     1.584 r  GEN_DivTest[26].DivTestX/s_iterations_needed_reg[0]/Q
                         net (fo=3, routed)           0.146     1.731    GEN_DivTest[26].DivTestX/s_iterations_needed_reg__0[0]
    SLICE_X36Y53         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.898 r  GEN_DivTest[26].DivTestX/s_iterations_needed_reg[4]_i_1__16/O[2]
                         net (fo=1, routed)           0.000     1.898    GEN_DivTest[26].DivTestX/s_iterations_needed__9[3]
    SLICE_X36Y53         FDRE                                         r  GEN_DivTest[26].DivTestX/s_iterations_needed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10956, routed)       0.829     1.957    GEN_DivTest[26].DivTestX/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  GEN_DivTest[26].DivTestX/s_iterations_needed_reg[3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.105     1.813    GEN_DivTest[26].DivTestX/s_iterations_needed_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    stringsrom_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    stringsrom_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X1Y0    uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         10.000      7.424      RAMB36_X1Y0    uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y0    uart_i/UART_0/U0/fifo_tx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y0    uart_i/UART_0/U0/fifo_tx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y14    GEN_DivTest[17].DivTestX/s_inter_reg[55]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y111  GEN_DivTest[54].DivTestX/s_bottom_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y111  GEN_DivTest[54].DivTestX/s_bottom_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y111  GEN_DivTest[54].DivTestX/s_bottom_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y111  GEN_DivTest[54].DivTestX/s_bottom_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y111  GEN_DivTest[54].DivTestX/s_bottom_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y111  GEN_DivTest[54].DivTestX/s_bottom_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y111  GEN_DivTest[54].DivTestX/s_bottom_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y111  GEN_DivTest[54].DivTestX/s_bottom_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y111  GEN_DivTest[54].DivTestX/s_bottom_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y115  GEN_DivTest[67].DivTestX/s_inter_reg[40]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y15    GEN_DivTest[17].DivTestX/s_inter_reg[57]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3     GEN_DivTest[17].DivTestX/s_inter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y15    GEN_DivTest[17].DivTestX/s_inter_reg[61]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y15    GEN_DivTest[17].DivTestX/s_inter_reg[63]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3     GEN_DivTest[17].DivTestX/s_inter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3     GEN_DivTest[17].DivTestX/s_inter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y3     GEN_DivTest[17].DivTestX/s_inter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3     GEN_DivTest[17].DivTestX/s_inter_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y24    GEN_DivTest[25].DivTestX/s_bottom_shift_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y76    GEN_DivTest[33].DivTestX/s_inter_reg[24]/C



