# TITLE: UART TRANSMISSION
* UART TRANSMISSION
  - A port into VHDL of the Verilog example in https://github.com/nesl/ice40_examples/tree/master/uart_transmission
* Workflow
  - compiler and simulator; ghdl
  - unittesting; vunit-hdl
  - source control github
  - CI; vunit_action on github
  - sysnthesis
** Directory structure
Code will be separated in two directories

| Directory | contents                    |
|-----------+-----------------------------|
| ./        | run.py                      |
| src/      | VHDL sources                |
| src/test/ | VHDL test bench for sources |
|-----------+-----------------------------|

*** Setting up Githuns CI actions
   - [[http://vunit.github.io/blog/2020_08_12_continuous_integration_with_vunit_action_in_10_lines_of_code.html][reference vunit blog]]
   - s
