// Generated by CIRCT firtool-1.114.1
module p_Convert_Dep_1(
  input  [3:0]  io_depth,
  input  [9:0]  io_in_0,
                io_in_1,
                io_in_2,
                io_in_3,
                io_in_4,
                io_in_5,
                io_in_6,
                io_in_7,
                io_in_8,
                io_in_9,
                io_in_10,
                io_in_11,
                io_in_12,
                io_in_13,
                io_in_14,
                io_in_15,
                io_in_16,
                io_in_17,
                io_in_18,
                io_in_19,
                io_in_20,
                io_in_21,
                io_in_22,
                io_in_23,
                io_in_24,
                io_in_25,
                io_in_26,
                io_in_27,
                io_in_28,
                io_in_29,
                io_in_30,
                io_in_31,
                io_in_32,
                io_in_33,
                io_in_34,
                io_in_35,
                io_in_36,
                io_in_37,
                io_in_38,
                io_in_39,
                io_in_40,
                io_in_41,
                io_in_42,
                io_in_43,
                io_in_44,
                io_in_45,
                io_in_46,
                io_in_47,
                io_in_48,
                io_in_49,
                io_in_50,
                io_in_51,
                io_in_52,
                io_in_53,
                io_in_54,
                io_in_55,
                io_in_56,
                io_in_57,
                io_in_58,
                io_in_59,
                io_in_60,
                io_in_61,
                io_in_62,
                io_in_63,
                io_in_64,
                io_in_65,
                io_in_66,
                io_in_67,
                io_in_68,
                io_in_69,
                io_in_70,
                io_in_71,
                io_in_72,
                io_in_73,
                io_in_74,
                io_in_75,
                io_in_76,
                io_in_77,
                io_in_78,
                io_in_79,
                io_in_80,
                io_in_81,
                io_in_82,
                io_in_83,
                io_in_84,
                io_in_85,
                io_in_86,
                io_in_87,
                io_in_88,
                io_in_89,
                io_in_90,
                io_in_91,
                io_in_92,
                io_in_93,
                io_in_94,
                io_in_95,
                io_in_96,
                io_in_97,
                io_in_98,
                io_in_99,
                io_in_100,
                io_in_101,
                io_in_102,
                io_in_103,
                io_in_104,
                io_in_105,
                io_in_106,
                io_in_107,
                io_in_108,
                io_in_109,
                io_in_110,
                io_in_111,
                io_in_112,
                io_in_113,
                io_in_114,
                io_in_115,
                io_in_116,
                io_in_117,
                io_in_118,
                io_in_119,
                io_in_120,
                io_in_121,
                io_in_122,
                io_in_123,
                io_in_124,
                io_in_125,
                io_in_126,
                io_in_127,
  input         io_nan_0,
                io_nan_1,
                io_nan_2,
                io_nan_3,
                io_nan_4,
                io_nan_5,
                io_nan_6,
                io_nan_7,
  input  [9:0]  io_exponent_0,
                io_exponent_1,
                io_exponent_2,
                io_exponent_3,
                io_exponent_4,
                io_exponent_5,
                io_exponent_6,
                io_exponent_7,
  output        io_out_0_sign,
  output [7:0]  io_out_0_exponent,
  output [22:0] io_out_0_mantissa,
  output        io_out_1_sign,
  output [7:0]  io_out_1_exponent,
  output [22:0] io_out_1_mantissa,
  output        io_out_2_sign,
  output [7:0]  io_out_2_exponent,
  output [22:0] io_out_2_mantissa,
  output        io_out_3_sign,
  output [7:0]  io_out_3_exponent,
  output [22:0] io_out_3_mantissa,
  output        io_out_4_sign,
  output [7:0]  io_out_4_exponent,
  output [22:0] io_out_4_mantissa,
  output        io_out_5_sign,
  output [7:0]  io_out_5_exponent,
  output [22:0] io_out_5_mantissa,
  output        io_out_6_sign,
  output [7:0]  io_out_6_exponent,
  output [22:0] io_out_6_mantissa,
  output        io_out_7_sign,
  output [7:0]  io_out_7_exponent,
  output [22:0] io_out_7_mantissa,
  output        io_out_8_sign,
  output [7:0]  io_out_8_exponent,
  output [22:0] io_out_8_mantissa,
  output        io_out_9_sign,
  output [7:0]  io_out_9_exponent,
  output [22:0] io_out_9_mantissa,
  output        io_out_10_sign,
  output [7:0]  io_out_10_exponent,
  output [22:0] io_out_10_mantissa,
  output        io_out_11_sign,
  output [7:0]  io_out_11_exponent,
  output [22:0] io_out_11_mantissa,
  output        io_out_12_sign,
  output [7:0]  io_out_12_exponent,
  output [22:0] io_out_12_mantissa,
  output        io_out_13_sign,
  output [7:0]  io_out_13_exponent,
  output [22:0] io_out_13_mantissa,
  output        io_out_14_sign,
  output [7:0]  io_out_14_exponent,
  output [22:0] io_out_14_mantissa,
  output        io_out_15_sign,
  output [7:0]  io_out_15_exponent,
  output [22:0] io_out_15_mantissa,
  output        io_out_16_sign,
  output [7:0]  io_out_16_exponent,
  output [22:0] io_out_16_mantissa,
  output        io_out_17_sign,
  output [7:0]  io_out_17_exponent,
  output [22:0] io_out_17_mantissa,
  output        io_out_18_sign,
  output [7:0]  io_out_18_exponent,
  output [22:0] io_out_18_mantissa,
  output        io_out_19_sign,
  output [7:0]  io_out_19_exponent,
  output [22:0] io_out_19_mantissa,
  output        io_out_20_sign,
  output [7:0]  io_out_20_exponent,
  output [22:0] io_out_20_mantissa,
  output        io_out_21_sign,
  output [7:0]  io_out_21_exponent,
  output [22:0] io_out_21_mantissa,
  output        io_out_22_sign,
  output [7:0]  io_out_22_exponent,
  output [22:0] io_out_22_mantissa,
  output        io_out_23_sign,
  output [7:0]  io_out_23_exponent,
  output [22:0] io_out_23_mantissa,
  output        io_out_24_sign,
  output [7:0]  io_out_24_exponent,
  output [22:0] io_out_24_mantissa,
  output        io_out_25_sign,
  output [7:0]  io_out_25_exponent,
  output [22:0] io_out_25_mantissa,
  output        io_out_26_sign,
  output [7:0]  io_out_26_exponent,
  output [22:0] io_out_26_mantissa,
  output        io_out_27_sign,
  output [7:0]  io_out_27_exponent,
  output [22:0] io_out_27_mantissa,
  output        io_out_28_sign,
  output [7:0]  io_out_28_exponent,
  output [22:0] io_out_28_mantissa,
  output        io_out_29_sign,
  output [7:0]  io_out_29_exponent,
  output [22:0] io_out_29_mantissa,
  output        io_out_30_sign,
  output [7:0]  io_out_30_exponent,
  output [22:0] io_out_30_mantissa,
  output        io_out_31_sign,
  output [7:0]  io_out_31_exponent,
  output [22:0] io_out_31_mantissa,
  output        io_out_32_sign,
  output [7:0]  io_out_32_exponent,
  output [22:0] io_out_32_mantissa,
  output        io_out_33_sign,
  output [7:0]  io_out_33_exponent,
  output [22:0] io_out_33_mantissa,
  output        io_out_34_sign,
  output [7:0]  io_out_34_exponent,
  output [22:0] io_out_34_mantissa,
  output        io_out_35_sign,
  output [7:0]  io_out_35_exponent,
  output [22:0] io_out_35_mantissa,
  output        io_out_36_sign,
  output [7:0]  io_out_36_exponent,
  output [22:0] io_out_36_mantissa,
  output        io_out_37_sign,
  output [7:0]  io_out_37_exponent,
  output [22:0] io_out_37_mantissa,
  output        io_out_38_sign,
  output [7:0]  io_out_38_exponent,
  output [22:0] io_out_38_mantissa,
  output        io_out_39_sign,
  output [7:0]  io_out_39_exponent,
  output [22:0] io_out_39_mantissa,
  output        io_out_40_sign,
  output [7:0]  io_out_40_exponent,
  output [22:0] io_out_40_mantissa,
  output        io_out_41_sign,
  output [7:0]  io_out_41_exponent,
  output [22:0] io_out_41_mantissa,
  output        io_out_42_sign,
  output [7:0]  io_out_42_exponent,
  output [22:0] io_out_42_mantissa,
  output        io_out_43_sign,
  output [7:0]  io_out_43_exponent,
  output [22:0] io_out_43_mantissa,
  output        io_out_44_sign,
  output [7:0]  io_out_44_exponent,
  output [22:0] io_out_44_mantissa,
  output        io_out_45_sign,
  output [7:0]  io_out_45_exponent,
  output [22:0] io_out_45_mantissa,
  output        io_out_46_sign,
  output [7:0]  io_out_46_exponent,
  output [22:0] io_out_46_mantissa,
  output        io_out_47_sign,
  output [7:0]  io_out_47_exponent,
  output [22:0] io_out_47_mantissa,
  output        io_out_48_sign,
  output [7:0]  io_out_48_exponent,
  output [22:0] io_out_48_mantissa,
  output        io_out_49_sign,
  output [7:0]  io_out_49_exponent,
  output [22:0] io_out_49_mantissa,
  output        io_out_50_sign,
  output [7:0]  io_out_50_exponent,
  output [22:0] io_out_50_mantissa,
  output        io_out_51_sign,
  output [7:0]  io_out_51_exponent,
  output [22:0] io_out_51_mantissa,
  output        io_out_52_sign,
  output [7:0]  io_out_52_exponent,
  output [22:0] io_out_52_mantissa,
  output        io_out_53_sign,
  output [7:0]  io_out_53_exponent,
  output [22:0] io_out_53_mantissa,
  output        io_out_54_sign,
  output [7:0]  io_out_54_exponent,
  output [22:0] io_out_54_mantissa,
  output        io_out_55_sign,
  output [7:0]  io_out_55_exponent,
  output [22:0] io_out_55_mantissa,
  output        io_out_56_sign,
  output [7:0]  io_out_56_exponent,
  output [22:0] io_out_56_mantissa,
  output        io_out_57_sign,
  output [7:0]  io_out_57_exponent,
  output [22:0] io_out_57_mantissa,
  output        io_out_58_sign,
  output [7:0]  io_out_58_exponent,
  output [22:0] io_out_58_mantissa,
  output        io_out_59_sign,
  output [7:0]  io_out_59_exponent,
  output [22:0] io_out_59_mantissa,
  output        io_out_60_sign,
  output [7:0]  io_out_60_exponent,
  output [22:0] io_out_60_mantissa,
  output        io_out_61_sign,
  output [7:0]  io_out_61_exponent,
  output [22:0] io_out_61_mantissa,
  output        io_out_62_sign,
  output [7:0]  io_out_62_exponent,
  output [22:0] io_out_62_mantissa,
  output        io_out_63_sign,
  output [7:0]  io_out_63_exponent,
  output [22:0] io_out_63_mantissa,
  output        io_out_64_sign,
  output [7:0]  io_out_64_exponent,
  output [22:0] io_out_64_mantissa,
  output        io_out_65_sign,
  output [7:0]  io_out_65_exponent,
  output [22:0] io_out_65_mantissa,
  output        io_out_66_sign,
  output [7:0]  io_out_66_exponent,
  output [22:0] io_out_66_mantissa,
  output        io_out_67_sign,
  output [7:0]  io_out_67_exponent,
  output [22:0] io_out_67_mantissa,
  output        io_out_68_sign,
  output [7:0]  io_out_68_exponent,
  output [22:0] io_out_68_mantissa,
  output        io_out_69_sign,
  output [7:0]  io_out_69_exponent,
  output [22:0] io_out_69_mantissa,
  output        io_out_70_sign,
  output [7:0]  io_out_70_exponent,
  output [22:0] io_out_70_mantissa,
  output        io_out_71_sign,
  output [7:0]  io_out_71_exponent,
  output [22:0] io_out_71_mantissa,
  output        io_out_72_sign,
  output [7:0]  io_out_72_exponent,
  output [22:0] io_out_72_mantissa,
  output        io_out_73_sign,
  output [7:0]  io_out_73_exponent,
  output [22:0] io_out_73_mantissa,
  output        io_out_74_sign,
  output [7:0]  io_out_74_exponent,
  output [22:0] io_out_74_mantissa,
  output        io_out_75_sign,
  output [7:0]  io_out_75_exponent,
  output [22:0] io_out_75_mantissa,
  output        io_out_76_sign,
  output [7:0]  io_out_76_exponent,
  output [22:0] io_out_76_mantissa,
  output        io_out_77_sign,
  output [7:0]  io_out_77_exponent,
  output [22:0] io_out_77_mantissa,
  output        io_out_78_sign,
  output [7:0]  io_out_78_exponent,
  output [22:0] io_out_78_mantissa,
  output        io_out_79_sign,
  output [7:0]  io_out_79_exponent,
  output [22:0] io_out_79_mantissa,
  output        io_out_80_sign,
  output [7:0]  io_out_80_exponent,
  output [22:0] io_out_80_mantissa,
  output        io_out_81_sign,
  output [7:0]  io_out_81_exponent,
  output [22:0] io_out_81_mantissa,
  output        io_out_82_sign,
  output [7:0]  io_out_82_exponent,
  output [22:0] io_out_82_mantissa,
  output        io_out_83_sign,
  output [7:0]  io_out_83_exponent,
  output [22:0] io_out_83_mantissa,
  output        io_out_84_sign,
  output [7:0]  io_out_84_exponent,
  output [22:0] io_out_84_mantissa,
  output        io_out_85_sign,
  output [7:0]  io_out_85_exponent,
  output [22:0] io_out_85_mantissa,
  output        io_out_86_sign,
  output [7:0]  io_out_86_exponent,
  output [22:0] io_out_86_mantissa,
  output        io_out_87_sign,
  output [7:0]  io_out_87_exponent,
  output [22:0] io_out_87_mantissa,
  output        io_out_88_sign,
  output [7:0]  io_out_88_exponent,
  output [22:0] io_out_88_mantissa,
  output        io_out_89_sign,
  output [7:0]  io_out_89_exponent,
  output [22:0] io_out_89_mantissa,
  output        io_out_90_sign,
  output [7:0]  io_out_90_exponent,
  output [22:0] io_out_90_mantissa,
  output        io_out_91_sign,
  output [7:0]  io_out_91_exponent,
  output [22:0] io_out_91_mantissa,
  output        io_out_92_sign,
  output [7:0]  io_out_92_exponent,
  output [22:0] io_out_92_mantissa,
  output        io_out_93_sign,
  output [7:0]  io_out_93_exponent,
  output [22:0] io_out_93_mantissa,
  output        io_out_94_sign,
  output [7:0]  io_out_94_exponent,
  output [22:0] io_out_94_mantissa,
  output        io_out_95_sign,
  output [7:0]  io_out_95_exponent,
  output [22:0] io_out_95_mantissa,
  output        io_out_96_sign,
  output [7:0]  io_out_96_exponent,
  output [22:0] io_out_96_mantissa,
  output        io_out_97_sign,
  output [7:0]  io_out_97_exponent,
  output [22:0] io_out_97_mantissa,
  output        io_out_98_sign,
  output [7:0]  io_out_98_exponent,
  output [22:0] io_out_98_mantissa,
  output        io_out_99_sign,
  output [7:0]  io_out_99_exponent,
  output [22:0] io_out_99_mantissa,
  output        io_out_100_sign,
  output [7:0]  io_out_100_exponent,
  output [22:0] io_out_100_mantissa,
  output        io_out_101_sign,
  output [7:0]  io_out_101_exponent,
  output [22:0] io_out_101_mantissa,
  output        io_out_102_sign,
  output [7:0]  io_out_102_exponent,
  output [22:0] io_out_102_mantissa,
  output        io_out_103_sign,
  output [7:0]  io_out_103_exponent,
  output [22:0] io_out_103_mantissa,
  output        io_out_104_sign,
  output [7:0]  io_out_104_exponent,
  output [22:0] io_out_104_mantissa,
  output        io_out_105_sign,
  output [7:0]  io_out_105_exponent,
  output [22:0] io_out_105_mantissa,
  output        io_out_106_sign,
  output [7:0]  io_out_106_exponent,
  output [22:0] io_out_106_mantissa,
  output        io_out_107_sign,
  output [7:0]  io_out_107_exponent,
  output [22:0] io_out_107_mantissa,
  output        io_out_108_sign,
  output [7:0]  io_out_108_exponent,
  output [22:0] io_out_108_mantissa,
  output        io_out_109_sign,
  output [7:0]  io_out_109_exponent,
  output [22:0] io_out_109_mantissa,
  output        io_out_110_sign,
  output [7:0]  io_out_110_exponent,
  output [22:0] io_out_110_mantissa,
  output        io_out_111_sign,
  output [7:0]  io_out_111_exponent,
  output [22:0] io_out_111_mantissa,
  output        io_out_112_sign,
  output [7:0]  io_out_112_exponent,
  output [22:0] io_out_112_mantissa,
  output        io_out_113_sign,
  output [7:0]  io_out_113_exponent,
  output [22:0] io_out_113_mantissa,
  output        io_out_114_sign,
  output [7:0]  io_out_114_exponent,
  output [22:0] io_out_114_mantissa,
  output        io_out_115_sign,
  output [7:0]  io_out_115_exponent,
  output [22:0] io_out_115_mantissa,
  output        io_out_116_sign,
  output [7:0]  io_out_116_exponent,
  output [22:0] io_out_116_mantissa,
  output        io_out_117_sign,
  output [7:0]  io_out_117_exponent,
  output [22:0] io_out_117_mantissa,
  output        io_out_118_sign,
  output [7:0]  io_out_118_exponent,
  output [22:0] io_out_118_mantissa,
  output        io_out_119_sign,
  output [7:0]  io_out_119_exponent,
  output [22:0] io_out_119_mantissa,
  output        io_out_120_sign,
  output [7:0]  io_out_120_exponent,
  output [22:0] io_out_120_mantissa,
  output        io_out_121_sign,
  output [7:0]  io_out_121_exponent,
  output [22:0] io_out_121_mantissa,
  output        io_out_122_sign,
  output [7:0]  io_out_122_exponent,
  output [22:0] io_out_122_mantissa,
  output        io_out_123_sign,
  output [7:0]  io_out_123_exponent,
  output [22:0] io_out_123_mantissa,
  output        io_out_124_sign,
  output [7:0]  io_out_124_exponent,
  output [22:0] io_out_124_mantissa,
  output        io_out_125_sign,
  output [7:0]  io_out_125_exponent,
  output [22:0] io_out_125_mantissa,
  output        io_out_126_sign,
  output [7:0]  io_out_126_exponent,
  output [22:0] io_out_126_mantissa,
  output        io_out_127_sign,
  output [7:0]  io_out_127_exponent,
  output [22:0] io_out_127_mantissa,
  output [9:0]  io_debug_real_exp_0,
                io_debug_real_exp_1,
                io_debug_real_exp_2,
                io_debug_real_exp_3,
                io_debug_real_exp_4,
                io_debug_real_exp_5,
                io_debug_real_exp_6,
                io_debug_real_exp_7,
                io_debug_real_exp_8,
                io_debug_real_exp_9,
                io_debug_real_exp_10,
                io_debug_real_exp_11,
                io_debug_real_exp_12,
                io_debug_real_exp_13,
                io_debug_real_exp_14,
                io_debug_real_exp_15,
                io_debug_real_exp_16,
                io_debug_real_exp_17,
                io_debug_real_exp_18,
                io_debug_real_exp_19,
                io_debug_real_exp_20,
                io_debug_real_exp_21,
                io_debug_real_exp_22,
                io_debug_real_exp_23,
                io_debug_real_exp_24,
                io_debug_real_exp_25,
                io_debug_real_exp_26,
                io_debug_real_exp_27,
                io_debug_real_exp_28,
                io_debug_real_exp_29,
                io_debug_real_exp_30,
                io_debug_real_exp_31,
                io_debug_real_exp_32,
                io_debug_real_exp_33,
                io_debug_real_exp_34,
                io_debug_real_exp_35,
                io_debug_real_exp_36,
                io_debug_real_exp_37,
                io_debug_real_exp_38,
                io_debug_real_exp_39,
                io_debug_real_exp_40,
                io_debug_real_exp_41,
                io_debug_real_exp_42,
                io_debug_real_exp_43,
                io_debug_real_exp_44,
                io_debug_real_exp_45,
                io_debug_real_exp_46,
                io_debug_real_exp_47,
                io_debug_real_exp_48,
                io_debug_real_exp_49,
                io_debug_real_exp_50,
                io_debug_real_exp_51,
                io_debug_real_exp_52,
                io_debug_real_exp_53,
                io_debug_real_exp_54,
                io_debug_real_exp_55,
                io_debug_real_exp_56,
                io_debug_real_exp_57,
                io_debug_real_exp_58,
                io_debug_real_exp_59,
                io_debug_real_exp_60,
                io_debug_real_exp_61,
                io_debug_real_exp_62,
                io_debug_real_exp_63,
                io_debug_real_exp_64,
                io_debug_real_exp_65,
                io_debug_real_exp_66,
                io_debug_real_exp_67,
                io_debug_real_exp_68,
                io_debug_real_exp_69,
                io_debug_real_exp_70,
                io_debug_real_exp_71,
                io_debug_real_exp_72,
                io_debug_real_exp_73,
                io_debug_real_exp_74,
                io_debug_real_exp_75,
                io_debug_real_exp_76,
                io_debug_real_exp_77,
                io_debug_real_exp_78,
                io_debug_real_exp_79,
                io_debug_real_exp_80,
                io_debug_real_exp_81,
                io_debug_real_exp_82,
                io_debug_real_exp_83,
                io_debug_real_exp_84,
                io_debug_real_exp_85,
                io_debug_real_exp_86,
                io_debug_real_exp_87,
                io_debug_real_exp_88,
                io_debug_real_exp_89,
                io_debug_real_exp_90,
                io_debug_real_exp_91,
                io_debug_real_exp_92,
                io_debug_real_exp_93,
                io_debug_real_exp_94,
                io_debug_real_exp_95,
                io_debug_real_exp_96,
                io_debug_real_exp_97,
                io_debug_real_exp_98,
                io_debug_real_exp_99,
                io_debug_real_exp_100,
                io_debug_real_exp_101,
                io_debug_real_exp_102,
                io_debug_real_exp_103,
                io_debug_real_exp_104,
                io_debug_real_exp_105,
                io_debug_real_exp_106,
                io_debug_real_exp_107,
                io_debug_real_exp_108,
                io_debug_real_exp_109,
                io_debug_real_exp_110,
                io_debug_real_exp_111,
                io_debug_real_exp_112,
                io_debug_real_exp_113,
                io_debug_real_exp_114,
                io_debug_real_exp_115,
                io_debug_real_exp_116,
                io_debug_real_exp_117,
                io_debug_real_exp_118,
                io_debug_real_exp_119,
                io_debug_real_exp_120,
                io_debug_real_exp_121,
                io_debug_real_exp_122,
                io_debug_real_exp_123,
                io_debug_real_exp_124,
                io_debug_real_exp_125,
                io_debug_real_exp_126,
                io_debug_real_exp_127,
                io_debug_biased_exp_0,
                io_debug_biased_exp_1,
                io_debug_biased_exp_2,
                io_debug_biased_exp_3,
                io_debug_biased_exp_4,
                io_debug_biased_exp_5,
                io_debug_biased_exp_6,
                io_debug_biased_exp_7,
                io_debug_biased_exp_8,
                io_debug_biased_exp_9,
                io_debug_biased_exp_10,
                io_debug_biased_exp_11,
                io_debug_biased_exp_12,
                io_debug_biased_exp_13,
                io_debug_biased_exp_14,
                io_debug_biased_exp_15,
                io_debug_biased_exp_16,
                io_debug_biased_exp_17,
                io_debug_biased_exp_18,
                io_debug_biased_exp_19,
                io_debug_biased_exp_20,
                io_debug_biased_exp_21,
                io_debug_biased_exp_22,
                io_debug_biased_exp_23,
                io_debug_biased_exp_24,
                io_debug_biased_exp_25,
                io_debug_biased_exp_26,
                io_debug_biased_exp_27,
                io_debug_biased_exp_28,
                io_debug_biased_exp_29,
                io_debug_biased_exp_30,
                io_debug_biased_exp_31,
                io_debug_biased_exp_32,
                io_debug_biased_exp_33,
                io_debug_biased_exp_34,
                io_debug_biased_exp_35,
                io_debug_biased_exp_36,
                io_debug_biased_exp_37,
                io_debug_biased_exp_38,
                io_debug_biased_exp_39,
                io_debug_biased_exp_40,
                io_debug_biased_exp_41,
                io_debug_biased_exp_42,
                io_debug_biased_exp_43,
                io_debug_biased_exp_44,
                io_debug_biased_exp_45,
                io_debug_biased_exp_46,
                io_debug_biased_exp_47,
                io_debug_biased_exp_48,
                io_debug_biased_exp_49,
                io_debug_biased_exp_50,
                io_debug_biased_exp_51,
                io_debug_biased_exp_52,
                io_debug_biased_exp_53,
                io_debug_biased_exp_54,
                io_debug_biased_exp_55,
                io_debug_biased_exp_56,
                io_debug_biased_exp_57,
                io_debug_biased_exp_58,
                io_debug_biased_exp_59,
                io_debug_biased_exp_60,
                io_debug_biased_exp_61,
                io_debug_biased_exp_62,
                io_debug_biased_exp_63,
                io_debug_biased_exp_64,
                io_debug_biased_exp_65,
                io_debug_biased_exp_66,
                io_debug_biased_exp_67,
                io_debug_biased_exp_68,
                io_debug_biased_exp_69,
                io_debug_biased_exp_70,
                io_debug_biased_exp_71,
                io_debug_biased_exp_72,
                io_debug_biased_exp_73,
                io_debug_biased_exp_74,
                io_debug_biased_exp_75,
                io_debug_biased_exp_76,
                io_debug_biased_exp_77,
                io_debug_biased_exp_78,
                io_debug_biased_exp_79,
                io_debug_biased_exp_80,
                io_debug_biased_exp_81,
                io_debug_biased_exp_82,
                io_debug_biased_exp_83,
                io_debug_biased_exp_84,
                io_debug_biased_exp_85,
                io_debug_biased_exp_86,
                io_debug_biased_exp_87,
                io_debug_biased_exp_88,
                io_debug_biased_exp_89,
                io_debug_biased_exp_90,
                io_debug_biased_exp_91,
                io_debug_biased_exp_92,
                io_debug_biased_exp_93,
                io_debug_biased_exp_94,
                io_debug_biased_exp_95,
                io_debug_biased_exp_96,
                io_debug_biased_exp_97,
                io_debug_biased_exp_98,
                io_debug_biased_exp_99,
                io_debug_biased_exp_100,
                io_debug_biased_exp_101,
                io_debug_biased_exp_102,
                io_debug_biased_exp_103,
                io_debug_biased_exp_104,
                io_debug_biased_exp_105,
                io_debug_biased_exp_106,
                io_debug_biased_exp_107,
                io_debug_biased_exp_108,
                io_debug_biased_exp_109,
                io_debug_biased_exp_110,
                io_debug_biased_exp_111,
                io_debug_biased_exp_112,
                io_debug_biased_exp_113,
                io_debug_biased_exp_114,
                io_debug_biased_exp_115,
                io_debug_biased_exp_116,
                io_debug_biased_exp_117,
                io_debug_biased_exp_118,
                io_debug_biased_exp_119,
                io_debug_biased_exp_120,
                io_debug_biased_exp_121,
                io_debug_biased_exp_122,
                io_debug_biased_exp_123,
                io_debug_biased_exp_124,
                io_debug_biased_exp_125,
                io_debug_biased_exp_126,
                io_debug_biased_exp_127,
  output [4:0]  io_debug_shift_amt_0,
                io_debug_shift_amt_1,
                io_debug_shift_amt_2,
                io_debug_shift_amt_3,
                io_debug_shift_amt_4,
                io_debug_shift_amt_5,
                io_debug_shift_amt_6,
                io_debug_shift_amt_7,
                io_debug_shift_amt_8,
                io_debug_shift_amt_9,
                io_debug_shift_amt_10,
                io_debug_shift_amt_11,
                io_debug_shift_amt_12,
                io_debug_shift_amt_13,
                io_debug_shift_amt_14,
                io_debug_shift_amt_15,
                io_debug_shift_amt_16,
                io_debug_shift_amt_17,
                io_debug_shift_amt_18,
                io_debug_shift_amt_19,
                io_debug_shift_amt_20,
                io_debug_shift_amt_21,
                io_debug_shift_amt_22,
                io_debug_shift_amt_23,
                io_debug_shift_amt_24,
                io_debug_shift_amt_25,
                io_debug_shift_amt_26,
                io_debug_shift_amt_27,
                io_debug_shift_amt_28,
                io_debug_shift_amt_29,
                io_debug_shift_amt_30,
                io_debug_shift_amt_31,
                io_debug_shift_amt_32,
                io_debug_shift_amt_33,
                io_debug_shift_amt_34,
                io_debug_shift_amt_35,
                io_debug_shift_amt_36,
                io_debug_shift_amt_37,
                io_debug_shift_amt_38,
                io_debug_shift_amt_39,
                io_debug_shift_amt_40,
                io_debug_shift_amt_41,
                io_debug_shift_amt_42,
                io_debug_shift_amt_43,
                io_debug_shift_amt_44,
                io_debug_shift_amt_45,
                io_debug_shift_amt_46,
                io_debug_shift_amt_47,
                io_debug_shift_amt_48,
                io_debug_shift_amt_49,
                io_debug_shift_amt_50,
                io_debug_shift_amt_51,
                io_debug_shift_amt_52,
                io_debug_shift_amt_53,
                io_debug_shift_amt_54,
                io_debug_shift_amt_55,
                io_debug_shift_amt_56,
                io_debug_shift_amt_57,
                io_debug_shift_amt_58,
                io_debug_shift_amt_59,
                io_debug_shift_amt_60,
                io_debug_shift_amt_61,
                io_debug_shift_amt_62,
                io_debug_shift_amt_63,
                io_debug_shift_amt_64,
                io_debug_shift_amt_65,
                io_debug_shift_amt_66,
                io_debug_shift_amt_67,
                io_debug_shift_amt_68,
                io_debug_shift_amt_69,
                io_debug_shift_amt_70,
                io_debug_shift_amt_71,
                io_debug_shift_amt_72,
                io_debug_shift_amt_73,
                io_debug_shift_amt_74,
                io_debug_shift_amt_75,
                io_debug_shift_amt_76,
                io_debug_shift_amt_77,
                io_debug_shift_amt_78,
                io_debug_shift_amt_79,
                io_debug_shift_amt_80,
                io_debug_shift_amt_81,
                io_debug_shift_amt_82,
                io_debug_shift_amt_83,
                io_debug_shift_amt_84,
                io_debug_shift_amt_85,
                io_debug_shift_amt_86,
                io_debug_shift_amt_87,
                io_debug_shift_amt_88,
                io_debug_shift_amt_89,
                io_debug_shift_amt_90,
                io_debug_shift_amt_91,
                io_debug_shift_amt_92,
                io_debug_shift_amt_93,
                io_debug_shift_amt_94,
                io_debug_shift_amt_95,
                io_debug_shift_amt_96,
                io_debug_shift_amt_97,
                io_debug_shift_amt_98,
                io_debug_shift_amt_99,
                io_debug_shift_amt_100,
                io_debug_shift_amt_101,
                io_debug_shift_amt_102,
                io_debug_shift_amt_103,
                io_debug_shift_amt_104,
                io_debug_shift_amt_105,
                io_debug_shift_amt_106,
                io_debug_shift_amt_107,
                io_debug_shift_amt_108,
                io_debug_shift_amt_109,
                io_debug_shift_amt_110,
                io_debug_shift_amt_111,
                io_debug_shift_amt_112,
                io_debug_shift_amt_113,
                io_debug_shift_amt_114,
                io_debug_shift_amt_115,
                io_debug_shift_amt_116,
                io_debug_shift_amt_117,
                io_debug_shift_amt_118,
                io_debug_shift_amt_119,
                io_debug_shift_amt_120,
                io_debug_shift_amt_121,
                io_debug_shift_amt_122,
                io_debug_shift_amt_123,
                io_debug_shift_amt_124,
                io_debug_shift_amt_125,
                io_debug_shift_amt_126,
                io_debug_shift_amt_127,
  output [3:0]  io_debug_PE_0,
                io_debug_PE_1,
                io_debug_PE_2,
                io_debug_PE_3,
                io_debug_PE_4,
                io_debug_PE_5,
                io_debug_PE_6,
                io_debug_PE_7,
                io_debug_PE_8,
                io_debug_PE_9,
                io_debug_PE_10,
                io_debug_PE_11,
                io_debug_PE_12,
                io_debug_PE_13,
                io_debug_PE_14,
                io_debug_PE_15,
                io_debug_PE_16,
                io_debug_PE_17,
                io_debug_PE_18,
                io_debug_PE_19,
                io_debug_PE_20,
                io_debug_PE_21,
                io_debug_PE_22,
                io_debug_PE_23,
                io_debug_PE_24,
                io_debug_PE_25,
                io_debug_PE_26,
                io_debug_PE_27,
                io_debug_PE_28,
                io_debug_PE_29,
                io_debug_PE_30,
                io_debug_PE_31,
                io_debug_PE_32,
                io_debug_PE_33,
                io_debug_PE_34,
                io_debug_PE_35,
                io_debug_PE_36,
                io_debug_PE_37,
                io_debug_PE_38,
                io_debug_PE_39,
                io_debug_PE_40,
                io_debug_PE_41,
                io_debug_PE_42,
                io_debug_PE_43,
                io_debug_PE_44,
                io_debug_PE_45,
                io_debug_PE_46,
                io_debug_PE_47,
                io_debug_PE_48,
                io_debug_PE_49,
                io_debug_PE_50,
                io_debug_PE_51,
                io_debug_PE_52,
                io_debug_PE_53,
                io_debug_PE_54,
                io_debug_PE_55,
                io_debug_PE_56,
                io_debug_PE_57,
                io_debug_PE_58,
                io_debug_PE_59,
                io_debug_PE_60,
                io_debug_PE_61,
                io_debug_PE_62,
                io_debug_PE_63,
                io_debug_PE_64,
                io_debug_PE_65,
                io_debug_PE_66,
                io_debug_PE_67,
                io_debug_PE_68,
                io_debug_PE_69,
                io_debug_PE_70,
                io_debug_PE_71,
                io_debug_PE_72,
                io_debug_PE_73,
                io_debug_PE_74,
                io_debug_PE_75,
                io_debug_PE_76,
                io_debug_PE_77,
                io_debug_PE_78,
                io_debug_PE_79,
                io_debug_PE_80,
                io_debug_PE_81,
                io_debug_PE_82,
                io_debug_PE_83,
                io_debug_PE_84,
                io_debug_PE_85,
                io_debug_PE_86,
                io_debug_PE_87,
                io_debug_PE_88,
                io_debug_PE_89,
                io_debug_PE_90,
                io_debug_PE_91,
                io_debug_PE_92,
                io_debug_PE_93,
                io_debug_PE_94,
                io_debug_PE_95,
                io_debug_PE_96,
                io_debug_PE_97,
                io_debug_PE_98,
                io_debug_PE_99,
                io_debug_PE_100,
                io_debug_PE_101,
                io_debug_PE_102,
                io_debug_PE_103,
                io_debug_PE_104,
                io_debug_PE_105,
                io_debug_PE_106,
                io_debug_PE_107,
                io_debug_PE_108,
                io_debug_PE_109,
                io_debug_PE_110,
                io_debug_PE_111,
                io_debug_PE_112,
                io_debug_PE_113,
                io_debug_PE_114,
                io_debug_PE_115,
                io_debug_PE_116,
                io_debug_PE_117,
                io_debug_PE_118,
                io_debug_PE_119,
                io_debug_PE_120,
                io_debug_PE_121,
                io_debug_PE_122,
                io_debug_PE_123,
                io_debug_PE_124,
                io_debug_PE_125,
                io_debug_PE_126,
                io_debug_PE_127,
  output [8:0]  io_debug_abs_in_0,
                io_debug_abs_in_1,
                io_debug_abs_in_2,
                io_debug_abs_in_3,
                io_debug_abs_in_4,
                io_debug_abs_in_5,
                io_debug_abs_in_6,
                io_debug_abs_in_7,
                io_debug_abs_in_8,
                io_debug_abs_in_9,
                io_debug_abs_in_10,
                io_debug_abs_in_11,
                io_debug_abs_in_12,
                io_debug_abs_in_13,
                io_debug_abs_in_14,
                io_debug_abs_in_15,
                io_debug_abs_in_16,
                io_debug_abs_in_17,
                io_debug_abs_in_18,
                io_debug_abs_in_19,
                io_debug_abs_in_20,
                io_debug_abs_in_21,
                io_debug_abs_in_22,
                io_debug_abs_in_23,
                io_debug_abs_in_24,
                io_debug_abs_in_25,
                io_debug_abs_in_26,
                io_debug_abs_in_27,
                io_debug_abs_in_28,
                io_debug_abs_in_29,
                io_debug_abs_in_30,
                io_debug_abs_in_31,
                io_debug_abs_in_32,
                io_debug_abs_in_33,
                io_debug_abs_in_34,
                io_debug_abs_in_35,
                io_debug_abs_in_36,
                io_debug_abs_in_37,
                io_debug_abs_in_38,
                io_debug_abs_in_39,
                io_debug_abs_in_40,
                io_debug_abs_in_41,
                io_debug_abs_in_42,
                io_debug_abs_in_43,
                io_debug_abs_in_44,
                io_debug_abs_in_45,
                io_debug_abs_in_46,
                io_debug_abs_in_47,
                io_debug_abs_in_48,
                io_debug_abs_in_49,
                io_debug_abs_in_50,
                io_debug_abs_in_51,
                io_debug_abs_in_52,
                io_debug_abs_in_53,
                io_debug_abs_in_54,
                io_debug_abs_in_55,
                io_debug_abs_in_56,
                io_debug_abs_in_57,
                io_debug_abs_in_58,
                io_debug_abs_in_59,
                io_debug_abs_in_60,
                io_debug_abs_in_61,
                io_debug_abs_in_62,
                io_debug_abs_in_63,
                io_debug_abs_in_64,
                io_debug_abs_in_65,
                io_debug_abs_in_66,
                io_debug_abs_in_67,
                io_debug_abs_in_68,
                io_debug_abs_in_69,
                io_debug_abs_in_70,
                io_debug_abs_in_71,
                io_debug_abs_in_72,
                io_debug_abs_in_73,
                io_debug_abs_in_74,
                io_debug_abs_in_75,
                io_debug_abs_in_76,
                io_debug_abs_in_77,
                io_debug_abs_in_78,
                io_debug_abs_in_79,
                io_debug_abs_in_80,
                io_debug_abs_in_81,
                io_debug_abs_in_82,
                io_debug_abs_in_83,
                io_debug_abs_in_84,
                io_debug_abs_in_85,
                io_debug_abs_in_86,
                io_debug_abs_in_87,
                io_debug_abs_in_88,
                io_debug_abs_in_89,
                io_debug_abs_in_90,
                io_debug_abs_in_91,
                io_debug_abs_in_92,
                io_debug_abs_in_93,
                io_debug_abs_in_94,
                io_debug_abs_in_95,
                io_debug_abs_in_96,
                io_debug_abs_in_97,
                io_debug_abs_in_98,
                io_debug_abs_in_99,
                io_debug_abs_in_100,
                io_debug_abs_in_101,
                io_debug_abs_in_102,
                io_debug_abs_in_103,
                io_debug_abs_in_104,
                io_debug_abs_in_105,
                io_debug_abs_in_106,
                io_debug_abs_in_107,
                io_debug_abs_in_108,
                io_debug_abs_in_109,
                io_debug_abs_in_110,
                io_debug_abs_in_111,
                io_debug_abs_in_112,
                io_debug_abs_in_113,
                io_debug_abs_in_114,
                io_debug_abs_in_115,
                io_debug_abs_in_116,
                io_debug_abs_in_117,
                io_debug_abs_in_118,
                io_debug_abs_in_119,
                io_debug_abs_in_120,
                io_debug_abs_in_121,
                io_debug_abs_in_122,
                io_debug_abs_in_123,
                io_debug_abs_in_124,
                io_debug_abs_in_125,
                io_debug_abs_in_126,
                io_debug_abs_in_127
);

  wire          enable_depth_1 = io_depth == 4'h1;
  wire          sign_bit = $signed(io_in_0) < 10'sh0;
  wire [8:0]    _abs_val_full_T_4 = sign_bit ? 9'h0 - io_in_0[8:0] : io_in_0[8:0];
  wire [7:0]    _PE_T_9 = {4'h0, _abs_val_full_T_4[7:4]} | {_abs_val_full_T_4[3:0], 4'h0};
  wire [7:0]    _PE_T_19 = {2'h0, _PE_T_9[7:2] & 6'h33} | {_PE_T_9[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_29 = _PE_T_19[7:1] & 7'h55 | {1'h0, _PE_T_19[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE =
    _abs_val_full_T_4[8]
      ? 4'h0
      : _PE_T_29[0]
          ? 4'h1
          : _PE_T_29[1]
              ? 4'h2
              : _PE_T_29[2]
                  ? 4'h3
                  : _PE_T_29[3]
                      ? 4'h4
                      : _PE_T_29[4]
                          ? 4'h5
                          : _PE_T_29[5] ? 4'h6 : _PE_T_29[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_1 = 4'h2 - PE;
  wire [25:0]   extended_mantissa = {_abs_val_full_T_4, 17'h0};
  wire [9:0]    _real_exp_T = io_exponent_0 + {{6{_shift_amt_T_1[3]}}, _shift_amt_T_1};
  wire [9:0]    _biased_exp_T = _real_exp_T + 10'h7F;
  wire          _GEN = io_in_0 == 10'h0;
  wire          _GEN_0 = $signed(_real_exp_T) > 10'sh7F;
  wire          _GEN_1 = $signed(_biased_exp_T) < 10'sh1;
  wire [9:0]    _sub_shift_T_10 =
    {6'h0, $signed(_shift_amt_T_1) < 4'sh0 ? 4'h0 - _shift_amt_T_1 : _shift_amt_T_1}
    - (10'h1 - _biased_exp_T);
  wire [1048:0] _mantissa_conv_T_2 =
    {1023'h0, _abs_val_full_T_4, 17'h0} << _sub_shift_T_10;
  wire [25:0]   _mantissa_conv_T_10 =
    extended_mantissa
    >> ($signed(_sub_shift_T_10) < 10'sh0 ? 10'h0 - _sub_shift_T_10 : _sub_shift_T_10);
  wire [25:0]   _mantissa_conv_T_15 = extended_mantissa >> _shift_amt_T_1;
  wire [40:0]   _mantissa_conv_T_23 =
    {15'h0, _abs_val_full_T_4, 17'h0}
    << ($signed(_shift_amt_T_1) < 4'sh0 ? 4'h0 - _shift_amt_T_1 : _shift_amt_T_1);
  wire          sign_bit_1 = $signed(io_in_1) < 10'sh0;
  wire [8:0]    _abs_val_full_T_9 = sign_bit_1 ? 9'h0 - io_in_1[8:0] : io_in_1[8:0];
  wire [7:0]    _PE_T_57 =
    {4'h0, _abs_val_full_T_9[7:4]} | {_abs_val_full_T_9[3:0], 4'h0};
  wire [7:0]    _PE_T_67 = {2'h0, _PE_T_57[7:2] & 6'h33} | {_PE_T_57[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_77 = _PE_T_67[7:1] & 7'h55 | {1'h0, _PE_T_67[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_1 =
    _abs_val_full_T_9[8]
      ? 4'h0
      : _PE_T_77[0]
          ? 4'h1
          : _PE_T_77[1]
              ? 4'h2
              : _PE_T_77[2]
                  ? 4'h3
                  : _PE_T_77[3]
                      ? 4'h4
                      : _PE_T_77[4]
                          ? 4'h5
                          : _PE_T_77[5] ? 4'h6 : _PE_T_77[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_4 = 4'h2 - PE_1;
  wire [25:0]   extended_mantissa_1 = {_abs_val_full_T_9, 17'h0};
  wire [9:0]    _real_exp_T_2 = io_exponent_0 + {{6{_shift_amt_T_4[3]}}, _shift_amt_T_4};
  wire [9:0]    _biased_exp_T_2 = _real_exp_T_2 + 10'h7F;
  wire          _GEN_2 = io_in_1 == 10'h0;
  wire          _GEN_3 = $signed(_real_exp_T_2) > 10'sh7F;
  wire          _GEN_4 = $signed(_biased_exp_T_2) < 10'sh1;
  wire [9:0]    _sub_shift_T_22 =
    {6'h0, $signed(_shift_amt_T_4) < 4'sh0 ? 4'h0 - _shift_amt_T_4 : _shift_amt_T_4}
    - (10'h1 - _biased_exp_T_2);
  wire [1048:0] _mantissa_conv_T_28 =
    {1023'h0, _abs_val_full_T_9, 17'h0} << _sub_shift_T_22;
  wire [25:0]   _mantissa_conv_T_36 =
    extended_mantissa_1
    >> ($signed(_sub_shift_T_22) < 10'sh0 ? 10'h0 - _sub_shift_T_22 : _sub_shift_T_22);
  wire [25:0]   _mantissa_conv_T_41 = extended_mantissa_1 >> _shift_amt_T_4;
  wire [40:0]   _mantissa_conv_T_49 =
    {15'h0, _abs_val_full_T_9, 17'h0}
    << ($signed(_shift_amt_T_4) < 4'sh0 ? 4'h0 - _shift_amt_T_4 : _shift_amt_T_4);
  wire          sign_bit_2 = $signed(io_in_2) < 10'sh0;
  wire [8:0]    _abs_val_full_T_14 = sign_bit_2 ? 9'h0 - io_in_2[8:0] : io_in_2[8:0];
  wire [7:0]    _PE_T_105 =
    {4'h0, _abs_val_full_T_14[7:4]} | {_abs_val_full_T_14[3:0], 4'h0};
  wire [7:0]    _PE_T_115 =
    {2'h0, _PE_T_105[7:2] & 6'h33} | {_PE_T_105[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_125 = _PE_T_115[7:1] & 7'h55 | {1'h0, _PE_T_115[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_2 =
    _abs_val_full_T_14[8]
      ? 4'h0
      : _PE_T_125[0]
          ? 4'h1
          : _PE_T_125[1]
              ? 4'h2
              : _PE_T_125[2]
                  ? 4'h3
                  : _PE_T_125[3]
                      ? 4'h4
                      : _PE_T_125[4]
                          ? 4'h5
                          : _PE_T_125[5] ? 4'h6 : _PE_T_125[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_7 = 4'h2 - PE_2;
  wire [25:0]   extended_mantissa_2 = {_abs_val_full_T_14, 17'h0};
  wire [9:0]    _real_exp_T_4 = io_exponent_0 + {{6{_shift_amt_T_7[3]}}, _shift_amt_T_7};
  wire [9:0]    _biased_exp_T_4 = _real_exp_T_4 + 10'h7F;
  wire          _GEN_5 = io_in_2 == 10'h0;
  wire          _GEN_6 = $signed(_real_exp_T_4) > 10'sh7F;
  wire          _GEN_7 = $signed(_biased_exp_T_4) < 10'sh1;
  wire [9:0]    _sub_shift_T_34 =
    {6'h0, $signed(_shift_amt_T_7) < 4'sh0 ? 4'h0 - _shift_amt_T_7 : _shift_amt_T_7}
    - (10'h1 - _biased_exp_T_4);
  wire [1048:0] _mantissa_conv_T_54 =
    {1023'h0, _abs_val_full_T_14, 17'h0} << _sub_shift_T_34;
  wire [25:0]   _mantissa_conv_T_62 =
    extended_mantissa_2
    >> ($signed(_sub_shift_T_34) < 10'sh0 ? 10'h0 - _sub_shift_T_34 : _sub_shift_T_34);
  wire [25:0]   _mantissa_conv_T_67 = extended_mantissa_2 >> _shift_amt_T_7;
  wire [40:0]   _mantissa_conv_T_75 =
    {15'h0, _abs_val_full_T_14, 17'h0}
    << ($signed(_shift_amt_T_7) < 4'sh0 ? 4'h0 - _shift_amt_T_7 : _shift_amt_T_7);
  wire          sign_bit_3 = $signed(io_in_3) < 10'sh0;
  wire [8:0]    _abs_val_full_T_19 = sign_bit_3 ? 9'h0 - io_in_3[8:0] : io_in_3[8:0];
  wire [7:0]    _PE_T_153 =
    {4'h0, _abs_val_full_T_19[7:4]} | {_abs_val_full_T_19[3:0], 4'h0};
  wire [7:0]    _PE_T_163 =
    {2'h0, _PE_T_153[7:2] & 6'h33} | {_PE_T_153[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_173 = _PE_T_163[7:1] & 7'h55 | {1'h0, _PE_T_163[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_3 =
    _abs_val_full_T_19[8]
      ? 4'h0
      : _PE_T_173[0]
          ? 4'h1
          : _PE_T_173[1]
              ? 4'h2
              : _PE_T_173[2]
                  ? 4'h3
                  : _PE_T_173[3]
                      ? 4'h4
                      : _PE_T_173[4]
                          ? 4'h5
                          : _PE_T_173[5] ? 4'h6 : _PE_T_173[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_10 = 4'h2 - PE_3;
  wire [25:0]   extended_mantissa_3 = {_abs_val_full_T_19, 17'h0};
  wire [9:0]    _real_exp_T_6 =
    io_exponent_0 + {{6{_shift_amt_T_10[3]}}, _shift_amt_T_10};
  wire [9:0]    _biased_exp_T_6 = _real_exp_T_6 + 10'h7F;
  wire          _GEN_8 = io_in_3 == 10'h0;
  wire          _GEN_9 = $signed(_real_exp_T_6) > 10'sh7F;
  wire          _GEN_10 = $signed(_biased_exp_T_6) < 10'sh1;
  wire [9:0]    _sub_shift_T_46 =
    {6'h0, $signed(_shift_amt_T_10) < 4'sh0 ? 4'h0 - _shift_amt_T_10 : _shift_amt_T_10}
    - (10'h1 - _biased_exp_T_6);
  wire [1048:0] _mantissa_conv_T_80 =
    {1023'h0, _abs_val_full_T_19, 17'h0} << _sub_shift_T_46;
  wire [25:0]   _mantissa_conv_T_88 =
    extended_mantissa_3
    >> ($signed(_sub_shift_T_46) < 10'sh0 ? 10'h0 - _sub_shift_T_46 : _sub_shift_T_46);
  wire [25:0]   _mantissa_conv_T_93 = extended_mantissa_3 >> _shift_amt_T_10;
  wire [40:0]   _mantissa_conv_T_101 =
    {15'h0, _abs_val_full_T_19, 17'h0}
    << ($signed(_shift_amt_T_10) < 4'sh0 ? 4'h0 - _shift_amt_T_10 : _shift_amt_T_10);
  wire          sign_bit_4 = $signed(io_in_4) < 10'sh0;
  wire [8:0]    _abs_val_full_T_24 = sign_bit_4 ? 9'h0 - io_in_4[8:0] : io_in_4[8:0];
  wire [7:0]    _PE_T_201 =
    {4'h0, _abs_val_full_T_24[7:4]} | {_abs_val_full_T_24[3:0], 4'h0};
  wire [7:0]    _PE_T_211 =
    {2'h0, _PE_T_201[7:2] & 6'h33} | {_PE_T_201[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_221 = _PE_T_211[7:1] & 7'h55 | {1'h0, _PE_T_211[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_4 =
    _abs_val_full_T_24[8]
      ? 4'h0
      : _PE_T_221[0]
          ? 4'h1
          : _PE_T_221[1]
              ? 4'h2
              : _PE_T_221[2]
                  ? 4'h3
                  : _PE_T_221[3]
                      ? 4'h4
                      : _PE_T_221[4]
                          ? 4'h5
                          : _PE_T_221[5] ? 4'h6 : _PE_T_221[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_13 = 4'h2 - PE_4;
  wire [25:0]   extended_mantissa_4 = {_abs_val_full_T_24, 17'h0};
  wire [9:0]    _real_exp_T_8 =
    io_exponent_0 + {{6{_shift_amt_T_13[3]}}, _shift_amt_T_13};
  wire [9:0]    _biased_exp_T_8 = _real_exp_T_8 + 10'h7F;
  wire          _GEN_11 = io_in_4 == 10'h0;
  wire          _GEN_12 = $signed(_real_exp_T_8) > 10'sh7F;
  wire          _GEN_13 = $signed(_biased_exp_T_8) < 10'sh1;
  wire [9:0]    _sub_shift_T_58 =
    {6'h0, $signed(_shift_amt_T_13) < 4'sh0 ? 4'h0 - _shift_amt_T_13 : _shift_amt_T_13}
    - (10'h1 - _biased_exp_T_8);
  wire [1048:0] _mantissa_conv_T_106 =
    {1023'h0, _abs_val_full_T_24, 17'h0} << _sub_shift_T_58;
  wire [25:0]   _mantissa_conv_T_114 =
    extended_mantissa_4
    >> ($signed(_sub_shift_T_58) < 10'sh0 ? 10'h0 - _sub_shift_T_58 : _sub_shift_T_58);
  wire [25:0]   _mantissa_conv_T_119 = extended_mantissa_4 >> _shift_amt_T_13;
  wire [40:0]   _mantissa_conv_T_127 =
    {15'h0, _abs_val_full_T_24, 17'h0}
    << ($signed(_shift_amt_T_13) < 4'sh0 ? 4'h0 - _shift_amt_T_13 : _shift_amt_T_13);
  wire          sign_bit_5 = $signed(io_in_5) < 10'sh0;
  wire [8:0]    _abs_val_full_T_29 = sign_bit_5 ? 9'h0 - io_in_5[8:0] : io_in_5[8:0];
  wire [7:0]    _PE_T_249 =
    {4'h0, _abs_val_full_T_29[7:4]} | {_abs_val_full_T_29[3:0], 4'h0};
  wire [7:0]    _PE_T_259 =
    {2'h0, _PE_T_249[7:2] & 6'h33} | {_PE_T_249[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_269 = _PE_T_259[7:1] & 7'h55 | {1'h0, _PE_T_259[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_5 =
    _abs_val_full_T_29[8]
      ? 4'h0
      : _PE_T_269[0]
          ? 4'h1
          : _PE_T_269[1]
              ? 4'h2
              : _PE_T_269[2]
                  ? 4'h3
                  : _PE_T_269[3]
                      ? 4'h4
                      : _PE_T_269[4]
                          ? 4'h5
                          : _PE_T_269[5] ? 4'h6 : _PE_T_269[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_16 = 4'h2 - PE_5;
  wire [25:0]   extended_mantissa_5 = {_abs_val_full_T_29, 17'h0};
  wire [9:0]    _real_exp_T_10 =
    io_exponent_0 + {{6{_shift_amt_T_16[3]}}, _shift_amt_T_16};
  wire [9:0]    _biased_exp_T_10 = _real_exp_T_10 + 10'h7F;
  wire          _GEN_14 = io_in_5 == 10'h0;
  wire          _GEN_15 = $signed(_real_exp_T_10) > 10'sh7F;
  wire          _GEN_16 = $signed(_biased_exp_T_10) < 10'sh1;
  wire [9:0]    _sub_shift_T_70 =
    {6'h0, $signed(_shift_amt_T_16) < 4'sh0 ? 4'h0 - _shift_amt_T_16 : _shift_amt_T_16}
    - (10'h1 - _biased_exp_T_10);
  wire [1048:0] _mantissa_conv_T_132 =
    {1023'h0, _abs_val_full_T_29, 17'h0} << _sub_shift_T_70;
  wire [25:0]   _mantissa_conv_T_140 =
    extended_mantissa_5
    >> ($signed(_sub_shift_T_70) < 10'sh0 ? 10'h0 - _sub_shift_T_70 : _sub_shift_T_70);
  wire [25:0]   _mantissa_conv_T_145 = extended_mantissa_5 >> _shift_amt_T_16;
  wire [40:0]   _mantissa_conv_T_153 =
    {15'h0, _abs_val_full_T_29, 17'h0}
    << ($signed(_shift_amt_T_16) < 4'sh0 ? 4'h0 - _shift_amt_T_16 : _shift_amt_T_16);
  wire          sign_bit_6 = $signed(io_in_6) < 10'sh0;
  wire [8:0]    _abs_val_full_T_34 = sign_bit_6 ? 9'h0 - io_in_6[8:0] : io_in_6[8:0];
  wire [7:0]    _PE_T_297 =
    {4'h0, _abs_val_full_T_34[7:4]} | {_abs_val_full_T_34[3:0], 4'h0};
  wire [7:0]    _PE_T_307 =
    {2'h0, _PE_T_297[7:2] & 6'h33} | {_PE_T_297[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_317 = _PE_T_307[7:1] & 7'h55 | {1'h0, _PE_T_307[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_6 =
    _abs_val_full_T_34[8]
      ? 4'h0
      : _PE_T_317[0]
          ? 4'h1
          : _PE_T_317[1]
              ? 4'h2
              : _PE_T_317[2]
                  ? 4'h3
                  : _PE_T_317[3]
                      ? 4'h4
                      : _PE_T_317[4]
                          ? 4'h5
                          : _PE_T_317[5] ? 4'h6 : _PE_T_317[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_19 = 4'h2 - PE_6;
  wire [25:0]   extended_mantissa_6 = {_abs_val_full_T_34, 17'h0};
  wire [9:0]    _real_exp_T_12 =
    io_exponent_0 + {{6{_shift_amt_T_19[3]}}, _shift_amt_T_19};
  wire [9:0]    _biased_exp_T_12 = _real_exp_T_12 + 10'h7F;
  wire          _GEN_17 = io_in_6 == 10'h0;
  wire          _GEN_18 = $signed(_real_exp_T_12) > 10'sh7F;
  wire          _GEN_19 = $signed(_biased_exp_T_12) < 10'sh1;
  wire [9:0]    _sub_shift_T_82 =
    {6'h0, $signed(_shift_amt_T_19) < 4'sh0 ? 4'h0 - _shift_amt_T_19 : _shift_amt_T_19}
    - (10'h1 - _biased_exp_T_12);
  wire [1048:0] _mantissa_conv_T_158 =
    {1023'h0, _abs_val_full_T_34, 17'h0} << _sub_shift_T_82;
  wire [25:0]   _mantissa_conv_T_166 =
    extended_mantissa_6
    >> ($signed(_sub_shift_T_82) < 10'sh0 ? 10'h0 - _sub_shift_T_82 : _sub_shift_T_82);
  wire [25:0]   _mantissa_conv_T_171 = extended_mantissa_6 >> _shift_amt_T_19;
  wire [40:0]   _mantissa_conv_T_179 =
    {15'h0, _abs_val_full_T_34, 17'h0}
    << ($signed(_shift_amt_T_19) < 4'sh0 ? 4'h0 - _shift_amt_T_19 : _shift_amt_T_19);
  wire          sign_bit_7 = $signed(io_in_7) < 10'sh0;
  wire [8:0]    _abs_val_full_T_39 = sign_bit_7 ? 9'h0 - io_in_7[8:0] : io_in_7[8:0];
  wire [7:0]    _PE_T_345 =
    {4'h0, _abs_val_full_T_39[7:4]} | {_abs_val_full_T_39[3:0], 4'h0};
  wire [7:0]    _PE_T_355 =
    {2'h0, _PE_T_345[7:2] & 6'h33} | {_PE_T_345[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_365 = _PE_T_355[7:1] & 7'h55 | {1'h0, _PE_T_355[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_7 =
    _abs_val_full_T_39[8]
      ? 4'h0
      : _PE_T_365[0]
          ? 4'h1
          : _PE_T_365[1]
              ? 4'h2
              : _PE_T_365[2]
                  ? 4'h3
                  : _PE_T_365[3]
                      ? 4'h4
                      : _PE_T_365[4]
                          ? 4'h5
                          : _PE_T_365[5] ? 4'h6 : _PE_T_365[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_22 = 4'h2 - PE_7;
  wire [25:0]   extended_mantissa_7 = {_abs_val_full_T_39, 17'h0};
  wire [9:0]    _real_exp_T_14 =
    io_exponent_0 + {{6{_shift_amt_T_22[3]}}, _shift_amt_T_22};
  wire [9:0]    _biased_exp_T_14 = _real_exp_T_14 + 10'h7F;
  wire          _GEN_20 = io_in_7 == 10'h0;
  wire          _GEN_21 = $signed(_real_exp_T_14) > 10'sh7F;
  wire          _GEN_22 = $signed(_biased_exp_T_14) < 10'sh1;
  wire [9:0]    _sub_shift_T_94 =
    {6'h0, $signed(_shift_amt_T_22) < 4'sh0 ? 4'h0 - _shift_amt_T_22 : _shift_amt_T_22}
    - (10'h1 - _biased_exp_T_14);
  wire [1048:0] _mantissa_conv_T_184 =
    {1023'h0, _abs_val_full_T_39, 17'h0} << _sub_shift_T_94;
  wire [25:0]   _mantissa_conv_T_192 =
    extended_mantissa_7
    >> ($signed(_sub_shift_T_94) < 10'sh0 ? 10'h0 - _sub_shift_T_94 : _sub_shift_T_94);
  wire [25:0]   _mantissa_conv_T_197 = extended_mantissa_7 >> _shift_amt_T_22;
  wire [40:0]   _mantissa_conv_T_205 =
    {15'h0, _abs_val_full_T_39, 17'h0}
    << ($signed(_shift_amt_T_22) < 4'sh0 ? 4'h0 - _shift_amt_T_22 : _shift_amt_T_22);
  wire          sign_bit_8 = $signed(io_in_8) < 10'sh0;
  wire [8:0]    _abs_val_full_T_44 = sign_bit_8 ? 9'h0 - io_in_8[8:0] : io_in_8[8:0];
  wire [7:0]    _PE_T_393 =
    {4'h0, _abs_val_full_T_44[7:4]} | {_abs_val_full_T_44[3:0], 4'h0};
  wire [7:0]    _PE_T_403 =
    {2'h0, _PE_T_393[7:2] & 6'h33} | {_PE_T_393[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_413 = _PE_T_403[7:1] & 7'h55 | {1'h0, _PE_T_403[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_8 =
    _abs_val_full_T_44[8]
      ? 4'h0
      : _PE_T_413[0]
          ? 4'h1
          : _PE_T_413[1]
              ? 4'h2
              : _PE_T_413[2]
                  ? 4'h3
                  : _PE_T_413[3]
                      ? 4'h4
                      : _PE_T_413[4]
                          ? 4'h5
                          : _PE_T_413[5] ? 4'h6 : _PE_T_413[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_25 = 4'h2 - PE_8;
  wire [25:0]   extended_mantissa_8 = {_abs_val_full_T_44, 17'h0};
  wire [9:0]    _real_exp_T_16 =
    io_exponent_0 + {{6{_shift_amt_T_25[3]}}, _shift_amt_T_25};
  wire [9:0]    _biased_exp_T_16 = _real_exp_T_16 + 10'h7F;
  wire          _GEN_23 = io_in_8 == 10'h0;
  wire          _GEN_24 = $signed(_real_exp_T_16) > 10'sh7F;
  wire          _GEN_25 = $signed(_biased_exp_T_16) < 10'sh1;
  wire [9:0]    _sub_shift_T_106 =
    {6'h0, $signed(_shift_amt_T_25) < 4'sh0 ? 4'h0 - _shift_amt_T_25 : _shift_amt_T_25}
    - (10'h1 - _biased_exp_T_16);
  wire [1048:0] _mantissa_conv_T_210 =
    {1023'h0, _abs_val_full_T_44, 17'h0} << _sub_shift_T_106;
  wire [25:0]   _mantissa_conv_T_218 =
    extended_mantissa_8
    >> ($signed(_sub_shift_T_106) < 10'sh0 ? 10'h0 - _sub_shift_T_106 : _sub_shift_T_106);
  wire [25:0]   _mantissa_conv_T_223 = extended_mantissa_8 >> _shift_amt_T_25;
  wire [40:0]   _mantissa_conv_T_231 =
    {15'h0, _abs_val_full_T_44, 17'h0}
    << ($signed(_shift_amt_T_25) < 4'sh0 ? 4'h0 - _shift_amt_T_25 : _shift_amt_T_25);
  wire          sign_bit_9 = $signed(io_in_9) < 10'sh0;
  wire [8:0]    _abs_val_full_T_49 = sign_bit_9 ? 9'h0 - io_in_9[8:0] : io_in_9[8:0];
  wire [7:0]    _PE_T_441 =
    {4'h0, _abs_val_full_T_49[7:4]} | {_abs_val_full_T_49[3:0], 4'h0};
  wire [7:0]    _PE_T_451 =
    {2'h0, _PE_T_441[7:2] & 6'h33} | {_PE_T_441[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_461 = _PE_T_451[7:1] & 7'h55 | {1'h0, _PE_T_451[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_9 =
    _abs_val_full_T_49[8]
      ? 4'h0
      : _PE_T_461[0]
          ? 4'h1
          : _PE_T_461[1]
              ? 4'h2
              : _PE_T_461[2]
                  ? 4'h3
                  : _PE_T_461[3]
                      ? 4'h4
                      : _PE_T_461[4]
                          ? 4'h5
                          : _PE_T_461[5] ? 4'h6 : _PE_T_461[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_28 = 4'h2 - PE_9;
  wire [25:0]   extended_mantissa_9 = {_abs_val_full_T_49, 17'h0};
  wire [9:0]    _real_exp_T_18 =
    io_exponent_0 + {{6{_shift_amt_T_28[3]}}, _shift_amt_T_28};
  wire [9:0]    _biased_exp_T_18 = _real_exp_T_18 + 10'h7F;
  wire          _GEN_26 = io_in_9 == 10'h0;
  wire          _GEN_27 = $signed(_real_exp_T_18) > 10'sh7F;
  wire          _GEN_28 = $signed(_biased_exp_T_18) < 10'sh1;
  wire [9:0]    _sub_shift_T_118 =
    {6'h0, $signed(_shift_amt_T_28) < 4'sh0 ? 4'h0 - _shift_amt_T_28 : _shift_amt_T_28}
    - (10'h1 - _biased_exp_T_18);
  wire [1048:0] _mantissa_conv_T_236 =
    {1023'h0, _abs_val_full_T_49, 17'h0} << _sub_shift_T_118;
  wire [25:0]   _mantissa_conv_T_244 =
    extended_mantissa_9
    >> ($signed(_sub_shift_T_118) < 10'sh0 ? 10'h0 - _sub_shift_T_118 : _sub_shift_T_118);
  wire [25:0]   _mantissa_conv_T_249 = extended_mantissa_9 >> _shift_amt_T_28;
  wire [40:0]   _mantissa_conv_T_257 =
    {15'h0, _abs_val_full_T_49, 17'h0}
    << ($signed(_shift_amt_T_28) < 4'sh0 ? 4'h0 - _shift_amt_T_28 : _shift_amt_T_28);
  wire          sign_bit_10 = $signed(io_in_10) < 10'sh0;
  wire [8:0]    _abs_val_full_T_54 = sign_bit_10 ? 9'h0 - io_in_10[8:0] : io_in_10[8:0];
  wire [7:0]    _PE_T_489 =
    {4'h0, _abs_val_full_T_54[7:4]} | {_abs_val_full_T_54[3:0], 4'h0};
  wire [7:0]    _PE_T_499 =
    {2'h0, _PE_T_489[7:2] & 6'h33} | {_PE_T_489[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_509 = _PE_T_499[7:1] & 7'h55 | {1'h0, _PE_T_499[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_10 =
    _abs_val_full_T_54[8]
      ? 4'h0
      : _PE_T_509[0]
          ? 4'h1
          : _PE_T_509[1]
              ? 4'h2
              : _PE_T_509[2]
                  ? 4'h3
                  : _PE_T_509[3]
                      ? 4'h4
                      : _PE_T_509[4]
                          ? 4'h5
                          : _PE_T_509[5] ? 4'h6 : _PE_T_509[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_31 = 4'h2 - PE_10;
  wire [25:0]   extended_mantissa_10 = {_abs_val_full_T_54, 17'h0};
  wire [9:0]    _real_exp_T_20 =
    io_exponent_0 + {{6{_shift_amt_T_31[3]}}, _shift_amt_T_31};
  wire [9:0]    _biased_exp_T_20 = _real_exp_T_20 + 10'h7F;
  wire          _GEN_29 = io_in_10 == 10'h0;
  wire          _GEN_30 = $signed(_real_exp_T_20) > 10'sh7F;
  wire          _GEN_31 = $signed(_biased_exp_T_20) < 10'sh1;
  wire [9:0]    _sub_shift_T_130 =
    {6'h0, $signed(_shift_amt_T_31) < 4'sh0 ? 4'h0 - _shift_amt_T_31 : _shift_amt_T_31}
    - (10'h1 - _biased_exp_T_20);
  wire [1048:0] _mantissa_conv_T_262 =
    {1023'h0, _abs_val_full_T_54, 17'h0} << _sub_shift_T_130;
  wire [25:0]   _mantissa_conv_T_270 =
    extended_mantissa_10
    >> ($signed(_sub_shift_T_130) < 10'sh0 ? 10'h0 - _sub_shift_T_130 : _sub_shift_T_130);
  wire [25:0]   _mantissa_conv_T_275 = extended_mantissa_10 >> _shift_amt_T_31;
  wire [40:0]   _mantissa_conv_T_283 =
    {15'h0, _abs_val_full_T_54, 17'h0}
    << ($signed(_shift_amt_T_31) < 4'sh0 ? 4'h0 - _shift_amt_T_31 : _shift_amt_T_31);
  wire          sign_bit_11 = $signed(io_in_11) < 10'sh0;
  wire [8:0]    _abs_val_full_T_59 = sign_bit_11 ? 9'h0 - io_in_11[8:0] : io_in_11[8:0];
  wire [7:0]    _PE_T_537 =
    {4'h0, _abs_val_full_T_59[7:4]} | {_abs_val_full_T_59[3:0], 4'h0};
  wire [7:0]    _PE_T_547 =
    {2'h0, _PE_T_537[7:2] & 6'h33} | {_PE_T_537[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_557 = _PE_T_547[7:1] & 7'h55 | {1'h0, _PE_T_547[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_11 =
    _abs_val_full_T_59[8]
      ? 4'h0
      : _PE_T_557[0]
          ? 4'h1
          : _PE_T_557[1]
              ? 4'h2
              : _PE_T_557[2]
                  ? 4'h3
                  : _PE_T_557[3]
                      ? 4'h4
                      : _PE_T_557[4]
                          ? 4'h5
                          : _PE_T_557[5] ? 4'h6 : _PE_T_557[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_34 = 4'h2 - PE_11;
  wire [25:0]   extended_mantissa_11 = {_abs_val_full_T_59, 17'h0};
  wire [9:0]    _real_exp_T_22 =
    io_exponent_0 + {{6{_shift_amt_T_34[3]}}, _shift_amt_T_34};
  wire [9:0]    _biased_exp_T_22 = _real_exp_T_22 + 10'h7F;
  wire          _GEN_32 = io_in_11 == 10'h0;
  wire          _GEN_33 = $signed(_real_exp_T_22) > 10'sh7F;
  wire          _GEN_34 = $signed(_biased_exp_T_22) < 10'sh1;
  wire [9:0]    _sub_shift_T_142 =
    {6'h0, $signed(_shift_amt_T_34) < 4'sh0 ? 4'h0 - _shift_amt_T_34 : _shift_amt_T_34}
    - (10'h1 - _biased_exp_T_22);
  wire [1048:0] _mantissa_conv_T_288 =
    {1023'h0, _abs_val_full_T_59, 17'h0} << _sub_shift_T_142;
  wire [25:0]   _mantissa_conv_T_296 =
    extended_mantissa_11
    >> ($signed(_sub_shift_T_142) < 10'sh0 ? 10'h0 - _sub_shift_T_142 : _sub_shift_T_142);
  wire [25:0]   _mantissa_conv_T_301 = extended_mantissa_11 >> _shift_amt_T_34;
  wire [40:0]   _mantissa_conv_T_309 =
    {15'h0, _abs_val_full_T_59, 17'h0}
    << ($signed(_shift_amt_T_34) < 4'sh0 ? 4'h0 - _shift_amt_T_34 : _shift_amt_T_34);
  wire          sign_bit_12 = $signed(io_in_12) < 10'sh0;
  wire [8:0]    _abs_val_full_T_64 = sign_bit_12 ? 9'h0 - io_in_12[8:0] : io_in_12[8:0];
  wire [7:0]    _PE_T_585 =
    {4'h0, _abs_val_full_T_64[7:4]} | {_abs_val_full_T_64[3:0], 4'h0};
  wire [7:0]    _PE_T_595 =
    {2'h0, _PE_T_585[7:2] & 6'h33} | {_PE_T_585[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_605 = _PE_T_595[7:1] & 7'h55 | {1'h0, _PE_T_595[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_12 =
    _abs_val_full_T_64[8]
      ? 4'h0
      : _PE_T_605[0]
          ? 4'h1
          : _PE_T_605[1]
              ? 4'h2
              : _PE_T_605[2]
                  ? 4'h3
                  : _PE_T_605[3]
                      ? 4'h4
                      : _PE_T_605[4]
                          ? 4'h5
                          : _PE_T_605[5] ? 4'h6 : _PE_T_605[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_37 = 4'h2 - PE_12;
  wire [25:0]   extended_mantissa_12 = {_abs_val_full_T_64, 17'h0};
  wire [9:0]    _real_exp_T_24 =
    io_exponent_0 + {{6{_shift_amt_T_37[3]}}, _shift_amt_T_37};
  wire [9:0]    _biased_exp_T_24 = _real_exp_T_24 + 10'h7F;
  wire          _GEN_35 = io_in_12 == 10'h0;
  wire          _GEN_36 = $signed(_real_exp_T_24) > 10'sh7F;
  wire          _GEN_37 = $signed(_biased_exp_T_24) < 10'sh1;
  wire [9:0]    _sub_shift_T_154 =
    {6'h0, $signed(_shift_amt_T_37) < 4'sh0 ? 4'h0 - _shift_amt_T_37 : _shift_amt_T_37}
    - (10'h1 - _biased_exp_T_24);
  wire [1048:0] _mantissa_conv_T_314 =
    {1023'h0, _abs_val_full_T_64, 17'h0} << _sub_shift_T_154;
  wire [25:0]   _mantissa_conv_T_322 =
    extended_mantissa_12
    >> ($signed(_sub_shift_T_154) < 10'sh0 ? 10'h0 - _sub_shift_T_154 : _sub_shift_T_154);
  wire [25:0]   _mantissa_conv_T_327 = extended_mantissa_12 >> _shift_amt_T_37;
  wire [40:0]   _mantissa_conv_T_335 =
    {15'h0, _abs_val_full_T_64, 17'h0}
    << ($signed(_shift_amt_T_37) < 4'sh0 ? 4'h0 - _shift_amt_T_37 : _shift_amt_T_37);
  wire          sign_bit_13 = $signed(io_in_13) < 10'sh0;
  wire [8:0]    _abs_val_full_T_69 = sign_bit_13 ? 9'h0 - io_in_13[8:0] : io_in_13[8:0];
  wire [7:0]    _PE_T_633 =
    {4'h0, _abs_val_full_T_69[7:4]} | {_abs_val_full_T_69[3:0], 4'h0};
  wire [7:0]    _PE_T_643 =
    {2'h0, _PE_T_633[7:2] & 6'h33} | {_PE_T_633[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_653 = _PE_T_643[7:1] & 7'h55 | {1'h0, _PE_T_643[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_13 =
    _abs_val_full_T_69[8]
      ? 4'h0
      : _PE_T_653[0]
          ? 4'h1
          : _PE_T_653[1]
              ? 4'h2
              : _PE_T_653[2]
                  ? 4'h3
                  : _PE_T_653[3]
                      ? 4'h4
                      : _PE_T_653[4]
                          ? 4'h5
                          : _PE_T_653[5] ? 4'h6 : _PE_T_653[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_40 = 4'h2 - PE_13;
  wire [25:0]   extended_mantissa_13 = {_abs_val_full_T_69, 17'h0};
  wire [9:0]    _real_exp_T_26 =
    io_exponent_0 + {{6{_shift_amt_T_40[3]}}, _shift_amt_T_40};
  wire [9:0]    _biased_exp_T_26 = _real_exp_T_26 + 10'h7F;
  wire          _GEN_38 = io_in_13 == 10'h0;
  wire          _GEN_39 = $signed(_real_exp_T_26) > 10'sh7F;
  wire          _GEN_40 = $signed(_biased_exp_T_26) < 10'sh1;
  wire [9:0]    _sub_shift_T_166 =
    {6'h0, $signed(_shift_amt_T_40) < 4'sh0 ? 4'h0 - _shift_amt_T_40 : _shift_amt_T_40}
    - (10'h1 - _biased_exp_T_26);
  wire [1048:0] _mantissa_conv_T_340 =
    {1023'h0, _abs_val_full_T_69, 17'h0} << _sub_shift_T_166;
  wire [25:0]   _mantissa_conv_T_348 =
    extended_mantissa_13
    >> ($signed(_sub_shift_T_166) < 10'sh0 ? 10'h0 - _sub_shift_T_166 : _sub_shift_T_166);
  wire [25:0]   _mantissa_conv_T_353 = extended_mantissa_13 >> _shift_amt_T_40;
  wire [40:0]   _mantissa_conv_T_361 =
    {15'h0, _abs_val_full_T_69, 17'h0}
    << ($signed(_shift_amt_T_40) < 4'sh0 ? 4'h0 - _shift_amt_T_40 : _shift_amt_T_40);
  wire          sign_bit_14 = $signed(io_in_14) < 10'sh0;
  wire [8:0]    _abs_val_full_T_74 = sign_bit_14 ? 9'h0 - io_in_14[8:0] : io_in_14[8:0];
  wire [7:0]    _PE_T_681 =
    {4'h0, _abs_val_full_T_74[7:4]} | {_abs_val_full_T_74[3:0], 4'h0};
  wire [7:0]    _PE_T_691 =
    {2'h0, _PE_T_681[7:2] & 6'h33} | {_PE_T_681[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_701 = _PE_T_691[7:1] & 7'h55 | {1'h0, _PE_T_691[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_14 =
    _abs_val_full_T_74[8]
      ? 4'h0
      : _PE_T_701[0]
          ? 4'h1
          : _PE_T_701[1]
              ? 4'h2
              : _PE_T_701[2]
                  ? 4'h3
                  : _PE_T_701[3]
                      ? 4'h4
                      : _PE_T_701[4]
                          ? 4'h5
                          : _PE_T_701[5] ? 4'h6 : _PE_T_701[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_43 = 4'h2 - PE_14;
  wire [25:0]   extended_mantissa_14 = {_abs_val_full_T_74, 17'h0};
  wire [9:0]    _real_exp_T_28 =
    io_exponent_0 + {{6{_shift_amt_T_43[3]}}, _shift_amt_T_43};
  wire [9:0]    _biased_exp_T_28 = _real_exp_T_28 + 10'h7F;
  wire          _GEN_41 = io_in_14 == 10'h0;
  wire          _GEN_42 = $signed(_real_exp_T_28) > 10'sh7F;
  wire          _GEN_43 = $signed(_biased_exp_T_28) < 10'sh1;
  wire [9:0]    _sub_shift_T_178 =
    {6'h0, $signed(_shift_amt_T_43) < 4'sh0 ? 4'h0 - _shift_amt_T_43 : _shift_amt_T_43}
    - (10'h1 - _biased_exp_T_28);
  wire [1048:0] _mantissa_conv_T_366 =
    {1023'h0, _abs_val_full_T_74, 17'h0} << _sub_shift_T_178;
  wire [25:0]   _mantissa_conv_T_374 =
    extended_mantissa_14
    >> ($signed(_sub_shift_T_178) < 10'sh0 ? 10'h0 - _sub_shift_T_178 : _sub_shift_T_178);
  wire [25:0]   _mantissa_conv_T_379 = extended_mantissa_14 >> _shift_amt_T_43;
  wire [40:0]   _mantissa_conv_T_387 =
    {15'h0, _abs_val_full_T_74, 17'h0}
    << ($signed(_shift_amt_T_43) < 4'sh0 ? 4'h0 - _shift_amt_T_43 : _shift_amt_T_43);
  wire          sign_bit_15 = $signed(io_in_15) < 10'sh0;
  wire [8:0]    _abs_val_full_T_79 = sign_bit_15 ? 9'h0 - io_in_15[8:0] : io_in_15[8:0];
  wire [7:0]    _PE_T_729 =
    {4'h0, _abs_val_full_T_79[7:4]} | {_abs_val_full_T_79[3:0], 4'h0};
  wire [7:0]    _PE_T_739 =
    {2'h0, _PE_T_729[7:2] & 6'h33} | {_PE_T_729[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_749 = _PE_T_739[7:1] & 7'h55 | {1'h0, _PE_T_739[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_15 =
    _abs_val_full_T_79[8]
      ? 4'h0
      : _PE_T_749[0]
          ? 4'h1
          : _PE_T_749[1]
              ? 4'h2
              : _PE_T_749[2]
                  ? 4'h3
                  : _PE_T_749[3]
                      ? 4'h4
                      : _PE_T_749[4]
                          ? 4'h5
                          : _PE_T_749[5] ? 4'h6 : _PE_T_749[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_46 = 4'h2 - PE_15;
  wire [25:0]   extended_mantissa_15 = {_abs_val_full_T_79, 17'h0};
  wire [9:0]    _real_exp_T_30 =
    io_exponent_0 + {{6{_shift_amt_T_46[3]}}, _shift_amt_T_46};
  wire [9:0]    _biased_exp_T_30 = _real_exp_T_30 + 10'h7F;
  wire          _GEN_44 = io_in_15 == 10'h0;
  wire          _GEN_45 = $signed(_real_exp_T_30) > 10'sh7F;
  wire          _GEN_46 = $signed(_biased_exp_T_30) < 10'sh1;
  wire [9:0]    _sub_shift_T_190 =
    {6'h0, $signed(_shift_amt_T_46) < 4'sh0 ? 4'h0 - _shift_amt_T_46 : _shift_amt_T_46}
    - (10'h1 - _biased_exp_T_30);
  wire [1048:0] _mantissa_conv_T_392 =
    {1023'h0, _abs_val_full_T_79, 17'h0} << _sub_shift_T_190;
  wire [25:0]   _mantissa_conv_T_400 =
    extended_mantissa_15
    >> ($signed(_sub_shift_T_190) < 10'sh0 ? 10'h0 - _sub_shift_T_190 : _sub_shift_T_190);
  wire [25:0]   _mantissa_conv_T_405 = extended_mantissa_15 >> _shift_amt_T_46;
  wire [40:0]   _mantissa_conv_T_413 =
    {15'h0, _abs_val_full_T_79, 17'h0}
    << ($signed(_shift_amt_T_46) < 4'sh0 ? 4'h0 - _shift_amt_T_46 : _shift_amt_T_46);
  wire          sign_bit_16 = $signed(io_in_16) < 10'sh0;
  wire [8:0]    _abs_val_full_T_84 = sign_bit_16 ? 9'h0 - io_in_16[8:0] : io_in_16[8:0];
  wire [7:0]    _PE_T_777 =
    {4'h0, _abs_val_full_T_84[7:4]} | {_abs_val_full_T_84[3:0], 4'h0};
  wire [7:0]    _PE_T_787 =
    {2'h0, _PE_T_777[7:2] & 6'h33} | {_PE_T_777[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_797 = _PE_T_787[7:1] & 7'h55 | {1'h0, _PE_T_787[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_16 =
    _abs_val_full_T_84[8]
      ? 4'h0
      : _PE_T_797[0]
          ? 4'h1
          : _PE_T_797[1]
              ? 4'h2
              : _PE_T_797[2]
                  ? 4'h3
                  : _PE_T_797[3]
                      ? 4'h4
                      : _PE_T_797[4]
                          ? 4'h5
                          : _PE_T_797[5] ? 4'h6 : _PE_T_797[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_49 = 4'h2 - PE_16;
  wire [25:0]   extended_mantissa_16 = {_abs_val_full_T_84, 17'h0};
  wire [9:0]    _real_exp_T_32 =
    io_exponent_1 + {{6{_shift_amt_T_49[3]}}, _shift_amt_T_49};
  wire [9:0]    _biased_exp_T_32 = _real_exp_T_32 + 10'h7F;
  wire          _GEN_47 = io_in_16 == 10'h0;
  wire          _GEN_48 = $signed(_real_exp_T_32) > 10'sh7F;
  wire          _GEN_49 = $signed(_biased_exp_T_32) < 10'sh1;
  wire [9:0]    _sub_shift_T_202 =
    {6'h0, $signed(_shift_amt_T_49) < 4'sh0 ? 4'h0 - _shift_amt_T_49 : _shift_amt_T_49}
    - (10'h1 - _biased_exp_T_32);
  wire [1048:0] _mantissa_conv_T_418 =
    {1023'h0, _abs_val_full_T_84, 17'h0} << _sub_shift_T_202;
  wire [25:0]   _mantissa_conv_T_426 =
    extended_mantissa_16
    >> ($signed(_sub_shift_T_202) < 10'sh0 ? 10'h0 - _sub_shift_T_202 : _sub_shift_T_202);
  wire [25:0]   _mantissa_conv_T_431 = extended_mantissa_16 >> _shift_amt_T_49;
  wire [40:0]   _mantissa_conv_T_439 =
    {15'h0, _abs_val_full_T_84, 17'h0}
    << ($signed(_shift_amt_T_49) < 4'sh0 ? 4'h0 - _shift_amt_T_49 : _shift_amt_T_49);
  wire          sign_bit_17 = $signed(io_in_17) < 10'sh0;
  wire [8:0]    _abs_val_full_T_89 = sign_bit_17 ? 9'h0 - io_in_17[8:0] : io_in_17[8:0];
  wire [7:0]    _PE_T_825 =
    {4'h0, _abs_val_full_T_89[7:4]} | {_abs_val_full_T_89[3:0], 4'h0};
  wire [7:0]    _PE_T_835 =
    {2'h0, _PE_T_825[7:2] & 6'h33} | {_PE_T_825[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_845 = _PE_T_835[7:1] & 7'h55 | {1'h0, _PE_T_835[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_17 =
    _abs_val_full_T_89[8]
      ? 4'h0
      : _PE_T_845[0]
          ? 4'h1
          : _PE_T_845[1]
              ? 4'h2
              : _PE_T_845[2]
                  ? 4'h3
                  : _PE_T_845[3]
                      ? 4'h4
                      : _PE_T_845[4]
                          ? 4'h5
                          : _PE_T_845[5] ? 4'h6 : _PE_T_845[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_52 = 4'h2 - PE_17;
  wire [25:0]   extended_mantissa_17 = {_abs_val_full_T_89, 17'h0};
  wire [9:0]    _real_exp_T_34 =
    io_exponent_1 + {{6{_shift_amt_T_52[3]}}, _shift_amt_T_52};
  wire [9:0]    _biased_exp_T_34 = _real_exp_T_34 + 10'h7F;
  wire          _GEN_50 = io_in_17 == 10'h0;
  wire          _GEN_51 = $signed(_real_exp_T_34) > 10'sh7F;
  wire          _GEN_52 = $signed(_biased_exp_T_34) < 10'sh1;
  wire [9:0]    _sub_shift_T_214 =
    {6'h0, $signed(_shift_amt_T_52) < 4'sh0 ? 4'h0 - _shift_amt_T_52 : _shift_amt_T_52}
    - (10'h1 - _biased_exp_T_34);
  wire [1048:0] _mantissa_conv_T_444 =
    {1023'h0, _abs_val_full_T_89, 17'h0} << _sub_shift_T_214;
  wire [25:0]   _mantissa_conv_T_452 =
    extended_mantissa_17
    >> ($signed(_sub_shift_T_214) < 10'sh0 ? 10'h0 - _sub_shift_T_214 : _sub_shift_T_214);
  wire [25:0]   _mantissa_conv_T_457 = extended_mantissa_17 >> _shift_amt_T_52;
  wire [40:0]   _mantissa_conv_T_465 =
    {15'h0, _abs_val_full_T_89, 17'h0}
    << ($signed(_shift_amt_T_52) < 4'sh0 ? 4'h0 - _shift_amt_T_52 : _shift_amt_T_52);
  wire          sign_bit_18 = $signed(io_in_18) < 10'sh0;
  wire [8:0]    _abs_val_full_T_94 = sign_bit_18 ? 9'h0 - io_in_18[8:0] : io_in_18[8:0];
  wire [7:0]    _PE_T_873 =
    {4'h0, _abs_val_full_T_94[7:4]} | {_abs_val_full_T_94[3:0], 4'h0};
  wire [7:0]    _PE_T_883 =
    {2'h0, _PE_T_873[7:2] & 6'h33} | {_PE_T_873[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_893 = _PE_T_883[7:1] & 7'h55 | {1'h0, _PE_T_883[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_18 =
    _abs_val_full_T_94[8]
      ? 4'h0
      : _PE_T_893[0]
          ? 4'h1
          : _PE_T_893[1]
              ? 4'h2
              : _PE_T_893[2]
                  ? 4'h3
                  : _PE_T_893[3]
                      ? 4'h4
                      : _PE_T_893[4]
                          ? 4'h5
                          : _PE_T_893[5] ? 4'h6 : _PE_T_893[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_55 = 4'h2 - PE_18;
  wire [25:0]   extended_mantissa_18 = {_abs_val_full_T_94, 17'h0};
  wire [9:0]    _real_exp_T_36 =
    io_exponent_1 + {{6{_shift_amt_T_55[3]}}, _shift_amt_T_55};
  wire [9:0]    _biased_exp_T_36 = _real_exp_T_36 + 10'h7F;
  wire          _GEN_53 = io_in_18 == 10'h0;
  wire          _GEN_54 = $signed(_real_exp_T_36) > 10'sh7F;
  wire          _GEN_55 = $signed(_biased_exp_T_36) < 10'sh1;
  wire [9:0]    _sub_shift_T_226 =
    {6'h0, $signed(_shift_amt_T_55) < 4'sh0 ? 4'h0 - _shift_amt_T_55 : _shift_amt_T_55}
    - (10'h1 - _biased_exp_T_36);
  wire [1048:0] _mantissa_conv_T_470 =
    {1023'h0, _abs_val_full_T_94, 17'h0} << _sub_shift_T_226;
  wire [25:0]   _mantissa_conv_T_478 =
    extended_mantissa_18
    >> ($signed(_sub_shift_T_226) < 10'sh0 ? 10'h0 - _sub_shift_T_226 : _sub_shift_T_226);
  wire [25:0]   _mantissa_conv_T_483 = extended_mantissa_18 >> _shift_amt_T_55;
  wire [40:0]   _mantissa_conv_T_491 =
    {15'h0, _abs_val_full_T_94, 17'h0}
    << ($signed(_shift_amt_T_55) < 4'sh0 ? 4'h0 - _shift_amt_T_55 : _shift_amt_T_55);
  wire          sign_bit_19 = $signed(io_in_19) < 10'sh0;
  wire [8:0]    _abs_val_full_T_99 = sign_bit_19 ? 9'h0 - io_in_19[8:0] : io_in_19[8:0];
  wire [7:0]    _PE_T_921 =
    {4'h0, _abs_val_full_T_99[7:4]} | {_abs_val_full_T_99[3:0], 4'h0};
  wire [7:0]    _PE_T_931 =
    {2'h0, _PE_T_921[7:2] & 6'h33} | {_PE_T_921[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_941 = _PE_T_931[7:1] & 7'h55 | {1'h0, _PE_T_931[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_19 =
    _abs_val_full_T_99[8]
      ? 4'h0
      : _PE_T_941[0]
          ? 4'h1
          : _PE_T_941[1]
              ? 4'h2
              : _PE_T_941[2]
                  ? 4'h3
                  : _PE_T_941[3]
                      ? 4'h4
                      : _PE_T_941[4]
                          ? 4'h5
                          : _PE_T_941[5] ? 4'h6 : _PE_T_941[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_58 = 4'h2 - PE_19;
  wire [25:0]   extended_mantissa_19 = {_abs_val_full_T_99, 17'h0};
  wire [9:0]    _real_exp_T_38 =
    io_exponent_1 + {{6{_shift_amt_T_58[3]}}, _shift_amt_T_58};
  wire [9:0]    _biased_exp_T_38 = _real_exp_T_38 + 10'h7F;
  wire          _GEN_56 = io_in_19 == 10'h0;
  wire          _GEN_57 = $signed(_real_exp_T_38) > 10'sh7F;
  wire          _GEN_58 = $signed(_biased_exp_T_38) < 10'sh1;
  wire [9:0]    _sub_shift_T_238 =
    {6'h0, $signed(_shift_amt_T_58) < 4'sh0 ? 4'h0 - _shift_amt_T_58 : _shift_amt_T_58}
    - (10'h1 - _biased_exp_T_38);
  wire [1048:0] _mantissa_conv_T_496 =
    {1023'h0, _abs_val_full_T_99, 17'h0} << _sub_shift_T_238;
  wire [25:0]   _mantissa_conv_T_504 =
    extended_mantissa_19
    >> ($signed(_sub_shift_T_238) < 10'sh0 ? 10'h0 - _sub_shift_T_238 : _sub_shift_T_238);
  wire [25:0]   _mantissa_conv_T_509 = extended_mantissa_19 >> _shift_amt_T_58;
  wire [40:0]   _mantissa_conv_T_517 =
    {15'h0, _abs_val_full_T_99, 17'h0}
    << ($signed(_shift_amt_T_58) < 4'sh0 ? 4'h0 - _shift_amt_T_58 : _shift_amt_T_58);
  wire          sign_bit_20 = $signed(io_in_20) < 10'sh0;
  wire [8:0]    _abs_val_full_T_104 = sign_bit_20 ? 9'h0 - io_in_20[8:0] : io_in_20[8:0];
  wire [7:0]    _PE_T_969 =
    {4'h0, _abs_val_full_T_104[7:4]} | {_abs_val_full_T_104[3:0], 4'h0};
  wire [7:0]    _PE_T_979 =
    {2'h0, _PE_T_969[7:2] & 6'h33} | {_PE_T_969[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_989 = _PE_T_979[7:1] & 7'h55 | {1'h0, _PE_T_979[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_20 =
    _abs_val_full_T_104[8]
      ? 4'h0
      : _PE_T_989[0]
          ? 4'h1
          : _PE_T_989[1]
              ? 4'h2
              : _PE_T_989[2]
                  ? 4'h3
                  : _PE_T_989[3]
                      ? 4'h4
                      : _PE_T_989[4]
                          ? 4'h5
                          : _PE_T_989[5] ? 4'h6 : _PE_T_989[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_61 = 4'h2 - PE_20;
  wire [25:0]   extended_mantissa_20 = {_abs_val_full_T_104, 17'h0};
  wire [9:0]    _real_exp_T_40 =
    io_exponent_1 + {{6{_shift_amt_T_61[3]}}, _shift_amt_T_61};
  wire [9:0]    _biased_exp_T_40 = _real_exp_T_40 + 10'h7F;
  wire          _GEN_59 = io_in_20 == 10'h0;
  wire          _GEN_60 = $signed(_real_exp_T_40) > 10'sh7F;
  wire          _GEN_61 = $signed(_biased_exp_T_40) < 10'sh1;
  wire [9:0]    _sub_shift_T_250 =
    {6'h0, $signed(_shift_amt_T_61) < 4'sh0 ? 4'h0 - _shift_amt_T_61 : _shift_amt_T_61}
    - (10'h1 - _biased_exp_T_40);
  wire [1048:0] _mantissa_conv_T_522 =
    {1023'h0, _abs_val_full_T_104, 17'h0} << _sub_shift_T_250;
  wire [25:0]   _mantissa_conv_T_530 =
    extended_mantissa_20
    >> ($signed(_sub_shift_T_250) < 10'sh0 ? 10'h0 - _sub_shift_T_250 : _sub_shift_T_250);
  wire [25:0]   _mantissa_conv_T_535 = extended_mantissa_20 >> _shift_amt_T_61;
  wire [40:0]   _mantissa_conv_T_543 =
    {15'h0, _abs_val_full_T_104, 17'h0}
    << ($signed(_shift_amt_T_61) < 4'sh0 ? 4'h0 - _shift_amt_T_61 : _shift_amt_T_61);
  wire          sign_bit_21 = $signed(io_in_21) < 10'sh0;
  wire [8:0]    _abs_val_full_T_109 = sign_bit_21 ? 9'h0 - io_in_21[8:0] : io_in_21[8:0];
  wire [7:0]    _PE_T_1017 =
    {4'h0, _abs_val_full_T_109[7:4]} | {_abs_val_full_T_109[3:0], 4'h0};
  wire [7:0]    _PE_T_1027 =
    {2'h0, _PE_T_1017[7:2] & 6'h33} | {_PE_T_1017[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1037 =
    _PE_T_1027[7:1] & 7'h55 | {1'h0, _PE_T_1027[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_21 =
    _abs_val_full_T_109[8]
      ? 4'h0
      : _PE_T_1037[0]
          ? 4'h1
          : _PE_T_1037[1]
              ? 4'h2
              : _PE_T_1037[2]
                  ? 4'h3
                  : _PE_T_1037[3]
                      ? 4'h4
                      : _PE_T_1037[4]
                          ? 4'h5
                          : _PE_T_1037[5] ? 4'h6 : _PE_T_1037[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_64 = 4'h2 - PE_21;
  wire [25:0]   extended_mantissa_21 = {_abs_val_full_T_109, 17'h0};
  wire [9:0]    _real_exp_T_42 =
    io_exponent_1 + {{6{_shift_amt_T_64[3]}}, _shift_amt_T_64};
  wire [9:0]    _biased_exp_T_42 = _real_exp_T_42 + 10'h7F;
  wire          _GEN_62 = io_in_21 == 10'h0;
  wire          _GEN_63 = $signed(_real_exp_T_42) > 10'sh7F;
  wire          _GEN_64 = $signed(_biased_exp_T_42) < 10'sh1;
  wire [9:0]    _sub_shift_T_262 =
    {6'h0, $signed(_shift_amt_T_64) < 4'sh0 ? 4'h0 - _shift_amt_T_64 : _shift_amt_T_64}
    - (10'h1 - _biased_exp_T_42);
  wire [1048:0] _mantissa_conv_T_548 =
    {1023'h0, _abs_val_full_T_109, 17'h0} << _sub_shift_T_262;
  wire [25:0]   _mantissa_conv_T_556 =
    extended_mantissa_21
    >> ($signed(_sub_shift_T_262) < 10'sh0 ? 10'h0 - _sub_shift_T_262 : _sub_shift_T_262);
  wire [25:0]   _mantissa_conv_T_561 = extended_mantissa_21 >> _shift_amt_T_64;
  wire [40:0]   _mantissa_conv_T_569 =
    {15'h0, _abs_val_full_T_109, 17'h0}
    << ($signed(_shift_amt_T_64) < 4'sh0 ? 4'h0 - _shift_amt_T_64 : _shift_amt_T_64);
  wire          sign_bit_22 = $signed(io_in_22) < 10'sh0;
  wire [8:0]    _abs_val_full_T_114 = sign_bit_22 ? 9'h0 - io_in_22[8:0] : io_in_22[8:0];
  wire [7:0]    _PE_T_1065 =
    {4'h0, _abs_val_full_T_114[7:4]} | {_abs_val_full_T_114[3:0], 4'h0};
  wire [7:0]    _PE_T_1075 =
    {2'h0, _PE_T_1065[7:2] & 6'h33} | {_PE_T_1065[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1085 =
    _PE_T_1075[7:1] & 7'h55 | {1'h0, _PE_T_1075[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_22 =
    _abs_val_full_T_114[8]
      ? 4'h0
      : _PE_T_1085[0]
          ? 4'h1
          : _PE_T_1085[1]
              ? 4'h2
              : _PE_T_1085[2]
                  ? 4'h3
                  : _PE_T_1085[3]
                      ? 4'h4
                      : _PE_T_1085[4]
                          ? 4'h5
                          : _PE_T_1085[5] ? 4'h6 : _PE_T_1085[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_67 = 4'h2 - PE_22;
  wire [25:0]   extended_mantissa_22 = {_abs_val_full_T_114, 17'h0};
  wire [9:0]    _real_exp_T_44 =
    io_exponent_1 + {{6{_shift_amt_T_67[3]}}, _shift_amt_T_67};
  wire [9:0]    _biased_exp_T_44 = _real_exp_T_44 + 10'h7F;
  wire          _GEN_65 = io_in_22 == 10'h0;
  wire          _GEN_66 = $signed(_real_exp_T_44) > 10'sh7F;
  wire          _GEN_67 = $signed(_biased_exp_T_44) < 10'sh1;
  wire [9:0]    _sub_shift_T_274 =
    {6'h0, $signed(_shift_amt_T_67) < 4'sh0 ? 4'h0 - _shift_amt_T_67 : _shift_amt_T_67}
    - (10'h1 - _biased_exp_T_44);
  wire [1048:0] _mantissa_conv_T_574 =
    {1023'h0, _abs_val_full_T_114, 17'h0} << _sub_shift_T_274;
  wire [25:0]   _mantissa_conv_T_582 =
    extended_mantissa_22
    >> ($signed(_sub_shift_T_274) < 10'sh0 ? 10'h0 - _sub_shift_T_274 : _sub_shift_T_274);
  wire [25:0]   _mantissa_conv_T_587 = extended_mantissa_22 >> _shift_amt_T_67;
  wire [40:0]   _mantissa_conv_T_595 =
    {15'h0, _abs_val_full_T_114, 17'h0}
    << ($signed(_shift_amt_T_67) < 4'sh0 ? 4'h0 - _shift_amt_T_67 : _shift_amt_T_67);
  wire          sign_bit_23 = $signed(io_in_23) < 10'sh0;
  wire [8:0]    _abs_val_full_T_119 = sign_bit_23 ? 9'h0 - io_in_23[8:0] : io_in_23[8:0];
  wire [7:0]    _PE_T_1113 =
    {4'h0, _abs_val_full_T_119[7:4]} | {_abs_val_full_T_119[3:0], 4'h0};
  wire [7:0]    _PE_T_1123 =
    {2'h0, _PE_T_1113[7:2] & 6'h33} | {_PE_T_1113[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1133 =
    _PE_T_1123[7:1] & 7'h55 | {1'h0, _PE_T_1123[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_23 =
    _abs_val_full_T_119[8]
      ? 4'h0
      : _PE_T_1133[0]
          ? 4'h1
          : _PE_T_1133[1]
              ? 4'h2
              : _PE_T_1133[2]
                  ? 4'h3
                  : _PE_T_1133[3]
                      ? 4'h4
                      : _PE_T_1133[4]
                          ? 4'h5
                          : _PE_T_1133[5] ? 4'h6 : _PE_T_1133[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_70 = 4'h2 - PE_23;
  wire [25:0]   extended_mantissa_23 = {_abs_val_full_T_119, 17'h0};
  wire [9:0]    _real_exp_T_46 =
    io_exponent_1 + {{6{_shift_amt_T_70[3]}}, _shift_amt_T_70};
  wire [9:0]    _biased_exp_T_46 = _real_exp_T_46 + 10'h7F;
  wire          _GEN_68 = io_in_23 == 10'h0;
  wire          _GEN_69 = $signed(_real_exp_T_46) > 10'sh7F;
  wire          _GEN_70 = $signed(_biased_exp_T_46) < 10'sh1;
  wire [9:0]    _sub_shift_T_286 =
    {6'h0, $signed(_shift_amt_T_70) < 4'sh0 ? 4'h0 - _shift_amt_T_70 : _shift_amt_T_70}
    - (10'h1 - _biased_exp_T_46);
  wire [1048:0] _mantissa_conv_T_600 =
    {1023'h0, _abs_val_full_T_119, 17'h0} << _sub_shift_T_286;
  wire [25:0]   _mantissa_conv_T_608 =
    extended_mantissa_23
    >> ($signed(_sub_shift_T_286) < 10'sh0 ? 10'h0 - _sub_shift_T_286 : _sub_shift_T_286);
  wire [25:0]   _mantissa_conv_T_613 = extended_mantissa_23 >> _shift_amt_T_70;
  wire [40:0]   _mantissa_conv_T_621 =
    {15'h0, _abs_val_full_T_119, 17'h0}
    << ($signed(_shift_amt_T_70) < 4'sh0 ? 4'h0 - _shift_amt_T_70 : _shift_amt_T_70);
  wire          sign_bit_24 = $signed(io_in_24) < 10'sh0;
  wire [8:0]    _abs_val_full_T_124 = sign_bit_24 ? 9'h0 - io_in_24[8:0] : io_in_24[8:0];
  wire [7:0]    _PE_T_1161 =
    {4'h0, _abs_val_full_T_124[7:4]} | {_abs_val_full_T_124[3:0], 4'h0};
  wire [7:0]    _PE_T_1171 =
    {2'h0, _PE_T_1161[7:2] & 6'h33} | {_PE_T_1161[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1181 =
    _PE_T_1171[7:1] & 7'h55 | {1'h0, _PE_T_1171[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_24 =
    _abs_val_full_T_124[8]
      ? 4'h0
      : _PE_T_1181[0]
          ? 4'h1
          : _PE_T_1181[1]
              ? 4'h2
              : _PE_T_1181[2]
                  ? 4'h3
                  : _PE_T_1181[3]
                      ? 4'h4
                      : _PE_T_1181[4]
                          ? 4'h5
                          : _PE_T_1181[5] ? 4'h6 : _PE_T_1181[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_73 = 4'h2 - PE_24;
  wire [25:0]   extended_mantissa_24 = {_abs_val_full_T_124, 17'h0};
  wire [9:0]    _real_exp_T_48 =
    io_exponent_1 + {{6{_shift_amt_T_73[3]}}, _shift_amt_T_73};
  wire [9:0]    _biased_exp_T_48 = _real_exp_T_48 + 10'h7F;
  wire          _GEN_71 = io_in_24 == 10'h0;
  wire          _GEN_72 = $signed(_real_exp_T_48) > 10'sh7F;
  wire          _GEN_73 = $signed(_biased_exp_T_48) < 10'sh1;
  wire [9:0]    _sub_shift_T_298 =
    {6'h0, $signed(_shift_amt_T_73) < 4'sh0 ? 4'h0 - _shift_amt_T_73 : _shift_amt_T_73}
    - (10'h1 - _biased_exp_T_48);
  wire [1048:0] _mantissa_conv_T_626 =
    {1023'h0, _abs_val_full_T_124, 17'h0} << _sub_shift_T_298;
  wire [25:0]   _mantissa_conv_T_634 =
    extended_mantissa_24
    >> ($signed(_sub_shift_T_298) < 10'sh0 ? 10'h0 - _sub_shift_T_298 : _sub_shift_T_298);
  wire [25:0]   _mantissa_conv_T_639 = extended_mantissa_24 >> _shift_amt_T_73;
  wire [40:0]   _mantissa_conv_T_647 =
    {15'h0, _abs_val_full_T_124, 17'h0}
    << ($signed(_shift_amt_T_73) < 4'sh0 ? 4'h0 - _shift_amt_T_73 : _shift_amt_T_73);
  wire          sign_bit_25 = $signed(io_in_25) < 10'sh0;
  wire [8:0]    _abs_val_full_T_129 = sign_bit_25 ? 9'h0 - io_in_25[8:0] : io_in_25[8:0];
  wire [7:0]    _PE_T_1209 =
    {4'h0, _abs_val_full_T_129[7:4]} | {_abs_val_full_T_129[3:0], 4'h0};
  wire [7:0]    _PE_T_1219 =
    {2'h0, _PE_T_1209[7:2] & 6'h33} | {_PE_T_1209[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1229 =
    _PE_T_1219[7:1] & 7'h55 | {1'h0, _PE_T_1219[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_25 =
    _abs_val_full_T_129[8]
      ? 4'h0
      : _PE_T_1229[0]
          ? 4'h1
          : _PE_T_1229[1]
              ? 4'h2
              : _PE_T_1229[2]
                  ? 4'h3
                  : _PE_T_1229[3]
                      ? 4'h4
                      : _PE_T_1229[4]
                          ? 4'h5
                          : _PE_T_1229[5] ? 4'h6 : _PE_T_1229[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_76 = 4'h2 - PE_25;
  wire [25:0]   extended_mantissa_25 = {_abs_val_full_T_129, 17'h0};
  wire [9:0]    _real_exp_T_50 =
    io_exponent_1 + {{6{_shift_amt_T_76[3]}}, _shift_amt_T_76};
  wire [9:0]    _biased_exp_T_50 = _real_exp_T_50 + 10'h7F;
  wire          _GEN_74 = io_in_25 == 10'h0;
  wire          _GEN_75 = $signed(_real_exp_T_50) > 10'sh7F;
  wire          _GEN_76 = $signed(_biased_exp_T_50) < 10'sh1;
  wire [9:0]    _sub_shift_T_310 =
    {6'h0, $signed(_shift_amt_T_76) < 4'sh0 ? 4'h0 - _shift_amt_T_76 : _shift_amt_T_76}
    - (10'h1 - _biased_exp_T_50);
  wire [1048:0] _mantissa_conv_T_652 =
    {1023'h0, _abs_val_full_T_129, 17'h0} << _sub_shift_T_310;
  wire [25:0]   _mantissa_conv_T_660 =
    extended_mantissa_25
    >> ($signed(_sub_shift_T_310) < 10'sh0 ? 10'h0 - _sub_shift_T_310 : _sub_shift_T_310);
  wire [25:0]   _mantissa_conv_T_665 = extended_mantissa_25 >> _shift_amt_T_76;
  wire [40:0]   _mantissa_conv_T_673 =
    {15'h0, _abs_val_full_T_129, 17'h0}
    << ($signed(_shift_amt_T_76) < 4'sh0 ? 4'h0 - _shift_amt_T_76 : _shift_amt_T_76);
  wire          sign_bit_26 = $signed(io_in_26) < 10'sh0;
  wire [8:0]    _abs_val_full_T_134 = sign_bit_26 ? 9'h0 - io_in_26[8:0] : io_in_26[8:0];
  wire [7:0]    _PE_T_1257 =
    {4'h0, _abs_val_full_T_134[7:4]} | {_abs_val_full_T_134[3:0], 4'h0};
  wire [7:0]    _PE_T_1267 =
    {2'h0, _PE_T_1257[7:2] & 6'h33} | {_PE_T_1257[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1277 =
    _PE_T_1267[7:1] & 7'h55 | {1'h0, _PE_T_1267[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_26 =
    _abs_val_full_T_134[8]
      ? 4'h0
      : _PE_T_1277[0]
          ? 4'h1
          : _PE_T_1277[1]
              ? 4'h2
              : _PE_T_1277[2]
                  ? 4'h3
                  : _PE_T_1277[3]
                      ? 4'h4
                      : _PE_T_1277[4]
                          ? 4'h5
                          : _PE_T_1277[5] ? 4'h6 : _PE_T_1277[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_79 = 4'h2 - PE_26;
  wire [25:0]   extended_mantissa_26 = {_abs_val_full_T_134, 17'h0};
  wire [9:0]    _real_exp_T_52 =
    io_exponent_1 + {{6{_shift_amt_T_79[3]}}, _shift_amt_T_79};
  wire [9:0]    _biased_exp_T_52 = _real_exp_T_52 + 10'h7F;
  wire          _GEN_77 = io_in_26 == 10'h0;
  wire          _GEN_78 = $signed(_real_exp_T_52) > 10'sh7F;
  wire          _GEN_79 = $signed(_biased_exp_T_52) < 10'sh1;
  wire [9:0]    _sub_shift_T_322 =
    {6'h0, $signed(_shift_amt_T_79) < 4'sh0 ? 4'h0 - _shift_amt_T_79 : _shift_amt_T_79}
    - (10'h1 - _biased_exp_T_52);
  wire [1048:0] _mantissa_conv_T_678 =
    {1023'h0, _abs_val_full_T_134, 17'h0} << _sub_shift_T_322;
  wire [25:0]   _mantissa_conv_T_686 =
    extended_mantissa_26
    >> ($signed(_sub_shift_T_322) < 10'sh0 ? 10'h0 - _sub_shift_T_322 : _sub_shift_T_322);
  wire [25:0]   _mantissa_conv_T_691 = extended_mantissa_26 >> _shift_amt_T_79;
  wire [40:0]   _mantissa_conv_T_699 =
    {15'h0, _abs_val_full_T_134, 17'h0}
    << ($signed(_shift_amt_T_79) < 4'sh0 ? 4'h0 - _shift_amt_T_79 : _shift_amt_T_79);
  wire          sign_bit_27 = $signed(io_in_27) < 10'sh0;
  wire [8:0]    _abs_val_full_T_139 = sign_bit_27 ? 9'h0 - io_in_27[8:0] : io_in_27[8:0];
  wire [7:0]    _PE_T_1305 =
    {4'h0, _abs_val_full_T_139[7:4]} | {_abs_val_full_T_139[3:0], 4'h0};
  wire [7:0]    _PE_T_1315 =
    {2'h0, _PE_T_1305[7:2] & 6'h33} | {_PE_T_1305[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1325 =
    _PE_T_1315[7:1] & 7'h55 | {1'h0, _PE_T_1315[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_27 =
    _abs_val_full_T_139[8]
      ? 4'h0
      : _PE_T_1325[0]
          ? 4'h1
          : _PE_T_1325[1]
              ? 4'h2
              : _PE_T_1325[2]
                  ? 4'h3
                  : _PE_T_1325[3]
                      ? 4'h4
                      : _PE_T_1325[4]
                          ? 4'h5
                          : _PE_T_1325[5] ? 4'h6 : _PE_T_1325[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_82 = 4'h2 - PE_27;
  wire [25:0]   extended_mantissa_27 = {_abs_val_full_T_139, 17'h0};
  wire [9:0]    _real_exp_T_54 =
    io_exponent_1 + {{6{_shift_amt_T_82[3]}}, _shift_amt_T_82};
  wire [9:0]    _biased_exp_T_54 = _real_exp_T_54 + 10'h7F;
  wire          _GEN_80 = io_in_27 == 10'h0;
  wire          _GEN_81 = $signed(_real_exp_T_54) > 10'sh7F;
  wire          _GEN_82 = $signed(_biased_exp_T_54) < 10'sh1;
  wire [9:0]    _sub_shift_T_334 =
    {6'h0, $signed(_shift_amt_T_82) < 4'sh0 ? 4'h0 - _shift_amt_T_82 : _shift_amt_T_82}
    - (10'h1 - _biased_exp_T_54);
  wire [1048:0] _mantissa_conv_T_704 =
    {1023'h0, _abs_val_full_T_139, 17'h0} << _sub_shift_T_334;
  wire [25:0]   _mantissa_conv_T_712 =
    extended_mantissa_27
    >> ($signed(_sub_shift_T_334) < 10'sh0 ? 10'h0 - _sub_shift_T_334 : _sub_shift_T_334);
  wire [25:0]   _mantissa_conv_T_717 = extended_mantissa_27 >> _shift_amt_T_82;
  wire [40:0]   _mantissa_conv_T_725 =
    {15'h0, _abs_val_full_T_139, 17'h0}
    << ($signed(_shift_amt_T_82) < 4'sh0 ? 4'h0 - _shift_amt_T_82 : _shift_amt_T_82);
  wire          sign_bit_28 = $signed(io_in_28) < 10'sh0;
  wire [8:0]    _abs_val_full_T_144 = sign_bit_28 ? 9'h0 - io_in_28[8:0] : io_in_28[8:0];
  wire [7:0]    _PE_T_1353 =
    {4'h0, _abs_val_full_T_144[7:4]} | {_abs_val_full_T_144[3:0], 4'h0};
  wire [7:0]    _PE_T_1363 =
    {2'h0, _PE_T_1353[7:2] & 6'h33} | {_PE_T_1353[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1373 =
    _PE_T_1363[7:1] & 7'h55 | {1'h0, _PE_T_1363[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_28 =
    _abs_val_full_T_144[8]
      ? 4'h0
      : _PE_T_1373[0]
          ? 4'h1
          : _PE_T_1373[1]
              ? 4'h2
              : _PE_T_1373[2]
                  ? 4'h3
                  : _PE_T_1373[3]
                      ? 4'h4
                      : _PE_T_1373[4]
                          ? 4'h5
                          : _PE_T_1373[5] ? 4'h6 : _PE_T_1373[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_85 = 4'h2 - PE_28;
  wire [25:0]   extended_mantissa_28 = {_abs_val_full_T_144, 17'h0};
  wire [9:0]    _real_exp_T_56 =
    io_exponent_1 + {{6{_shift_amt_T_85[3]}}, _shift_amt_T_85};
  wire [9:0]    _biased_exp_T_56 = _real_exp_T_56 + 10'h7F;
  wire          _GEN_83 = io_in_28 == 10'h0;
  wire          _GEN_84 = $signed(_real_exp_T_56) > 10'sh7F;
  wire          _GEN_85 = $signed(_biased_exp_T_56) < 10'sh1;
  wire [9:0]    _sub_shift_T_346 =
    {6'h0, $signed(_shift_amt_T_85) < 4'sh0 ? 4'h0 - _shift_amt_T_85 : _shift_amt_T_85}
    - (10'h1 - _biased_exp_T_56);
  wire [1048:0] _mantissa_conv_T_730 =
    {1023'h0, _abs_val_full_T_144, 17'h0} << _sub_shift_T_346;
  wire [25:0]   _mantissa_conv_T_738 =
    extended_mantissa_28
    >> ($signed(_sub_shift_T_346) < 10'sh0 ? 10'h0 - _sub_shift_T_346 : _sub_shift_T_346);
  wire [25:0]   _mantissa_conv_T_743 = extended_mantissa_28 >> _shift_amt_T_85;
  wire [40:0]   _mantissa_conv_T_751 =
    {15'h0, _abs_val_full_T_144, 17'h0}
    << ($signed(_shift_amt_T_85) < 4'sh0 ? 4'h0 - _shift_amt_T_85 : _shift_amt_T_85);
  wire          sign_bit_29 = $signed(io_in_29) < 10'sh0;
  wire [8:0]    _abs_val_full_T_149 = sign_bit_29 ? 9'h0 - io_in_29[8:0] : io_in_29[8:0];
  wire [7:0]    _PE_T_1401 =
    {4'h0, _abs_val_full_T_149[7:4]} | {_abs_val_full_T_149[3:0], 4'h0};
  wire [7:0]    _PE_T_1411 =
    {2'h0, _PE_T_1401[7:2] & 6'h33} | {_PE_T_1401[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1421 =
    _PE_T_1411[7:1] & 7'h55 | {1'h0, _PE_T_1411[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_29 =
    _abs_val_full_T_149[8]
      ? 4'h0
      : _PE_T_1421[0]
          ? 4'h1
          : _PE_T_1421[1]
              ? 4'h2
              : _PE_T_1421[2]
                  ? 4'h3
                  : _PE_T_1421[3]
                      ? 4'h4
                      : _PE_T_1421[4]
                          ? 4'h5
                          : _PE_T_1421[5] ? 4'h6 : _PE_T_1421[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_88 = 4'h2 - PE_29;
  wire [25:0]   extended_mantissa_29 = {_abs_val_full_T_149, 17'h0};
  wire [9:0]    _real_exp_T_58 =
    io_exponent_1 + {{6{_shift_amt_T_88[3]}}, _shift_amt_T_88};
  wire [9:0]    _biased_exp_T_58 = _real_exp_T_58 + 10'h7F;
  wire          _GEN_86 = io_in_29 == 10'h0;
  wire          _GEN_87 = $signed(_real_exp_T_58) > 10'sh7F;
  wire          _GEN_88 = $signed(_biased_exp_T_58) < 10'sh1;
  wire [9:0]    _sub_shift_T_358 =
    {6'h0, $signed(_shift_amt_T_88) < 4'sh0 ? 4'h0 - _shift_amt_T_88 : _shift_amt_T_88}
    - (10'h1 - _biased_exp_T_58);
  wire [1048:0] _mantissa_conv_T_756 =
    {1023'h0, _abs_val_full_T_149, 17'h0} << _sub_shift_T_358;
  wire [25:0]   _mantissa_conv_T_764 =
    extended_mantissa_29
    >> ($signed(_sub_shift_T_358) < 10'sh0 ? 10'h0 - _sub_shift_T_358 : _sub_shift_T_358);
  wire [25:0]   _mantissa_conv_T_769 = extended_mantissa_29 >> _shift_amt_T_88;
  wire [40:0]   _mantissa_conv_T_777 =
    {15'h0, _abs_val_full_T_149, 17'h0}
    << ($signed(_shift_amt_T_88) < 4'sh0 ? 4'h0 - _shift_amt_T_88 : _shift_amt_T_88);
  wire          sign_bit_30 = $signed(io_in_30) < 10'sh0;
  wire [8:0]    _abs_val_full_T_154 = sign_bit_30 ? 9'h0 - io_in_30[8:0] : io_in_30[8:0];
  wire [7:0]    _PE_T_1449 =
    {4'h0, _abs_val_full_T_154[7:4]} | {_abs_val_full_T_154[3:0], 4'h0};
  wire [7:0]    _PE_T_1459 =
    {2'h0, _PE_T_1449[7:2] & 6'h33} | {_PE_T_1449[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1469 =
    _PE_T_1459[7:1] & 7'h55 | {1'h0, _PE_T_1459[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_30 =
    _abs_val_full_T_154[8]
      ? 4'h0
      : _PE_T_1469[0]
          ? 4'h1
          : _PE_T_1469[1]
              ? 4'h2
              : _PE_T_1469[2]
                  ? 4'h3
                  : _PE_T_1469[3]
                      ? 4'h4
                      : _PE_T_1469[4]
                          ? 4'h5
                          : _PE_T_1469[5] ? 4'h6 : _PE_T_1469[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_91 = 4'h2 - PE_30;
  wire [25:0]   extended_mantissa_30 = {_abs_val_full_T_154, 17'h0};
  wire [9:0]    _real_exp_T_60 =
    io_exponent_1 + {{6{_shift_amt_T_91[3]}}, _shift_amt_T_91};
  wire [9:0]    _biased_exp_T_60 = _real_exp_T_60 + 10'h7F;
  wire          _GEN_89 = io_in_30 == 10'h0;
  wire          _GEN_90 = $signed(_real_exp_T_60) > 10'sh7F;
  wire          _GEN_91 = $signed(_biased_exp_T_60) < 10'sh1;
  wire [9:0]    _sub_shift_T_370 =
    {6'h0, $signed(_shift_amt_T_91) < 4'sh0 ? 4'h0 - _shift_amt_T_91 : _shift_amt_T_91}
    - (10'h1 - _biased_exp_T_60);
  wire [1048:0] _mantissa_conv_T_782 =
    {1023'h0, _abs_val_full_T_154, 17'h0} << _sub_shift_T_370;
  wire [25:0]   _mantissa_conv_T_790 =
    extended_mantissa_30
    >> ($signed(_sub_shift_T_370) < 10'sh0 ? 10'h0 - _sub_shift_T_370 : _sub_shift_T_370);
  wire [25:0]   _mantissa_conv_T_795 = extended_mantissa_30 >> _shift_amt_T_91;
  wire [40:0]   _mantissa_conv_T_803 =
    {15'h0, _abs_val_full_T_154, 17'h0}
    << ($signed(_shift_amt_T_91) < 4'sh0 ? 4'h0 - _shift_amt_T_91 : _shift_amt_T_91);
  wire          sign_bit_31 = $signed(io_in_31) < 10'sh0;
  wire [8:0]    _abs_val_full_T_159 = sign_bit_31 ? 9'h0 - io_in_31[8:0] : io_in_31[8:0];
  wire [7:0]    _PE_T_1497 =
    {4'h0, _abs_val_full_T_159[7:4]} | {_abs_val_full_T_159[3:0], 4'h0};
  wire [7:0]    _PE_T_1507 =
    {2'h0, _PE_T_1497[7:2] & 6'h33} | {_PE_T_1497[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1517 =
    _PE_T_1507[7:1] & 7'h55 | {1'h0, _PE_T_1507[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_31 =
    _abs_val_full_T_159[8]
      ? 4'h0
      : _PE_T_1517[0]
          ? 4'h1
          : _PE_T_1517[1]
              ? 4'h2
              : _PE_T_1517[2]
                  ? 4'h3
                  : _PE_T_1517[3]
                      ? 4'h4
                      : _PE_T_1517[4]
                          ? 4'h5
                          : _PE_T_1517[5] ? 4'h6 : _PE_T_1517[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_94 = 4'h2 - PE_31;
  wire [25:0]   extended_mantissa_31 = {_abs_val_full_T_159, 17'h0};
  wire [9:0]    _real_exp_T_62 =
    io_exponent_1 + {{6{_shift_amt_T_94[3]}}, _shift_amt_T_94};
  wire [9:0]    _biased_exp_T_62 = _real_exp_T_62 + 10'h7F;
  wire          _GEN_92 = io_in_31 == 10'h0;
  wire          _GEN_93 = $signed(_real_exp_T_62) > 10'sh7F;
  wire          _GEN_94 = $signed(_biased_exp_T_62) < 10'sh1;
  wire [9:0]    _sub_shift_T_382 =
    {6'h0, $signed(_shift_amt_T_94) < 4'sh0 ? 4'h0 - _shift_amt_T_94 : _shift_amt_T_94}
    - (10'h1 - _biased_exp_T_62);
  wire [1048:0] _mantissa_conv_T_808 =
    {1023'h0, _abs_val_full_T_159, 17'h0} << _sub_shift_T_382;
  wire [25:0]   _mantissa_conv_T_816 =
    extended_mantissa_31
    >> ($signed(_sub_shift_T_382) < 10'sh0 ? 10'h0 - _sub_shift_T_382 : _sub_shift_T_382);
  wire [25:0]   _mantissa_conv_T_821 = extended_mantissa_31 >> _shift_amt_T_94;
  wire [40:0]   _mantissa_conv_T_829 =
    {15'h0, _abs_val_full_T_159, 17'h0}
    << ($signed(_shift_amt_T_94) < 4'sh0 ? 4'h0 - _shift_amt_T_94 : _shift_amt_T_94);
  wire          sign_bit_32 = $signed(io_in_32) < 10'sh0;
  wire [8:0]    _abs_val_full_T_164 = sign_bit_32 ? 9'h0 - io_in_32[8:0] : io_in_32[8:0];
  wire [7:0]    _PE_T_1545 =
    {4'h0, _abs_val_full_T_164[7:4]} | {_abs_val_full_T_164[3:0], 4'h0};
  wire [7:0]    _PE_T_1555 =
    {2'h0, _PE_T_1545[7:2] & 6'h33} | {_PE_T_1545[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1565 =
    _PE_T_1555[7:1] & 7'h55 | {1'h0, _PE_T_1555[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_32 =
    _abs_val_full_T_164[8]
      ? 4'h0
      : _PE_T_1565[0]
          ? 4'h1
          : _PE_T_1565[1]
              ? 4'h2
              : _PE_T_1565[2]
                  ? 4'h3
                  : _PE_T_1565[3]
                      ? 4'h4
                      : _PE_T_1565[4]
                          ? 4'h5
                          : _PE_T_1565[5] ? 4'h6 : _PE_T_1565[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_97 = 4'h2 - PE_32;
  wire [25:0]   extended_mantissa_32 = {_abs_val_full_T_164, 17'h0};
  wire [9:0]    _real_exp_T_64 =
    io_exponent_2 + {{6{_shift_amt_T_97[3]}}, _shift_amt_T_97};
  wire [9:0]    _biased_exp_T_64 = _real_exp_T_64 + 10'h7F;
  wire          _GEN_95 = io_in_32 == 10'h0;
  wire          _GEN_96 = $signed(_real_exp_T_64) > 10'sh7F;
  wire          _GEN_97 = $signed(_biased_exp_T_64) < 10'sh1;
  wire [9:0]    _sub_shift_T_394 =
    {6'h0, $signed(_shift_amt_T_97) < 4'sh0 ? 4'h0 - _shift_amt_T_97 : _shift_amt_T_97}
    - (10'h1 - _biased_exp_T_64);
  wire [1048:0] _mantissa_conv_T_834 =
    {1023'h0, _abs_val_full_T_164, 17'h0} << _sub_shift_T_394;
  wire [25:0]   _mantissa_conv_T_842 =
    extended_mantissa_32
    >> ($signed(_sub_shift_T_394) < 10'sh0 ? 10'h0 - _sub_shift_T_394 : _sub_shift_T_394);
  wire [25:0]   _mantissa_conv_T_847 = extended_mantissa_32 >> _shift_amt_T_97;
  wire [40:0]   _mantissa_conv_T_855 =
    {15'h0, _abs_val_full_T_164, 17'h0}
    << ($signed(_shift_amt_T_97) < 4'sh0 ? 4'h0 - _shift_amt_T_97 : _shift_amt_T_97);
  wire          sign_bit_33 = $signed(io_in_33) < 10'sh0;
  wire [8:0]    _abs_val_full_T_169 = sign_bit_33 ? 9'h0 - io_in_33[8:0] : io_in_33[8:0];
  wire [7:0]    _PE_T_1593 =
    {4'h0, _abs_val_full_T_169[7:4]} | {_abs_val_full_T_169[3:0], 4'h0};
  wire [7:0]    _PE_T_1603 =
    {2'h0, _PE_T_1593[7:2] & 6'h33} | {_PE_T_1593[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1613 =
    _PE_T_1603[7:1] & 7'h55 | {1'h0, _PE_T_1603[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_33 =
    _abs_val_full_T_169[8]
      ? 4'h0
      : _PE_T_1613[0]
          ? 4'h1
          : _PE_T_1613[1]
              ? 4'h2
              : _PE_T_1613[2]
                  ? 4'h3
                  : _PE_T_1613[3]
                      ? 4'h4
                      : _PE_T_1613[4]
                          ? 4'h5
                          : _PE_T_1613[5] ? 4'h6 : _PE_T_1613[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_100 = 4'h2 - PE_33;
  wire [25:0]   extended_mantissa_33 = {_abs_val_full_T_169, 17'h0};
  wire [9:0]    _real_exp_T_66 =
    io_exponent_2 + {{6{_shift_amt_T_100[3]}}, _shift_amt_T_100};
  wire [9:0]    _biased_exp_T_66 = _real_exp_T_66 + 10'h7F;
  wire          _GEN_98 = io_in_33 == 10'h0;
  wire          _GEN_99 = $signed(_real_exp_T_66) > 10'sh7F;
  wire          _GEN_100 = $signed(_biased_exp_T_66) < 10'sh1;
  wire [9:0]    _sub_shift_T_406 =
    {6'h0, $signed(_shift_amt_T_100) < 4'sh0 ? 4'h0 - _shift_amt_T_100 : _shift_amt_T_100}
    - (10'h1 - _biased_exp_T_66);
  wire [1048:0] _mantissa_conv_T_860 =
    {1023'h0, _abs_val_full_T_169, 17'h0} << _sub_shift_T_406;
  wire [25:0]   _mantissa_conv_T_868 =
    extended_mantissa_33
    >> ($signed(_sub_shift_T_406) < 10'sh0 ? 10'h0 - _sub_shift_T_406 : _sub_shift_T_406);
  wire [25:0]   _mantissa_conv_T_873 = extended_mantissa_33 >> _shift_amt_T_100;
  wire [40:0]   _mantissa_conv_T_881 =
    {15'h0, _abs_val_full_T_169, 17'h0}
    << ($signed(_shift_amt_T_100) < 4'sh0 ? 4'h0 - _shift_amt_T_100 : _shift_amt_T_100);
  wire          sign_bit_34 = $signed(io_in_34) < 10'sh0;
  wire [8:0]    _abs_val_full_T_174 = sign_bit_34 ? 9'h0 - io_in_34[8:0] : io_in_34[8:0];
  wire [7:0]    _PE_T_1641 =
    {4'h0, _abs_val_full_T_174[7:4]} | {_abs_val_full_T_174[3:0], 4'h0};
  wire [7:0]    _PE_T_1651 =
    {2'h0, _PE_T_1641[7:2] & 6'h33} | {_PE_T_1641[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1661 =
    _PE_T_1651[7:1] & 7'h55 | {1'h0, _PE_T_1651[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_34 =
    _abs_val_full_T_174[8]
      ? 4'h0
      : _PE_T_1661[0]
          ? 4'h1
          : _PE_T_1661[1]
              ? 4'h2
              : _PE_T_1661[2]
                  ? 4'h3
                  : _PE_T_1661[3]
                      ? 4'h4
                      : _PE_T_1661[4]
                          ? 4'h5
                          : _PE_T_1661[5] ? 4'h6 : _PE_T_1661[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_103 = 4'h2 - PE_34;
  wire [25:0]   extended_mantissa_34 = {_abs_val_full_T_174, 17'h0};
  wire [9:0]    _real_exp_T_68 =
    io_exponent_2 + {{6{_shift_amt_T_103[3]}}, _shift_amt_T_103};
  wire [9:0]    _biased_exp_T_68 = _real_exp_T_68 + 10'h7F;
  wire          _GEN_101 = io_in_34 == 10'h0;
  wire          _GEN_102 = $signed(_real_exp_T_68) > 10'sh7F;
  wire          _GEN_103 = $signed(_biased_exp_T_68) < 10'sh1;
  wire [9:0]    _sub_shift_T_418 =
    {6'h0, $signed(_shift_amt_T_103) < 4'sh0 ? 4'h0 - _shift_amt_T_103 : _shift_amt_T_103}
    - (10'h1 - _biased_exp_T_68);
  wire [1048:0] _mantissa_conv_T_886 =
    {1023'h0, _abs_val_full_T_174, 17'h0} << _sub_shift_T_418;
  wire [25:0]   _mantissa_conv_T_894 =
    extended_mantissa_34
    >> ($signed(_sub_shift_T_418) < 10'sh0 ? 10'h0 - _sub_shift_T_418 : _sub_shift_T_418);
  wire [25:0]   _mantissa_conv_T_899 = extended_mantissa_34 >> _shift_amt_T_103;
  wire [40:0]   _mantissa_conv_T_907 =
    {15'h0, _abs_val_full_T_174, 17'h0}
    << ($signed(_shift_amt_T_103) < 4'sh0 ? 4'h0 - _shift_amt_T_103 : _shift_amt_T_103);
  wire          sign_bit_35 = $signed(io_in_35) < 10'sh0;
  wire [8:0]    _abs_val_full_T_179 = sign_bit_35 ? 9'h0 - io_in_35[8:0] : io_in_35[8:0];
  wire [7:0]    _PE_T_1689 =
    {4'h0, _abs_val_full_T_179[7:4]} | {_abs_val_full_T_179[3:0], 4'h0};
  wire [7:0]    _PE_T_1699 =
    {2'h0, _PE_T_1689[7:2] & 6'h33} | {_PE_T_1689[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1709 =
    _PE_T_1699[7:1] & 7'h55 | {1'h0, _PE_T_1699[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_35 =
    _abs_val_full_T_179[8]
      ? 4'h0
      : _PE_T_1709[0]
          ? 4'h1
          : _PE_T_1709[1]
              ? 4'h2
              : _PE_T_1709[2]
                  ? 4'h3
                  : _PE_T_1709[3]
                      ? 4'h4
                      : _PE_T_1709[4]
                          ? 4'h5
                          : _PE_T_1709[5] ? 4'h6 : _PE_T_1709[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_106 = 4'h2 - PE_35;
  wire [25:0]   extended_mantissa_35 = {_abs_val_full_T_179, 17'h0};
  wire [9:0]    _real_exp_T_70 =
    io_exponent_2 + {{6{_shift_amt_T_106[3]}}, _shift_amt_T_106};
  wire [9:0]    _biased_exp_T_70 = _real_exp_T_70 + 10'h7F;
  wire          _GEN_104 = io_in_35 == 10'h0;
  wire          _GEN_105 = $signed(_real_exp_T_70) > 10'sh7F;
  wire          _GEN_106 = $signed(_biased_exp_T_70) < 10'sh1;
  wire [9:0]    _sub_shift_T_430 =
    {6'h0, $signed(_shift_amt_T_106) < 4'sh0 ? 4'h0 - _shift_amt_T_106 : _shift_amt_T_106}
    - (10'h1 - _biased_exp_T_70);
  wire [1048:0] _mantissa_conv_T_912 =
    {1023'h0, _abs_val_full_T_179, 17'h0} << _sub_shift_T_430;
  wire [25:0]   _mantissa_conv_T_920 =
    extended_mantissa_35
    >> ($signed(_sub_shift_T_430) < 10'sh0 ? 10'h0 - _sub_shift_T_430 : _sub_shift_T_430);
  wire [25:0]   _mantissa_conv_T_925 = extended_mantissa_35 >> _shift_amt_T_106;
  wire [40:0]   _mantissa_conv_T_933 =
    {15'h0, _abs_val_full_T_179, 17'h0}
    << ($signed(_shift_amt_T_106) < 4'sh0 ? 4'h0 - _shift_amt_T_106 : _shift_amt_T_106);
  wire          sign_bit_36 = $signed(io_in_36) < 10'sh0;
  wire [8:0]    _abs_val_full_T_184 = sign_bit_36 ? 9'h0 - io_in_36[8:0] : io_in_36[8:0];
  wire [7:0]    _PE_T_1737 =
    {4'h0, _abs_val_full_T_184[7:4]} | {_abs_val_full_T_184[3:0], 4'h0};
  wire [7:0]    _PE_T_1747 =
    {2'h0, _PE_T_1737[7:2] & 6'h33} | {_PE_T_1737[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1757 =
    _PE_T_1747[7:1] & 7'h55 | {1'h0, _PE_T_1747[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_36 =
    _abs_val_full_T_184[8]
      ? 4'h0
      : _PE_T_1757[0]
          ? 4'h1
          : _PE_T_1757[1]
              ? 4'h2
              : _PE_T_1757[2]
                  ? 4'h3
                  : _PE_T_1757[3]
                      ? 4'h4
                      : _PE_T_1757[4]
                          ? 4'h5
                          : _PE_T_1757[5] ? 4'h6 : _PE_T_1757[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_109 = 4'h2 - PE_36;
  wire [25:0]   extended_mantissa_36 = {_abs_val_full_T_184, 17'h0};
  wire [9:0]    _real_exp_T_72 =
    io_exponent_2 + {{6{_shift_amt_T_109[3]}}, _shift_amt_T_109};
  wire [9:0]    _biased_exp_T_72 = _real_exp_T_72 + 10'h7F;
  wire          _GEN_107 = io_in_36 == 10'h0;
  wire          _GEN_108 = $signed(_real_exp_T_72) > 10'sh7F;
  wire          _GEN_109 = $signed(_biased_exp_T_72) < 10'sh1;
  wire [9:0]    _sub_shift_T_442 =
    {6'h0, $signed(_shift_amt_T_109) < 4'sh0 ? 4'h0 - _shift_amt_T_109 : _shift_amt_T_109}
    - (10'h1 - _biased_exp_T_72);
  wire [1048:0] _mantissa_conv_T_938 =
    {1023'h0, _abs_val_full_T_184, 17'h0} << _sub_shift_T_442;
  wire [25:0]   _mantissa_conv_T_946 =
    extended_mantissa_36
    >> ($signed(_sub_shift_T_442) < 10'sh0 ? 10'h0 - _sub_shift_T_442 : _sub_shift_T_442);
  wire [25:0]   _mantissa_conv_T_951 = extended_mantissa_36 >> _shift_amt_T_109;
  wire [40:0]   _mantissa_conv_T_959 =
    {15'h0, _abs_val_full_T_184, 17'h0}
    << ($signed(_shift_amt_T_109) < 4'sh0 ? 4'h0 - _shift_amt_T_109 : _shift_amt_T_109);
  wire          sign_bit_37 = $signed(io_in_37) < 10'sh0;
  wire [8:0]    _abs_val_full_T_189 = sign_bit_37 ? 9'h0 - io_in_37[8:0] : io_in_37[8:0];
  wire [7:0]    _PE_T_1785 =
    {4'h0, _abs_val_full_T_189[7:4]} | {_abs_val_full_T_189[3:0], 4'h0};
  wire [7:0]    _PE_T_1795 =
    {2'h0, _PE_T_1785[7:2] & 6'h33} | {_PE_T_1785[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1805 =
    _PE_T_1795[7:1] & 7'h55 | {1'h0, _PE_T_1795[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_37 =
    _abs_val_full_T_189[8]
      ? 4'h0
      : _PE_T_1805[0]
          ? 4'h1
          : _PE_T_1805[1]
              ? 4'h2
              : _PE_T_1805[2]
                  ? 4'h3
                  : _PE_T_1805[3]
                      ? 4'h4
                      : _PE_T_1805[4]
                          ? 4'h5
                          : _PE_T_1805[5] ? 4'h6 : _PE_T_1805[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_112 = 4'h2 - PE_37;
  wire [25:0]   extended_mantissa_37 = {_abs_val_full_T_189, 17'h0};
  wire [9:0]    _real_exp_T_74 =
    io_exponent_2 + {{6{_shift_amt_T_112[3]}}, _shift_amt_T_112};
  wire [9:0]    _biased_exp_T_74 = _real_exp_T_74 + 10'h7F;
  wire          _GEN_110 = io_in_37 == 10'h0;
  wire          _GEN_111 = $signed(_real_exp_T_74) > 10'sh7F;
  wire          _GEN_112 = $signed(_biased_exp_T_74) < 10'sh1;
  wire [9:0]    _sub_shift_T_454 =
    {6'h0, $signed(_shift_amt_T_112) < 4'sh0 ? 4'h0 - _shift_amt_T_112 : _shift_amt_T_112}
    - (10'h1 - _biased_exp_T_74);
  wire [1048:0] _mantissa_conv_T_964 =
    {1023'h0, _abs_val_full_T_189, 17'h0} << _sub_shift_T_454;
  wire [25:0]   _mantissa_conv_T_972 =
    extended_mantissa_37
    >> ($signed(_sub_shift_T_454) < 10'sh0 ? 10'h0 - _sub_shift_T_454 : _sub_shift_T_454);
  wire [25:0]   _mantissa_conv_T_977 = extended_mantissa_37 >> _shift_amt_T_112;
  wire [40:0]   _mantissa_conv_T_985 =
    {15'h0, _abs_val_full_T_189, 17'h0}
    << ($signed(_shift_amt_T_112) < 4'sh0 ? 4'h0 - _shift_amt_T_112 : _shift_amt_T_112);
  wire          sign_bit_38 = $signed(io_in_38) < 10'sh0;
  wire [8:0]    _abs_val_full_T_194 = sign_bit_38 ? 9'h0 - io_in_38[8:0] : io_in_38[8:0];
  wire [7:0]    _PE_T_1833 =
    {4'h0, _abs_val_full_T_194[7:4]} | {_abs_val_full_T_194[3:0], 4'h0};
  wire [7:0]    _PE_T_1843 =
    {2'h0, _PE_T_1833[7:2] & 6'h33} | {_PE_T_1833[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1853 =
    _PE_T_1843[7:1] & 7'h55 | {1'h0, _PE_T_1843[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_38 =
    _abs_val_full_T_194[8]
      ? 4'h0
      : _PE_T_1853[0]
          ? 4'h1
          : _PE_T_1853[1]
              ? 4'h2
              : _PE_T_1853[2]
                  ? 4'h3
                  : _PE_T_1853[3]
                      ? 4'h4
                      : _PE_T_1853[4]
                          ? 4'h5
                          : _PE_T_1853[5] ? 4'h6 : _PE_T_1853[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_115 = 4'h2 - PE_38;
  wire [25:0]   extended_mantissa_38 = {_abs_val_full_T_194, 17'h0};
  wire [9:0]    _real_exp_T_76 =
    io_exponent_2 + {{6{_shift_amt_T_115[3]}}, _shift_amt_T_115};
  wire [9:0]    _biased_exp_T_76 = _real_exp_T_76 + 10'h7F;
  wire          _GEN_113 = io_in_38 == 10'h0;
  wire          _GEN_114 = $signed(_real_exp_T_76) > 10'sh7F;
  wire          _GEN_115 = $signed(_biased_exp_T_76) < 10'sh1;
  wire [9:0]    _sub_shift_T_466 =
    {6'h0, $signed(_shift_amt_T_115) < 4'sh0 ? 4'h0 - _shift_amt_T_115 : _shift_amt_T_115}
    - (10'h1 - _biased_exp_T_76);
  wire [1048:0] _mantissa_conv_T_990 =
    {1023'h0, _abs_val_full_T_194, 17'h0} << _sub_shift_T_466;
  wire [25:0]   _mantissa_conv_T_998 =
    extended_mantissa_38
    >> ($signed(_sub_shift_T_466) < 10'sh0 ? 10'h0 - _sub_shift_T_466 : _sub_shift_T_466);
  wire [25:0]   _mantissa_conv_T_1003 = extended_mantissa_38 >> _shift_amt_T_115;
  wire [40:0]   _mantissa_conv_T_1011 =
    {15'h0, _abs_val_full_T_194, 17'h0}
    << ($signed(_shift_amt_T_115) < 4'sh0 ? 4'h0 - _shift_amt_T_115 : _shift_amt_T_115);
  wire          sign_bit_39 = $signed(io_in_39) < 10'sh0;
  wire [8:0]    _abs_val_full_T_199 = sign_bit_39 ? 9'h0 - io_in_39[8:0] : io_in_39[8:0];
  wire [7:0]    _PE_T_1881 =
    {4'h0, _abs_val_full_T_199[7:4]} | {_abs_val_full_T_199[3:0], 4'h0};
  wire [7:0]    _PE_T_1891 =
    {2'h0, _PE_T_1881[7:2] & 6'h33} | {_PE_T_1881[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1901 =
    _PE_T_1891[7:1] & 7'h55 | {1'h0, _PE_T_1891[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_39 =
    _abs_val_full_T_199[8]
      ? 4'h0
      : _PE_T_1901[0]
          ? 4'h1
          : _PE_T_1901[1]
              ? 4'h2
              : _PE_T_1901[2]
                  ? 4'h3
                  : _PE_T_1901[3]
                      ? 4'h4
                      : _PE_T_1901[4]
                          ? 4'h5
                          : _PE_T_1901[5] ? 4'h6 : _PE_T_1901[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_118 = 4'h2 - PE_39;
  wire [25:0]   extended_mantissa_39 = {_abs_val_full_T_199, 17'h0};
  wire [9:0]    _real_exp_T_78 =
    io_exponent_2 + {{6{_shift_amt_T_118[3]}}, _shift_amt_T_118};
  wire [9:0]    _biased_exp_T_78 = _real_exp_T_78 + 10'h7F;
  wire          _GEN_116 = io_in_39 == 10'h0;
  wire          _GEN_117 = $signed(_real_exp_T_78) > 10'sh7F;
  wire          _GEN_118 = $signed(_biased_exp_T_78) < 10'sh1;
  wire [9:0]    _sub_shift_T_478 =
    {6'h0, $signed(_shift_amt_T_118) < 4'sh0 ? 4'h0 - _shift_amt_T_118 : _shift_amt_T_118}
    - (10'h1 - _biased_exp_T_78);
  wire [1048:0] _mantissa_conv_T_1016 =
    {1023'h0, _abs_val_full_T_199, 17'h0} << _sub_shift_T_478;
  wire [25:0]   _mantissa_conv_T_1024 =
    extended_mantissa_39
    >> ($signed(_sub_shift_T_478) < 10'sh0 ? 10'h0 - _sub_shift_T_478 : _sub_shift_T_478);
  wire [25:0]   _mantissa_conv_T_1029 = extended_mantissa_39 >> _shift_amt_T_118;
  wire [40:0]   _mantissa_conv_T_1037 =
    {15'h0, _abs_val_full_T_199, 17'h0}
    << ($signed(_shift_amt_T_118) < 4'sh0 ? 4'h0 - _shift_amt_T_118 : _shift_amt_T_118);
  wire          sign_bit_40 = $signed(io_in_40) < 10'sh0;
  wire [8:0]    _abs_val_full_T_204 = sign_bit_40 ? 9'h0 - io_in_40[8:0] : io_in_40[8:0];
  wire [7:0]    _PE_T_1929 =
    {4'h0, _abs_val_full_T_204[7:4]} | {_abs_val_full_T_204[3:0], 4'h0};
  wire [7:0]    _PE_T_1939 =
    {2'h0, _PE_T_1929[7:2] & 6'h33} | {_PE_T_1929[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1949 =
    _PE_T_1939[7:1] & 7'h55 | {1'h0, _PE_T_1939[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_40 =
    _abs_val_full_T_204[8]
      ? 4'h0
      : _PE_T_1949[0]
          ? 4'h1
          : _PE_T_1949[1]
              ? 4'h2
              : _PE_T_1949[2]
                  ? 4'h3
                  : _PE_T_1949[3]
                      ? 4'h4
                      : _PE_T_1949[4]
                          ? 4'h5
                          : _PE_T_1949[5] ? 4'h6 : _PE_T_1949[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_121 = 4'h2 - PE_40;
  wire [25:0]   extended_mantissa_40 = {_abs_val_full_T_204, 17'h0};
  wire [9:0]    _real_exp_T_80 =
    io_exponent_2 + {{6{_shift_amt_T_121[3]}}, _shift_amt_T_121};
  wire [9:0]    _biased_exp_T_80 = _real_exp_T_80 + 10'h7F;
  wire          _GEN_119 = io_in_40 == 10'h0;
  wire          _GEN_120 = $signed(_real_exp_T_80) > 10'sh7F;
  wire          _GEN_121 = $signed(_biased_exp_T_80) < 10'sh1;
  wire [9:0]    _sub_shift_T_490 =
    {6'h0, $signed(_shift_amt_T_121) < 4'sh0 ? 4'h0 - _shift_amt_T_121 : _shift_amt_T_121}
    - (10'h1 - _biased_exp_T_80);
  wire [1048:0] _mantissa_conv_T_1042 =
    {1023'h0, _abs_val_full_T_204, 17'h0} << _sub_shift_T_490;
  wire [25:0]   _mantissa_conv_T_1050 =
    extended_mantissa_40
    >> ($signed(_sub_shift_T_490) < 10'sh0 ? 10'h0 - _sub_shift_T_490 : _sub_shift_T_490);
  wire [25:0]   _mantissa_conv_T_1055 = extended_mantissa_40 >> _shift_amt_T_121;
  wire [40:0]   _mantissa_conv_T_1063 =
    {15'h0, _abs_val_full_T_204, 17'h0}
    << ($signed(_shift_amt_T_121) < 4'sh0 ? 4'h0 - _shift_amt_T_121 : _shift_amt_T_121);
  wire          sign_bit_41 = $signed(io_in_41) < 10'sh0;
  wire [8:0]    _abs_val_full_T_209 = sign_bit_41 ? 9'h0 - io_in_41[8:0] : io_in_41[8:0];
  wire [7:0]    _PE_T_1977 =
    {4'h0, _abs_val_full_T_209[7:4]} | {_abs_val_full_T_209[3:0], 4'h0};
  wire [7:0]    _PE_T_1987 =
    {2'h0, _PE_T_1977[7:2] & 6'h33} | {_PE_T_1977[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_1997 =
    _PE_T_1987[7:1] & 7'h55 | {1'h0, _PE_T_1987[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_41 =
    _abs_val_full_T_209[8]
      ? 4'h0
      : _PE_T_1997[0]
          ? 4'h1
          : _PE_T_1997[1]
              ? 4'h2
              : _PE_T_1997[2]
                  ? 4'h3
                  : _PE_T_1997[3]
                      ? 4'h4
                      : _PE_T_1997[4]
                          ? 4'h5
                          : _PE_T_1997[5] ? 4'h6 : _PE_T_1997[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_124 = 4'h2 - PE_41;
  wire [25:0]   extended_mantissa_41 = {_abs_val_full_T_209, 17'h0};
  wire [9:0]    _real_exp_T_82 =
    io_exponent_2 + {{6{_shift_amt_T_124[3]}}, _shift_amt_T_124};
  wire [9:0]    _biased_exp_T_82 = _real_exp_T_82 + 10'h7F;
  wire          _GEN_122 = io_in_41 == 10'h0;
  wire          _GEN_123 = $signed(_real_exp_T_82) > 10'sh7F;
  wire          _GEN_124 = $signed(_biased_exp_T_82) < 10'sh1;
  wire [9:0]    _sub_shift_T_502 =
    {6'h0, $signed(_shift_amt_T_124) < 4'sh0 ? 4'h0 - _shift_amt_T_124 : _shift_amt_T_124}
    - (10'h1 - _biased_exp_T_82);
  wire [1048:0] _mantissa_conv_T_1068 =
    {1023'h0, _abs_val_full_T_209, 17'h0} << _sub_shift_T_502;
  wire [25:0]   _mantissa_conv_T_1076 =
    extended_mantissa_41
    >> ($signed(_sub_shift_T_502) < 10'sh0 ? 10'h0 - _sub_shift_T_502 : _sub_shift_T_502);
  wire [25:0]   _mantissa_conv_T_1081 = extended_mantissa_41 >> _shift_amt_T_124;
  wire [40:0]   _mantissa_conv_T_1089 =
    {15'h0, _abs_val_full_T_209, 17'h0}
    << ($signed(_shift_amt_T_124) < 4'sh0 ? 4'h0 - _shift_amt_T_124 : _shift_amt_T_124);
  wire          sign_bit_42 = $signed(io_in_42) < 10'sh0;
  wire [8:0]    _abs_val_full_T_214 = sign_bit_42 ? 9'h0 - io_in_42[8:0] : io_in_42[8:0];
  wire [7:0]    _PE_T_2025 =
    {4'h0, _abs_val_full_T_214[7:4]} | {_abs_val_full_T_214[3:0], 4'h0};
  wire [7:0]    _PE_T_2035 =
    {2'h0, _PE_T_2025[7:2] & 6'h33} | {_PE_T_2025[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2045 =
    _PE_T_2035[7:1] & 7'h55 | {1'h0, _PE_T_2035[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_42 =
    _abs_val_full_T_214[8]
      ? 4'h0
      : _PE_T_2045[0]
          ? 4'h1
          : _PE_T_2045[1]
              ? 4'h2
              : _PE_T_2045[2]
                  ? 4'h3
                  : _PE_T_2045[3]
                      ? 4'h4
                      : _PE_T_2045[4]
                          ? 4'h5
                          : _PE_T_2045[5] ? 4'h6 : _PE_T_2045[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_127 = 4'h2 - PE_42;
  wire [25:0]   extended_mantissa_42 = {_abs_val_full_T_214, 17'h0};
  wire [9:0]    _real_exp_T_84 =
    io_exponent_2 + {{6{_shift_amt_T_127[3]}}, _shift_amt_T_127};
  wire [9:0]    _biased_exp_T_84 = _real_exp_T_84 + 10'h7F;
  wire          _GEN_125 = io_in_42 == 10'h0;
  wire          _GEN_126 = $signed(_real_exp_T_84) > 10'sh7F;
  wire          _GEN_127 = $signed(_biased_exp_T_84) < 10'sh1;
  wire [9:0]    _sub_shift_T_514 =
    {6'h0, $signed(_shift_amt_T_127) < 4'sh0 ? 4'h0 - _shift_amt_T_127 : _shift_amt_T_127}
    - (10'h1 - _biased_exp_T_84);
  wire [1048:0] _mantissa_conv_T_1094 =
    {1023'h0, _abs_val_full_T_214, 17'h0} << _sub_shift_T_514;
  wire [25:0]   _mantissa_conv_T_1102 =
    extended_mantissa_42
    >> ($signed(_sub_shift_T_514) < 10'sh0 ? 10'h0 - _sub_shift_T_514 : _sub_shift_T_514);
  wire [25:0]   _mantissa_conv_T_1107 = extended_mantissa_42 >> _shift_amt_T_127;
  wire [40:0]   _mantissa_conv_T_1115 =
    {15'h0, _abs_val_full_T_214, 17'h0}
    << ($signed(_shift_amt_T_127) < 4'sh0 ? 4'h0 - _shift_amt_T_127 : _shift_amt_T_127);
  wire          sign_bit_43 = $signed(io_in_43) < 10'sh0;
  wire [8:0]    _abs_val_full_T_219 = sign_bit_43 ? 9'h0 - io_in_43[8:0] : io_in_43[8:0];
  wire [7:0]    _PE_T_2073 =
    {4'h0, _abs_val_full_T_219[7:4]} | {_abs_val_full_T_219[3:0], 4'h0};
  wire [7:0]    _PE_T_2083 =
    {2'h0, _PE_T_2073[7:2] & 6'h33} | {_PE_T_2073[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2093 =
    _PE_T_2083[7:1] & 7'h55 | {1'h0, _PE_T_2083[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_43 =
    _abs_val_full_T_219[8]
      ? 4'h0
      : _PE_T_2093[0]
          ? 4'h1
          : _PE_T_2093[1]
              ? 4'h2
              : _PE_T_2093[2]
                  ? 4'h3
                  : _PE_T_2093[3]
                      ? 4'h4
                      : _PE_T_2093[4]
                          ? 4'h5
                          : _PE_T_2093[5] ? 4'h6 : _PE_T_2093[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_130 = 4'h2 - PE_43;
  wire [25:0]   extended_mantissa_43 = {_abs_val_full_T_219, 17'h0};
  wire [9:0]    _real_exp_T_86 =
    io_exponent_2 + {{6{_shift_amt_T_130[3]}}, _shift_amt_T_130};
  wire [9:0]    _biased_exp_T_86 = _real_exp_T_86 + 10'h7F;
  wire          _GEN_128 = io_in_43 == 10'h0;
  wire          _GEN_129 = $signed(_real_exp_T_86) > 10'sh7F;
  wire          _GEN_130 = $signed(_biased_exp_T_86) < 10'sh1;
  wire [9:0]    _sub_shift_T_526 =
    {6'h0, $signed(_shift_amt_T_130) < 4'sh0 ? 4'h0 - _shift_amt_T_130 : _shift_amt_T_130}
    - (10'h1 - _biased_exp_T_86);
  wire [1048:0] _mantissa_conv_T_1120 =
    {1023'h0, _abs_val_full_T_219, 17'h0} << _sub_shift_T_526;
  wire [25:0]   _mantissa_conv_T_1128 =
    extended_mantissa_43
    >> ($signed(_sub_shift_T_526) < 10'sh0 ? 10'h0 - _sub_shift_T_526 : _sub_shift_T_526);
  wire [25:0]   _mantissa_conv_T_1133 = extended_mantissa_43 >> _shift_amt_T_130;
  wire [40:0]   _mantissa_conv_T_1141 =
    {15'h0, _abs_val_full_T_219, 17'h0}
    << ($signed(_shift_amt_T_130) < 4'sh0 ? 4'h0 - _shift_amt_T_130 : _shift_amt_T_130);
  wire          sign_bit_44 = $signed(io_in_44) < 10'sh0;
  wire [8:0]    _abs_val_full_T_224 = sign_bit_44 ? 9'h0 - io_in_44[8:0] : io_in_44[8:0];
  wire [7:0]    _PE_T_2121 =
    {4'h0, _abs_val_full_T_224[7:4]} | {_abs_val_full_T_224[3:0], 4'h0};
  wire [7:0]    _PE_T_2131 =
    {2'h0, _PE_T_2121[7:2] & 6'h33} | {_PE_T_2121[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2141 =
    _PE_T_2131[7:1] & 7'h55 | {1'h0, _PE_T_2131[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_44 =
    _abs_val_full_T_224[8]
      ? 4'h0
      : _PE_T_2141[0]
          ? 4'h1
          : _PE_T_2141[1]
              ? 4'h2
              : _PE_T_2141[2]
                  ? 4'h3
                  : _PE_T_2141[3]
                      ? 4'h4
                      : _PE_T_2141[4]
                          ? 4'h5
                          : _PE_T_2141[5] ? 4'h6 : _PE_T_2141[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_133 = 4'h2 - PE_44;
  wire [25:0]   extended_mantissa_44 = {_abs_val_full_T_224, 17'h0};
  wire [9:0]    _real_exp_T_88 =
    io_exponent_2 + {{6{_shift_amt_T_133[3]}}, _shift_amt_T_133};
  wire [9:0]    _biased_exp_T_88 = _real_exp_T_88 + 10'h7F;
  wire          _GEN_131 = io_in_44 == 10'h0;
  wire          _GEN_132 = $signed(_real_exp_T_88) > 10'sh7F;
  wire          _GEN_133 = $signed(_biased_exp_T_88) < 10'sh1;
  wire [9:0]    _sub_shift_T_538 =
    {6'h0, $signed(_shift_amt_T_133) < 4'sh0 ? 4'h0 - _shift_amt_T_133 : _shift_amt_T_133}
    - (10'h1 - _biased_exp_T_88);
  wire [1048:0] _mantissa_conv_T_1146 =
    {1023'h0, _abs_val_full_T_224, 17'h0} << _sub_shift_T_538;
  wire [25:0]   _mantissa_conv_T_1154 =
    extended_mantissa_44
    >> ($signed(_sub_shift_T_538) < 10'sh0 ? 10'h0 - _sub_shift_T_538 : _sub_shift_T_538);
  wire [25:0]   _mantissa_conv_T_1159 = extended_mantissa_44 >> _shift_amt_T_133;
  wire [40:0]   _mantissa_conv_T_1167 =
    {15'h0, _abs_val_full_T_224, 17'h0}
    << ($signed(_shift_amt_T_133) < 4'sh0 ? 4'h0 - _shift_amt_T_133 : _shift_amt_T_133);
  wire          sign_bit_45 = $signed(io_in_45) < 10'sh0;
  wire [8:0]    _abs_val_full_T_229 = sign_bit_45 ? 9'h0 - io_in_45[8:0] : io_in_45[8:0];
  wire [7:0]    _PE_T_2169 =
    {4'h0, _abs_val_full_T_229[7:4]} | {_abs_val_full_T_229[3:0], 4'h0};
  wire [7:0]    _PE_T_2179 =
    {2'h0, _PE_T_2169[7:2] & 6'h33} | {_PE_T_2169[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2189 =
    _PE_T_2179[7:1] & 7'h55 | {1'h0, _PE_T_2179[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_45 =
    _abs_val_full_T_229[8]
      ? 4'h0
      : _PE_T_2189[0]
          ? 4'h1
          : _PE_T_2189[1]
              ? 4'h2
              : _PE_T_2189[2]
                  ? 4'h3
                  : _PE_T_2189[3]
                      ? 4'h4
                      : _PE_T_2189[4]
                          ? 4'h5
                          : _PE_T_2189[5] ? 4'h6 : _PE_T_2189[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_136 = 4'h2 - PE_45;
  wire [25:0]   extended_mantissa_45 = {_abs_val_full_T_229, 17'h0};
  wire [9:0]    _real_exp_T_90 =
    io_exponent_2 + {{6{_shift_amt_T_136[3]}}, _shift_amt_T_136};
  wire [9:0]    _biased_exp_T_90 = _real_exp_T_90 + 10'h7F;
  wire          _GEN_134 = io_in_45 == 10'h0;
  wire          _GEN_135 = $signed(_real_exp_T_90) > 10'sh7F;
  wire          _GEN_136 = $signed(_biased_exp_T_90) < 10'sh1;
  wire [9:0]    _sub_shift_T_550 =
    {6'h0, $signed(_shift_amt_T_136) < 4'sh0 ? 4'h0 - _shift_amt_T_136 : _shift_amt_T_136}
    - (10'h1 - _biased_exp_T_90);
  wire [1048:0] _mantissa_conv_T_1172 =
    {1023'h0, _abs_val_full_T_229, 17'h0} << _sub_shift_T_550;
  wire [25:0]   _mantissa_conv_T_1180 =
    extended_mantissa_45
    >> ($signed(_sub_shift_T_550) < 10'sh0 ? 10'h0 - _sub_shift_T_550 : _sub_shift_T_550);
  wire [25:0]   _mantissa_conv_T_1185 = extended_mantissa_45 >> _shift_amt_T_136;
  wire [40:0]   _mantissa_conv_T_1193 =
    {15'h0, _abs_val_full_T_229, 17'h0}
    << ($signed(_shift_amt_T_136) < 4'sh0 ? 4'h0 - _shift_amt_T_136 : _shift_amt_T_136);
  wire          sign_bit_46 = $signed(io_in_46) < 10'sh0;
  wire [8:0]    _abs_val_full_T_234 = sign_bit_46 ? 9'h0 - io_in_46[8:0] : io_in_46[8:0];
  wire [7:0]    _PE_T_2217 =
    {4'h0, _abs_val_full_T_234[7:4]} | {_abs_val_full_T_234[3:0], 4'h0};
  wire [7:0]    _PE_T_2227 =
    {2'h0, _PE_T_2217[7:2] & 6'h33} | {_PE_T_2217[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2237 =
    _PE_T_2227[7:1] & 7'h55 | {1'h0, _PE_T_2227[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_46 =
    _abs_val_full_T_234[8]
      ? 4'h0
      : _PE_T_2237[0]
          ? 4'h1
          : _PE_T_2237[1]
              ? 4'h2
              : _PE_T_2237[2]
                  ? 4'h3
                  : _PE_T_2237[3]
                      ? 4'h4
                      : _PE_T_2237[4]
                          ? 4'h5
                          : _PE_T_2237[5] ? 4'h6 : _PE_T_2237[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_139 = 4'h2 - PE_46;
  wire [25:0]   extended_mantissa_46 = {_abs_val_full_T_234, 17'h0};
  wire [9:0]    _real_exp_T_92 =
    io_exponent_2 + {{6{_shift_amt_T_139[3]}}, _shift_amt_T_139};
  wire [9:0]    _biased_exp_T_92 = _real_exp_T_92 + 10'h7F;
  wire          _GEN_137 = io_in_46 == 10'h0;
  wire          _GEN_138 = $signed(_real_exp_T_92) > 10'sh7F;
  wire          _GEN_139 = $signed(_biased_exp_T_92) < 10'sh1;
  wire [9:0]    _sub_shift_T_562 =
    {6'h0, $signed(_shift_amt_T_139) < 4'sh0 ? 4'h0 - _shift_amt_T_139 : _shift_amt_T_139}
    - (10'h1 - _biased_exp_T_92);
  wire [1048:0] _mantissa_conv_T_1198 =
    {1023'h0, _abs_val_full_T_234, 17'h0} << _sub_shift_T_562;
  wire [25:0]   _mantissa_conv_T_1206 =
    extended_mantissa_46
    >> ($signed(_sub_shift_T_562) < 10'sh0 ? 10'h0 - _sub_shift_T_562 : _sub_shift_T_562);
  wire [25:0]   _mantissa_conv_T_1211 = extended_mantissa_46 >> _shift_amt_T_139;
  wire [40:0]   _mantissa_conv_T_1219 =
    {15'h0, _abs_val_full_T_234, 17'h0}
    << ($signed(_shift_amt_T_139) < 4'sh0 ? 4'h0 - _shift_amt_T_139 : _shift_amt_T_139);
  wire          sign_bit_47 = $signed(io_in_47) < 10'sh0;
  wire [8:0]    _abs_val_full_T_239 = sign_bit_47 ? 9'h0 - io_in_47[8:0] : io_in_47[8:0];
  wire [7:0]    _PE_T_2265 =
    {4'h0, _abs_val_full_T_239[7:4]} | {_abs_val_full_T_239[3:0], 4'h0};
  wire [7:0]    _PE_T_2275 =
    {2'h0, _PE_T_2265[7:2] & 6'h33} | {_PE_T_2265[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2285 =
    _PE_T_2275[7:1] & 7'h55 | {1'h0, _PE_T_2275[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_47 =
    _abs_val_full_T_239[8]
      ? 4'h0
      : _PE_T_2285[0]
          ? 4'h1
          : _PE_T_2285[1]
              ? 4'h2
              : _PE_T_2285[2]
                  ? 4'h3
                  : _PE_T_2285[3]
                      ? 4'h4
                      : _PE_T_2285[4]
                          ? 4'h5
                          : _PE_T_2285[5] ? 4'h6 : _PE_T_2285[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_142 = 4'h2 - PE_47;
  wire [25:0]   extended_mantissa_47 = {_abs_val_full_T_239, 17'h0};
  wire [9:0]    _real_exp_T_94 =
    io_exponent_2 + {{6{_shift_amt_T_142[3]}}, _shift_amt_T_142};
  wire [9:0]    _biased_exp_T_94 = _real_exp_T_94 + 10'h7F;
  wire          _GEN_140 = io_in_47 == 10'h0;
  wire          _GEN_141 = $signed(_real_exp_T_94) > 10'sh7F;
  wire          _GEN_142 = $signed(_biased_exp_T_94) < 10'sh1;
  wire [9:0]    _sub_shift_T_574 =
    {6'h0, $signed(_shift_amt_T_142) < 4'sh0 ? 4'h0 - _shift_amt_T_142 : _shift_amt_T_142}
    - (10'h1 - _biased_exp_T_94);
  wire [1048:0] _mantissa_conv_T_1224 =
    {1023'h0, _abs_val_full_T_239, 17'h0} << _sub_shift_T_574;
  wire [25:0]   _mantissa_conv_T_1232 =
    extended_mantissa_47
    >> ($signed(_sub_shift_T_574) < 10'sh0 ? 10'h0 - _sub_shift_T_574 : _sub_shift_T_574);
  wire [25:0]   _mantissa_conv_T_1237 = extended_mantissa_47 >> _shift_amt_T_142;
  wire [40:0]   _mantissa_conv_T_1245 =
    {15'h0, _abs_val_full_T_239, 17'h0}
    << ($signed(_shift_amt_T_142) < 4'sh0 ? 4'h0 - _shift_amt_T_142 : _shift_amt_T_142);
  wire          sign_bit_48 = $signed(io_in_48) < 10'sh0;
  wire [8:0]    _abs_val_full_T_244 = sign_bit_48 ? 9'h0 - io_in_48[8:0] : io_in_48[8:0];
  wire [7:0]    _PE_T_2313 =
    {4'h0, _abs_val_full_T_244[7:4]} | {_abs_val_full_T_244[3:0], 4'h0};
  wire [7:0]    _PE_T_2323 =
    {2'h0, _PE_T_2313[7:2] & 6'h33} | {_PE_T_2313[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2333 =
    _PE_T_2323[7:1] & 7'h55 | {1'h0, _PE_T_2323[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_48 =
    _abs_val_full_T_244[8]
      ? 4'h0
      : _PE_T_2333[0]
          ? 4'h1
          : _PE_T_2333[1]
              ? 4'h2
              : _PE_T_2333[2]
                  ? 4'h3
                  : _PE_T_2333[3]
                      ? 4'h4
                      : _PE_T_2333[4]
                          ? 4'h5
                          : _PE_T_2333[5] ? 4'h6 : _PE_T_2333[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_145 = 4'h2 - PE_48;
  wire [25:0]   extended_mantissa_48 = {_abs_val_full_T_244, 17'h0};
  wire [9:0]    _real_exp_T_96 =
    io_exponent_3 + {{6{_shift_amt_T_145[3]}}, _shift_amt_T_145};
  wire [9:0]    _biased_exp_T_96 = _real_exp_T_96 + 10'h7F;
  wire          _GEN_143 = io_in_48 == 10'h0;
  wire          _GEN_144 = $signed(_real_exp_T_96) > 10'sh7F;
  wire          _GEN_145 = $signed(_biased_exp_T_96) < 10'sh1;
  wire [9:0]    _sub_shift_T_586 =
    {6'h0, $signed(_shift_amt_T_145) < 4'sh0 ? 4'h0 - _shift_amt_T_145 : _shift_amt_T_145}
    - (10'h1 - _biased_exp_T_96);
  wire [1048:0] _mantissa_conv_T_1250 =
    {1023'h0, _abs_val_full_T_244, 17'h0} << _sub_shift_T_586;
  wire [25:0]   _mantissa_conv_T_1258 =
    extended_mantissa_48
    >> ($signed(_sub_shift_T_586) < 10'sh0 ? 10'h0 - _sub_shift_T_586 : _sub_shift_T_586);
  wire [25:0]   _mantissa_conv_T_1263 = extended_mantissa_48 >> _shift_amt_T_145;
  wire [40:0]   _mantissa_conv_T_1271 =
    {15'h0, _abs_val_full_T_244, 17'h0}
    << ($signed(_shift_amt_T_145) < 4'sh0 ? 4'h0 - _shift_amt_T_145 : _shift_amt_T_145);
  wire          sign_bit_49 = $signed(io_in_49) < 10'sh0;
  wire [8:0]    _abs_val_full_T_249 = sign_bit_49 ? 9'h0 - io_in_49[8:0] : io_in_49[8:0];
  wire [7:0]    _PE_T_2361 =
    {4'h0, _abs_val_full_T_249[7:4]} | {_abs_val_full_T_249[3:0], 4'h0};
  wire [7:0]    _PE_T_2371 =
    {2'h0, _PE_T_2361[7:2] & 6'h33} | {_PE_T_2361[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2381 =
    _PE_T_2371[7:1] & 7'h55 | {1'h0, _PE_T_2371[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_49 =
    _abs_val_full_T_249[8]
      ? 4'h0
      : _PE_T_2381[0]
          ? 4'h1
          : _PE_T_2381[1]
              ? 4'h2
              : _PE_T_2381[2]
                  ? 4'h3
                  : _PE_T_2381[3]
                      ? 4'h4
                      : _PE_T_2381[4]
                          ? 4'h5
                          : _PE_T_2381[5] ? 4'h6 : _PE_T_2381[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_148 = 4'h2 - PE_49;
  wire [25:0]   extended_mantissa_49 = {_abs_val_full_T_249, 17'h0};
  wire [9:0]    _real_exp_T_98 =
    io_exponent_3 + {{6{_shift_amt_T_148[3]}}, _shift_amt_T_148};
  wire [9:0]    _biased_exp_T_98 = _real_exp_T_98 + 10'h7F;
  wire          _GEN_146 = io_in_49 == 10'h0;
  wire          _GEN_147 = $signed(_real_exp_T_98) > 10'sh7F;
  wire          _GEN_148 = $signed(_biased_exp_T_98) < 10'sh1;
  wire [9:0]    _sub_shift_T_598 =
    {6'h0, $signed(_shift_amt_T_148) < 4'sh0 ? 4'h0 - _shift_amt_T_148 : _shift_amt_T_148}
    - (10'h1 - _biased_exp_T_98);
  wire [1048:0] _mantissa_conv_T_1276 =
    {1023'h0, _abs_val_full_T_249, 17'h0} << _sub_shift_T_598;
  wire [25:0]   _mantissa_conv_T_1284 =
    extended_mantissa_49
    >> ($signed(_sub_shift_T_598) < 10'sh0 ? 10'h0 - _sub_shift_T_598 : _sub_shift_T_598);
  wire [25:0]   _mantissa_conv_T_1289 = extended_mantissa_49 >> _shift_amt_T_148;
  wire [40:0]   _mantissa_conv_T_1297 =
    {15'h0, _abs_val_full_T_249, 17'h0}
    << ($signed(_shift_amt_T_148) < 4'sh0 ? 4'h0 - _shift_amt_T_148 : _shift_amt_T_148);
  wire          sign_bit_50 = $signed(io_in_50) < 10'sh0;
  wire [8:0]    _abs_val_full_T_254 = sign_bit_50 ? 9'h0 - io_in_50[8:0] : io_in_50[8:0];
  wire [7:0]    _PE_T_2409 =
    {4'h0, _abs_val_full_T_254[7:4]} | {_abs_val_full_T_254[3:0], 4'h0};
  wire [7:0]    _PE_T_2419 =
    {2'h0, _PE_T_2409[7:2] & 6'h33} | {_PE_T_2409[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2429 =
    _PE_T_2419[7:1] & 7'h55 | {1'h0, _PE_T_2419[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_50 =
    _abs_val_full_T_254[8]
      ? 4'h0
      : _PE_T_2429[0]
          ? 4'h1
          : _PE_T_2429[1]
              ? 4'h2
              : _PE_T_2429[2]
                  ? 4'h3
                  : _PE_T_2429[3]
                      ? 4'h4
                      : _PE_T_2429[4]
                          ? 4'h5
                          : _PE_T_2429[5] ? 4'h6 : _PE_T_2429[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_151 = 4'h2 - PE_50;
  wire [25:0]   extended_mantissa_50 = {_abs_val_full_T_254, 17'h0};
  wire [9:0]    _real_exp_T_100 =
    io_exponent_3 + {{6{_shift_amt_T_151[3]}}, _shift_amt_T_151};
  wire [9:0]    _biased_exp_T_100 = _real_exp_T_100 + 10'h7F;
  wire          _GEN_149 = io_in_50 == 10'h0;
  wire          _GEN_150 = $signed(_real_exp_T_100) > 10'sh7F;
  wire          _GEN_151 = $signed(_biased_exp_T_100) < 10'sh1;
  wire [9:0]    _sub_shift_T_610 =
    {6'h0, $signed(_shift_amt_T_151) < 4'sh0 ? 4'h0 - _shift_amt_T_151 : _shift_amt_T_151}
    - (10'h1 - _biased_exp_T_100);
  wire [1048:0] _mantissa_conv_T_1302 =
    {1023'h0, _abs_val_full_T_254, 17'h0} << _sub_shift_T_610;
  wire [25:0]   _mantissa_conv_T_1310 =
    extended_mantissa_50
    >> ($signed(_sub_shift_T_610) < 10'sh0 ? 10'h0 - _sub_shift_T_610 : _sub_shift_T_610);
  wire [25:0]   _mantissa_conv_T_1315 = extended_mantissa_50 >> _shift_amt_T_151;
  wire [40:0]   _mantissa_conv_T_1323 =
    {15'h0, _abs_val_full_T_254, 17'h0}
    << ($signed(_shift_amt_T_151) < 4'sh0 ? 4'h0 - _shift_amt_T_151 : _shift_amt_T_151);
  wire          sign_bit_51 = $signed(io_in_51) < 10'sh0;
  wire [8:0]    _abs_val_full_T_259 = sign_bit_51 ? 9'h0 - io_in_51[8:0] : io_in_51[8:0];
  wire [7:0]    _PE_T_2457 =
    {4'h0, _abs_val_full_T_259[7:4]} | {_abs_val_full_T_259[3:0], 4'h0};
  wire [7:0]    _PE_T_2467 =
    {2'h0, _PE_T_2457[7:2] & 6'h33} | {_PE_T_2457[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2477 =
    _PE_T_2467[7:1] & 7'h55 | {1'h0, _PE_T_2467[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_51 =
    _abs_val_full_T_259[8]
      ? 4'h0
      : _PE_T_2477[0]
          ? 4'h1
          : _PE_T_2477[1]
              ? 4'h2
              : _PE_T_2477[2]
                  ? 4'h3
                  : _PE_T_2477[3]
                      ? 4'h4
                      : _PE_T_2477[4]
                          ? 4'h5
                          : _PE_T_2477[5] ? 4'h6 : _PE_T_2477[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_154 = 4'h2 - PE_51;
  wire [25:0]   extended_mantissa_51 = {_abs_val_full_T_259, 17'h0};
  wire [9:0]    _real_exp_T_102 =
    io_exponent_3 + {{6{_shift_amt_T_154[3]}}, _shift_amt_T_154};
  wire [9:0]    _biased_exp_T_102 = _real_exp_T_102 + 10'h7F;
  wire          _GEN_152 = io_in_51 == 10'h0;
  wire          _GEN_153 = $signed(_real_exp_T_102) > 10'sh7F;
  wire          _GEN_154 = $signed(_biased_exp_T_102) < 10'sh1;
  wire [9:0]    _sub_shift_T_622 =
    {6'h0, $signed(_shift_amt_T_154) < 4'sh0 ? 4'h0 - _shift_amt_T_154 : _shift_amt_T_154}
    - (10'h1 - _biased_exp_T_102);
  wire [1048:0] _mantissa_conv_T_1328 =
    {1023'h0, _abs_val_full_T_259, 17'h0} << _sub_shift_T_622;
  wire [25:0]   _mantissa_conv_T_1336 =
    extended_mantissa_51
    >> ($signed(_sub_shift_T_622) < 10'sh0 ? 10'h0 - _sub_shift_T_622 : _sub_shift_T_622);
  wire [25:0]   _mantissa_conv_T_1341 = extended_mantissa_51 >> _shift_amt_T_154;
  wire [40:0]   _mantissa_conv_T_1349 =
    {15'h0, _abs_val_full_T_259, 17'h0}
    << ($signed(_shift_amt_T_154) < 4'sh0 ? 4'h0 - _shift_amt_T_154 : _shift_amt_T_154);
  wire          sign_bit_52 = $signed(io_in_52) < 10'sh0;
  wire [8:0]    _abs_val_full_T_264 = sign_bit_52 ? 9'h0 - io_in_52[8:0] : io_in_52[8:0];
  wire [7:0]    _PE_T_2505 =
    {4'h0, _abs_val_full_T_264[7:4]} | {_abs_val_full_T_264[3:0], 4'h0};
  wire [7:0]    _PE_T_2515 =
    {2'h0, _PE_T_2505[7:2] & 6'h33} | {_PE_T_2505[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2525 =
    _PE_T_2515[7:1] & 7'h55 | {1'h0, _PE_T_2515[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_52 =
    _abs_val_full_T_264[8]
      ? 4'h0
      : _PE_T_2525[0]
          ? 4'h1
          : _PE_T_2525[1]
              ? 4'h2
              : _PE_T_2525[2]
                  ? 4'h3
                  : _PE_T_2525[3]
                      ? 4'h4
                      : _PE_T_2525[4]
                          ? 4'h5
                          : _PE_T_2525[5] ? 4'h6 : _PE_T_2525[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_157 = 4'h2 - PE_52;
  wire [25:0]   extended_mantissa_52 = {_abs_val_full_T_264, 17'h0};
  wire [9:0]    _real_exp_T_104 =
    io_exponent_3 + {{6{_shift_amt_T_157[3]}}, _shift_amt_T_157};
  wire [9:0]    _biased_exp_T_104 = _real_exp_T_104 + 10'h7F;
  wire          _GEN_155 = io_in_52 == 10'h0;
  wire          _GEN_156 = $signed(_real_exp_T_104) > 10'sh7F;
  wire          _GEN_157 = $signed(_biased_exp_T_104) < 10'sh1;
  wire [9:0]    _sub_shift_T_634 =
    {6'h0, $signed(_shift_amt_T_157) < 4'sh0 ? 4'h0 - _shift_amt_T_157 : _shift_amt_T_157}
    - (10'h1 - _biased_exp_T_104);
  wire [1048:0] _mantissa_conv_T_1354 =
    {1023'h0, _abs_val_full_T_264, 17'h0} << _sub_shift_T_634;
  wire [25:0]   _mantissa_conv_T_1362 =
    extended_mantissa_52
    >> ($signed(_sub_shift_T_634) < 10'sh0 ? 10'h0 - _sub_shift_T_634 : _sub_shift_T_634);
  wire [25:0]   _mantissa_conv_T_1367 = extended_mantissa_52 >> _shift_amt_T_157;
  wire [40:0]   _mantissa_conv_T_1375 =
    {15'h0, _abs_val_full_T_264, 17'h0}
    << ($signed(_shift_amt_T_157) < 4'sh0 ? 4'h0 - _shift_amt_T_157 : _shift_amt_T_157);
  wire          sign_bit_53 = $signed(io_in_53) < 10'sh0;
  wire [8:0]    _abs_val_full_T_269 = sign_bit_53 ? 9'h0 - io_in_53[8:0] : io_in_53[8:0];
  wire [7:0]    _PE_T_2553 =
    {4'h0, _abs_val_full_T_269[7:4]} | {_abs_val_full_T_269[3:0], 4'h0};
  wire [7:0]    _PE_T_2563 =
    {2'h0, _PE_T_2553[7:2] & 6'h33} | {_PE_T_2553[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2573 =
    _PE_T_2563[7:1] & 7'h55 | {1'h0, _PE_T_2563[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_53 =
    _abs_val_full_T_269[8]
      ? 4'h0
      : _PE_T_2573[0]
          ? 4'h1
          : _PE_T_2573[1]
              ? 4'h2
              : _PE_T_2573[2]
                  ? 4'h3
                  : _PE_T_2573[3]
                      ? 4'h4
                      : _PE_T_2573[4]
                          ? 4'h5
                          : _PE_T_2573[5] ? 4'h6 : _PE_T_2573[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_160 = 4'h2 - PE_53;
  wire [25:0]   extended_mantissa_53 = {_abs_val_full_T_269, 17'h0};
  wire [9:0]    _real_exp_T_106 =
    io_exponent_3 + {{6{_shift_amt_T_160[3]}}, _shift_amt_T_160};
  wire [9:0]    _biased_exp_T_106 = _real_exp_T_106 + 10'h7F;
  wire          _GEN_158 = io_in_53 == 10'h0;
  wire          _GEN_159 = $signed(_real_exp_T_106) > 10'sh7F;
  wire          _GEN_160 = $signed(_biased_exp_T_106) < 10'sh1;
  wire [9:0]    _sub_shift_T_646 =
    {6'h0, $signed(_shift_amt_T_160) < 4'sh0 ? 4'h0 - _shift_amt_T_160 : _shift_amt_T_160}
    - (10'h1 - _biased_exp_T_106);
  wire [1048:0] _mantissa_conv_T_1380 =
    {1023'h0, _abs_val_full_T_269, 17'h0} << _sub_shift_T_646;
  wire [25:0]   _mantissa_conv_T_1388 =
    extended_mantissa_53
    >> ($signed(_sub_shift_T_646) < 10'sh0 ? 10'h0 - _sub_shift_T_646 : _sub_shift_T_646);
  wire [25:0]   _mantissa_conv_T_1393 = extended_mantissa_53 >> _shift_amt_T_160;
  wire [40:0]   _mantissa_conv_T_1401 =
    {15'h0, _abs_val_full_T_269, 17'h0}
    << ($signed(_shift_amt_T_160) < 4'sh0 ? 4'h0 - _shift_amt_T_160 : _shift_amt_T_160);
  wire          sign_bit_54 = $signed(io_in_54) < 10'sh0;
  wire [8:0]    _abs_val_full_T_274 = sign_bit_54 ? 9'h0 - io_in_54[8:0] : io_in_54[8:0];
  wire [7:0]    _PE_T_2601 =
    {4'h0, _abs_val_full_T_274[7:4]} | {_abs_val_full_T_274[3:0], 4'h0};
  wire [7:0]    _PE_T_2611 =
    {2'h0, _PE_T_2601[7:2] & 6'h33} | {_PE_T_2601[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2621 =
    _PE_T_2611[7:1] & 7'h55 | {1'h0, _PE_T_2611[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_54 =
    _abs_val_full_T_274[8]
      ? 4'h0
      : _PE_T_2621[0]
          ? 4'h1
          : _PE_T_2621[1]
              ? 4'h2
              : _PE_T_2621[2]
                  ? 4'h3
                  : _PE_T_2621[3]
                      ? 4'h4
                      : _PE_T_2621[4]
                          ? 4'h5
                          : _PE_T_2621[5] ? 4'h6 : _PE_T_2621[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_163 = 4'h2 - PE_54;
  wire [25:0]   extended_mantissa_54 = {_abs_val_full_T_274, 17'h0};
  wire [9:0]    _real_exp_T_108 =
    io_exponent_3 + {{6{_shift_amt_T_163[3]}}, _shift_amt_T_163};
  wire [9:0]    _biased_exp_T_108 = _real_exp_T_108 + 10'h7F;
  wire          _GEN_161 = io_in_54 == 10'h0;
  wire          _GEN_162 = $signed(_real_exp_T_108) > 10'sh7F;
  wire          _GEN_163 = $signed(_biased_exp_T_108) < 10'sh1;
  wire [9:0]    _sub_shift_T_658 =
    {6'h0, $signed(_shift_amt_T_163) < 4'sh0 ? 4'h0 - _shift_amt_T_163 : _shift_amt_T_163}
    - (10'h1 - _biased_exp_T_108);
  wire [1048:0] _mantissa_conv_T_1406 =
    {1023'h0, _abs_val_full_T_274, 17'h0} << _sub_shift_T_658;
  wire [25:0]   _mantissa_conv_T_1414 =
    extended_mantissa_54
    >> ($signed(_sub_shift_T_658) < 10'sh0 ? 10'h0 - _sub_shift_T_658 : _sub_shift_T_658);
  wire [25:0]   _mantissa_conv_T_1419 = extended_mantissa_54 >> _shift_amt_T_163;
  wire [40:0]   _mantissa_conv_T_1427 =
    {15'h0, _abs_val_full_T_274, 17'h0}
    << ($signed(_shift_amt_T_163) < 4'sh0 ? 4'h0 - _shift_amt_T_163 : _shift_amt_T_163);
  wire          sign_bit_55 = $signed(io_in_55) < 10'sh0;
  wire [8:0]    _abs_val_full_T_279 = sign_bit_55 ? 9'h0 - io_in_55[8:0] : io_in_55[8:0];
  wire [7:0]    _PE_T_2649 =
    {4'h0, _abs_val_full_T_279[7:4]} | {_abs_val_full_T_279[3:0], 4'h0};
  wire [7:0]    _PE_T_2659 =
    {2'h0, _PE_T_2649[7:2] & 6'h33} | {_PE_T_2649[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2669 =
    _PE_T_2659[7:1] & 7'h55 | {1'h0, _PE_T_2659[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_55 =
    _abs_val_full_T_279[8]
      ? 4'h0
      : _PE_T_2669[0]
          ? 4'h1
          : _PE_T_2669[1]
              ? 4'h2
              : _PE_T_2669[2]
                  ? 4'h3
                  : _PE_T_2669[3]
                      ? 4'h4
                      : _PE_T_2669[4]
                          ? 4'h5
                          : _PE_T_2669[5] ? 4'h6 : _PE_T_2669[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_166 = 4'h2 - PE_55;
  wire [25:0]   extended_mantissa_55 = {_abs_val_full_T_279, 17'h0};
  wire [9:0]    _real_exp_T_110 =
    io_exponent_3 + {{6{_shift_amt_T_166[3]}}, _shift_amt_T_166};
  wire [9:0]    _biased_exp_T_110 = _real_exp_T_110 + 10'h7F;
  wire          _GEN_164 = io_in_55 == 10'h0;
  wire          _GEN_165 = $signed(_real_exp_T_110) > 10'sh7F;
  wire          _GEN_166 = $signed(_biased_exp_T_110) < 10'sh1;
  wire [9:0]    _sub_shift_T_670 =
    {6'h0, $signed(_shift_amt_T_166) < 4'sh0 ? 4'h0 - _shift_amt_T_166 : _shift_amt_T_166}
    - (10'h1 - _biased_exp_T_110);
  wire [1048:0] _mantissa_conv_T_1432 =
    {1023'h0, _abs_val_full_T_279, 17'h0} << _sub_shift_T_670;
  wire [25:0]   _mantissa_conv_T_1440 =
    extended_mantissa_55
    >> ($signed(_sub_shift_T_670) < 10'sh0 ? 10'h0 - _sub_shift_T_670 : _sub_shift_T_670);
  wire [25:0]   _mantissa_conv_T_1445 = extended_mantissa_55 >> _shift_amt_T_166;
  wire [40:0]   _mantissa_conv_T_1453 =
    {15'h0, _abs_val_full_T_279, 17'h0}
    << ($signed(_shift_amt_T_166) < 4'sh0 ? 4'h0 - _shift_amt_T_166 : _shift_amt_T_166);
  wire          sign_bit_56 = $signed(io_in_56) < 10'sh0;
  wire [8:0]    _abs_val_full_T_284 = sign_bit_56 ? 9'h0 - io_in_56[8:0] : io_in_56[8:0];
  wire [7:0]    _PE_T_2697 =
    {4'h0, _abs_val_full_T_284[7:4]} | {_abs_val_full_T_284[3:0], 4'h0};
  wire [7:0]    _PE_T_2707 =
    {2'h0, _PE_T_2697[7:2] & 6'h33} | {_PE_T_2697[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2717 =
    _PE_T_2707[7:1] & 7'h55 | {1'h0, _PE_T_2707[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_56 =
    _abs_val_full_T_284[8]
      ? 4'h0
      : _PE_T_2717[0]
          ? 4'h1
          : _PE_T_2717[1]
              ? 4'h2
              : _PE_T_2717[2]
                  ? 4'h3
                  : _PE_T_2717[3]
                      ? 4'h4
                      : _PE_T_2717[4]
                          ? 4'h5
                          : _PE_T_2717[5] ? 4'h6 : _PE_T_2717[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_169 = 4'h2 - PE_56;
  wire [25:0]   extended_mantissa_56 = {_abs_val_full_T_284, 17'h0};
  wire [9:0]    _real_exp_T_112 =
    io_exponent_3 + {{6{_shift_amt_T_169[3]}}, _shift_amt_T_169};
  wire [9:0]    _biased_exp_T_112 = _real_exp_T_112 + 10'h7F;
  wire          _GEN_167 = io_in_56 == 10'h0;
  wire          _GEN_168 = $signed(_real_exp_T_112) > 10'sh7F;
  wire          _GEN_169 = $signed(_biased_exp_T_112) < 10'sh1;
  wire [9:0]    _sub_shift_T_682 =
    {6'h0, $signed(_shift_amt_T_169) < 4'sh0 ? 4'h0 - _shift_amt_T_169 : _shift_amt_T_169}
    - (10'h1 - _biased_exp_T_112);
  wire [1048:0] _mantissa_conv_T_1458 =
    {1023'h0, _abs_val_full_T_284, 17'h0} << _sub_shift_T_682;
  wire [25:0]   _mantissa_conv_T_1466 =
    extended_mantissa_56
    >> ($signed(_sub_shift_T_682) < 10'sh0 ? 10'h0 - _sub_shift_T_682 : _sub_shift_T_682);
  wire [25:0]   _mantissa_conv_T_1471 = extended_mantissa_56 >> _shift_amt_T_169;
  wire [40:0]   _mantissa_conv_T_1479 =
    {15'h0, _abs_val_full_T_284, 17'h0}
    << ($signed(_shift_amt_T_169) < 4'sh0 ? 4'h0 - _shift_amt_T_169 : _shift_amt_T_169);
  wire          sign_bit_57 = $signed(io_in_57) < 10'sh0;
  wire [8:0]    _abs_val_full_T_289 = sign_bit_57 ? 9'h0 - io_in_57[8:0] : io_in_57[8:0];
  wire [7:0]    _PE_T_2745 =
    {4'h0, _abs_val_full_T_289[7:4]} | {_abs_val_full_T_289[3:0], 4'h0};
  wire [7:0]    _PE_T_2755 =
    {2'h0, _PE_T_2745[7:2] & 6'h33} | {_PE_T_2745[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2765 =
    _PE_T_2755[7:1] & 7'h55 | {1'h0, _PE_T_2755[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_57 =
    _abs_val_full_T_289[8]
      ? 4'h0
      : _PE_T_2765[0]
          ? 4'h1
          : _PE_T_2765[1]
              ? 4'h2
              : _PE_T_2765[2]
                  ? 4'h3
                  : _PE_T_2765[3]
                      ? 4'h4
                      : _PE_T_2765[4]
                          ? 4'h5
                          : _PE_T_2765[5] ? 4'h6 : _PE_T_2765[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_172 = 4'h2 - PE_57;
  wire [25:0]   extended_mantissa_57 = {_abs_val_full_T_289, 17'h0};
  wire [9:0]    _real_exp_T_114 =
    io_exponent_3 + {{6{_shift_amt_T_172[3]}}, _shift_amt_T_172};
  wire [9:0]    _biased_exp_T_114 = _real_exp_T_114 + 10'h7F;
  wire          _GEN_170 = io_in_57 == 10'h0;
  wire          _GEN_171 = $signed(_real_exp_T_114) > 10'sh7F;
  wire          _GEN_172 = $signed(_biased_exp_T_114) < 10'sh1;
  wire [9:0]    _sub_shift_T_694 =
    {6'h0, $signed(_shift_amt_T_172) < 4'sh0 ? 4'h0 - _shift_amt_T_172 : _shift_amt_T_172}
    - (10'h1 - _biased_exp_T_114);
  wire [1048:0] _mantissa_conv_T_1484 =
    {1023'h0, _abs_val_full_T_289, 17'h0} << _sub_shift_T_694;
  wire [25:0]   _mantissa_conv_T_1492 =
    extended_mantissa_57
    >> ($signed(_sub_shift_T_694) < 10'sh0 ? 10'h0 - _sub_shift_T_694 : _sub_shift_T_694);
  wire [25:0]   _mantissa_conv_T_1497 = extended_mantissa_57 >> _shift_amt_T_172;
  wire [40:0]   _mantissa_conv_T_1505 =
    {15'h0, _abs_val_full_T_289, 17'h0}
    << ($signed(_shift_amt_T_172) < 4'sh0 ? 4'h0 - _shift_amt_T_172 : _shift_amt_T_172);
  wire          sign_bit_58 = $signed(io_in_58) < 10'sh0;
  wire [8:0]    _abs_val_full_T_294 = sign_bit_58 ? 9'h0 - io_in_58[8:0] : io_in_58[8:0];
  wire [7:0]    _PE_T_2793 =
    {4'h0, _abs_val_full_T_294[7:4]} | {_abs_val_full_T_294[3:0], 4'h0};
  wire [7:0]    _PE_T_2803 =
    {2'h0, _PE_T_2793[7:2] & 6'h33} | {_PE_T_2793[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2813 =
    _PE_T_2803[7:1] & 7'h55 | {1'h0, _PE_T_2803[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_58 =
    _abs_val_full_T_294[8]
      ? 4'h0
      : _PE_T_2813[0]
          ? 4'h1
          : _PE_T_2813[1]
              ? 4'h2
              : _PE_T_2813[2]
                  ? 4'h3
                  : _PE_T_2813[3]
                      ? 4'h4
                      : _PE_T_2813[4]
                          ? 4'h5
                          : _PE_T_2813[5] ? 4'h6 : _PE_T_2813[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_175 = 4'h2 - PE_58;
  wire [25:0]   extended_mantissa_58 = {_abs_val_full_T_294, 17'h0};
  wire [9:0]    _real_exp_T_116 =
    io_exponent_3 + {{6{_shift_amt_T_175[3]}}, _shift_amt_T_175};
  wire [9:0]    _biased_exp_T_116 = _real_exp_T_116 + 10'h7F;
  wire          _GEN_173 = io_in_58 == 10'h0;
  wire          _GEN_174 = $signed(_real_exp_T_116) > 10'sh7F;
  wire          _GEN_175 = $signed(_biased_exp_T_116) < 10'sh1;
  wire [9:0]    _sub_shift_T_706 =
    {6'h0, $signed(_shift_amt_T_175) < 4'sh0 ? 4'h0 - _shift_amt_T_175 : _shift_amt_T_175}
    - (10'h1 - _biased_exp_T_116);
  wire [1048:0] _mantissa_conv_T_1510 =
    {1023'h0, _abs_val_full_T_294, 17'h0} << _sub_shift_T_706;
  wire [25:0]   _mantissa_conv_T_1518 =
    extended_mantissa_58
    >> ($signed(_sub_shift_T_706) < 10'sh0 ? 10'h0 - _sub_shift_T_706 : _sub_shift_T_706);
  wire [25:0]   _mantissa_conv_T_1523 = extended_mantissa_58 >> _shift_amt_T_175;
  wire [40:0]   _mantissa_conv_T_1531 =
    {15'h0, _abs_val_full_T_294, 17'h0}
    << ($signed(_shift_amt_T_175) < 4'sh0 ? 4'h0 - _shift_amt_T_175 : _shift_amt_T_175);
  wire          sign_bit_59 = $signed(io_in_59) < 10'sh0;
  wire [8:0]    _abs_val_full_T_299 = sign_bit_59 ? 9'h0 - io_in_59[8:0] : io_in_59[8:0];
  wire [7:0]    _PE_T_2841 =
    {4'h0, _abs_val_full_T_299[7:4]} | {_abs_val_full_T_299[3:0], 4'h0};
  wire [7:0]    _PE_T_2851 =
    {2'h0, _PE_T_2841[7:2] & 6'h33} | {_PE_T_2841[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2861 =
    _PE_T_2851[7:1] & 7'h55 | {1'h0, _PE_T_2851[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_59 =
    _abs_val_full_T_299[8]
      ? 4'h0
      : _PE_T_2861[0]
          ? 4'h1
          : _PE_T_2861[1]
              ? 4'h2
              : _PE_T_2861[2]
                  ? 4'h3
                  : _PE_T_2861[3]
                      ? 4'h4
                      : _PE_T_2861[4]
                          ? 4'h5
                          : _PE_T_2861[5] ? 4'h6 : _PE_T_2861[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_178 = 4'h2 - PE_59;
  wire [25:0]   extended_mantissa_59 = {_abs_val_full_T_299, 17'h0};
  wire [9:0]    _real_exp_T_118 =
    io_exponent_3 + {{6{_shift_amt_T_178[3]}}, _shift_amt_T_178};
  wire [9:0]    _biased_exp_T_118 = _real_exp_T_118 + 10'h7F;
  wire          _GEN_176 = io_in_59 == 10'h0;
  wire          _GEN_177 = $signed(_real_exp_T_118) > 10'sh7F;
  wire          _GEN_178 = $signed(_biased_exp_T_118) < 10'sh1;
  wire [9:0]    _sub_shift_T_718 =
    {6'h0, $signed(_shift_amt_T_178) < 4'sh0 ? 4'h0 - _shift_amt_T_178 : _shift_amt_T_178}
    - (10'h1 - _biased_exp_T_118);
  wire [1048:0] _mantissa_conv_T_1536 =
    {1023'h0, _abs_val_full_T_299, 17'h0} << _sub_shift_T_718;
  wire [25:0]   _mantissa_conv_T_1544 =
    extended_mantissa_59
    >> ($signed(_sub_shift_T_718) < 10'sh0 ? 10'h0 - _sub_shift_T_718 : _sub_shift_T_718);
  wire [25:0]   _mantissa_conv_T_1549 = extended_mantissa_59 >> _shift_amt_T_178;
  wire [40:0]   _mantissa_conv_T_1557 =
    {15'h0, _abs_val_full_T_299, 17'h0}
    << ($signed(_shift_amt_T_178) < 4'sh0 ? 4'h0 - _shift_amt_T_178 : _shift_amt_T_178);
  wire          sign_bit_60 = $signed(io_in_60) < 10'sh0;
  wire [8:0]    _abs_val_full_T_304 = sign_bit_60 ? 9'h0 - io_in_60[8:0] : io_in_60[8:0];
  wire [7:0]    _PE_T_2889 =
    {4'h0, _abs_val_full_T_304[7:4]} | {_abs_val_full_T_304[3:0], 4'h0};
  wire [7:0]    _PE_T_2899 =
    {2'h0, _PE_T_2889[7:2] & 6'h33} | {_PE_T_2889[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2909 =
    _PE_T_2899[7:1] & 7'h55 | {1'h0, _PE_T_2899[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_60 =
    _abs_val_full_T_304[8]
      ? 4'h0
      : _PE_T_2909[0]
          ? 4'h1
          : _PE_T_2909[1]
              ? 4'h2
              : _PE_T_2909[2]
                  ? 4'h3
                  : _PE_T_2909[3]
                      ? 4'h4
                      : _PE_T_2909[4]
                          ? 4'h5
                          : _PE_T_2909[5] ? 4'h6 : _PE_T_2909[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_181 = 4'h2 - PE_60;
  wire [25:0]   extended_mantissa_60 = {_abs_val_full_T_304, 17'h0};
  wire [9:0]    _real_exp_T_120 =
    io_exponent_3 + {{6{_shift_amt_T_181[3]}}, _shift_amt_T_181};
  wire [9:0]    _biased_exp_T_120 = _real_exp_T_120 + 10'h7F;
  wire          _GEN_179 = io_in_60 == 10'h0;
  wire          _GEN_180 = $signed(_real_exp_T_120) > 10'sh7F;
  wire          _GEN_181 = $signed(_biased_exp_T_120) < 10'sh1;
  wire [9:0]    _sub_shift_T_730 =
    {6'h0, $signed(_shift_amt_T_181) < 4'sh0 ? 4'h0 - _shift_amt_T_181 : _shift_amt_T_181}
    - (10'h1 - _biased_exp_T_120);
  wire [1048:0] _mantissa_conv_T_1562 =
    {1023'h0, _abs_val_full_T_304, 17'h0} << _sub_shift_T_730;
  wire [25:0]   _mantissa_conv_T_1570 =
    extended_mantissa_60
    >> ($signed(_sub_shift_T_730) < 10'sh0 ? 10'h0 - _sub_shift_T_730 : _sub_shift_T_730);
  wire [25:0]   _mantissa_conv_T_1575 = extended_mantissa_60 >> _shift_amt_T_181;
  wire [40:0]   _mantissa_conv_T_1583 =
    {15'h0, _abs_val_full_T_304, 17'h0}
    << ($signed(_shift_amt_T_181) < 4'sh0 ? 4'h0 - _shift_amt_T_181 : _shift_amt_T_181);
  wire          sign_bit_61 = $signed(io_in_61) < 10'sh0;
  wire [8:0]    _abs_val_full_T_309 = sign_bit_61 ? 9'h0 - io_in_61[8:0] : io_in_61[8:0];
  wire [7:0]    _PE_T_2937 =
    {4'h0, _abs_val_full_T_309[7:4]} | {_abs_val_full_T_309[3:0], 4'h0};
  wire [7:0]    _PE_T_2947 =
    {2'h0, _PE_T_2937[7:2] & 6'h33} | {_PE_T_2937[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_2957 =
    _PE_T_2947[7:1] & 7'h55 | {1'h0, _PE_T_2947[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_61 =
    _abs_val_full_T_309[8]
      ? 4'h0
      : _PE_T_2957[0]
          ? 4'h1
          : _PE_T_2957[1]
              ? 4'h2
              : _PE_T_2957[2]
                  ? 4'h3
                  : _PE_T_2957[3]
                      ? 4'h4
                      : _PE_T_2957[4]
                          ? 4'h5
                          : _PE_T_2957[5] ? 4'h6 : _PE_T_2957[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_184 = 4'h2 - PE_61;
  wire [25:0]   extended_mantissa_61 = {_abs_val_full_T_309, 17'h0};
  wire [9:0]    _real_exp_T_122 =
    io_exponent_3 + {{6{_shift_amt_T_184[3]}}, _shift_amt_T_184};
  wire [9:0]    _biased_exp_T_122 = _real_exp_T_122 + 10'h7F;
  wire          _GEN_182 = io_in_61 == 10'h0;
  wire          _GEN_183 = $signed(_real_exp_T_122) > 10'sh7F;
  wire          _GEN_184 = $signed(_biased_exp_T_122) < 10'sh1;
  wire [9:0]    _sub_shift_T_742 =
    {6'h0, $signed(_shift_amt_T_184) < 4'sh0 ? 4'h0 - _shift_amt_T_184 : _shift_amt_T_184}
    - (10'h1 - _biased_exp_T_122);
  wire [1048:0] _mantissa_conv_T_1588 =
    {1023'h0, _abs_val_full_T_309, 17'h0} << _sub_shift_T_742;
  wire [25:0]   _mantissa_conv_T_1596 =
    extended_mantissa_61
    >> ($signed(_sub_shift_T_742) < 10'sh0 ? 10'h0 - _sub_shift_T_742 : _sub_shift_T_742);
  wire [25:0]   _mantissa_conv_T_1601 = extended_mantissa_61 >> _shift_amt_T_184;
  wire [40:0]   _mantissa_conv_T_1609 =
    {15'h0, _abs_val_full_T_309, 17'h0}
    << ($signed(_shift_amt_T_184) < 4'sh0 ? 4'h0 - _shift_amt_T_184 : _shift_amt_T_184);
  wire          sign_bit_62 = $signed(io_in_62) < 10'sh0;
  wire [8:0]    _abs_val_full_T_314 = sign_bit_62 ? 9'h0 - io_in_62[8:0] : io_in_62[8:0];
  wire [7:0]    _PE_T_2985 =
    {4'h0, _abs_val_full_T_314[7:4]} | {_abs_val_full_T_314[3:0], 4'h0};
  wire [7:0]    _PE_T_2995 =
    {2'h0, _PE_T_2985[7:2] & 6'h33} | {_PE_T_2985[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3005 =
    _PE_T_2995[7:1] & 7'h55 | {1'h0, _PE_T_2995[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_62 =
    _abs_val_full_T_314[8]
      ? 4'h0
      : _PE_T_3005[0]
          ? 4'h1
          : _PE_T_3005[1]
              ? 4'h2
              : _PE_T_3005[2]
                  ? 4'h3
                  : _PE_T_3005[3]
                      ? 4'h4
                      : _PE_T_3005[4]
                          ? 4'h5
                          : _PE_T_3005[5] ? 4'h6 : _PE_T_3005[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_187 = 4'h2 - PE_62;
  wire [25:0]   extended_mantissa_62 = {_abs_val_full_T_314, 17'h0};
  wire [9:0]    _real_exp_T_124 =
    io_exponent_3 + {{6{_shift_amt_T_187[3]}}, _shift_amt_T_187};
  wire [9:0]    _biased_exp_T_124 = _real_exp_T_124 + 10'h7F;
  wire          _GEN_185 = io_in_62 == 10'h0;
  wire          _GEN_186 = $signed(_real_exp_T_124) > 10'sh7F;
  wire          _GEN_187 = $signed(_biased_exp_T_124) < 10'sh1;
  wire [9:0]    _sub_shift_T_754 =
    {6'h0, $signed(_shift_amt_T_187) < 4'sh0 ? 4'h0 - _shift_amt_T_187 : _shift_amt_T_187}
    - (10'h1 - _biased_exp_T_124);
  wire [1048:0] _mantissa_conv_T_1614 =
    {1023'h0, _abs_val_full_T_314, 17'h0} << _sub_shift_T_754;
  wire [25:0]   _mantissa_conv_T_1622 =
    extended_mantissa_62
    >> ($signed(_sub_shift_T_754) < 10'sh0 ? 10'h0 - _sub_shift_T_754 : _sub_shift_T_754);
  wire [25:0]   _mantissa_conv_T_1627 = extended_mantissa_62 >> _shift_amt_T_187;
  wire [40:0]   _mantissa_conv_T_1635 =
    {15'h0, _abs_val_full_T_314, 17'h0}
    << ($signed(_shift_amt_T_187) < 4'sh0 ? 4'h0 - _shift_amt_T_187 : _shift_amt_T_187);
  wire          sign_bit_63 = $signed(io_in_63) < 10'sh0;
  wire [8:0]    _abs_val_full_T_319 = sign_bit_63 ? 9'h0 - io_in_63[8:0] : io_in_63[8:0];
  wire [7:0]    _PE_T_3033 =
    {4'h0, _abs_val_full_T_319[7:4]} | {_abs_val_full_T_319[3:0], 4'h0};
  wire [7:0]    _PE_T_3043 =
    {2'h0, _PE_T_3033[7:2] & 6'h33} | {_PE_T_3033[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3053 =
    _PE_T_3043[7:1] & 7'h55 | {1'h0, _PE_T_3043[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_63 =
    _abs_val_full_T_319[8]
      ? 4'h0
      : _PE_T_3053[0]
          ? 4'h1
          : _PE_T_3053[1]
              ? 4'h2
              : _PE_T_3053[2]
                  ? 4'h3
                  : _PE_T_3053[3]
                      ? 4'h4
                      : _PE_T_3053[4]
                          ? 4'h5
                          : _PE_T_3053[5] ? 4'h6 : _PE_T_3053[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_190 = 4'h2 - PE_63;
  wire [25:0]   extended_mantissa_63 = {_abs_val_full_T_319, 17'h0};
  wire [9:0]    _real_exp_T_126 =
    io_exponent_3 + {{6{_shift_amt_T_190[3]}}, _shift_amt_T_190};
  wire [9:0]    _biased_exp_T_126 = _real_exp_T_126 + 10'h7F;
  wire          _GEN_188 = io_in_63 == 10'h0;
  wire          _GEN_189 = $signed(_real_exp_T_126) > 10'sh7F;
  wire          _GEN_190 = $signed(_biased_exp_T_126) < 10'sh1;
  wire [9:0]    _sub_shift_T_766 =
    {6'h0, $signed(_shift_amt_T_190) < 4'sh0 ? 4'h0 - _shift_amt_T_190 : _shift_amt_T_190}
    - (10'h1 - _biased_exp_T_126);
  wire [1048:0] _mantissa_conv_T_1640 =
    {1023'h0, _abs_val_full_T_319, 17'h0} << _sub_shift_T_766;
  wire [25:0]   _mantissa_conv_T_1648 =
    extended_mantissa_63
    >> ($signed(_sub_shift_T_766) < 10'sh0 ? 10'h0 - _sub_shift_T_766 : _sub_shift_T_766);
  wire [25:0]   _mantissa_conv_T_1653 = extended_mantissa_63 >> _shift_amt_T_190;
  wire [40:0]   _mantissa_conv_T_1661 =
    {15'h0, _abs_val_full_T_319, 17'h0}
    << ($signed(_shift_amt_T_190) < 4'sh0 ? 4'h0 - _shift_amt_T_190 : _shift_amt_T_190);
  wire          sign_bit_64 = $signed(io_in_64) < 10'sh0;
  wire [8:0]    _abs_val_full_T_324 = sign_bit_64 ? 9'h0 - io_in_64[8:0] : io_in_64[8:0];
  wire [7:0]    _PE_T_3081 =
    {4'h0, _abs_val_full_T_324[7:4]} | {_abs_val_full_T_324[3:0], 4'h0};
  wire [7:0]    _PE_T_3091 =
    {2'h0, _PE_T_3081[7:2] & 6'h33} | {_PE_T_3081[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3101 =
    _PE_T_3091[7:1] & 7'h55 | {1'h0, _PE_T_3091[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_64 =
    _abs_val_full_T_324[8]
      ? 4'h0
      : _PE_T_3101[0]
          ? 4'h1
          : _PE_T_3101[1]
              ? 4'h2
              : _PE_T_3101[2]
                  ? 4'h3
                  : _PE_T_3101[3]
                      ? 4'h4
                      : _PE_T_3101[4]
                          ? 4'h5
                          : _PE_T_3101[5] ? 4'h6 : _PE_T_3101[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_193 = 4'h2 - PE_64;
  wire [25:0]   extended_mantissa_64 = {_abs_val_full_T_324, 17'h0};
  wire [9:0]    _real_exp_T_128 =
    io_exponent_4 + {{6{_shift_amt_T_193[3]}}, _shift_amt_T_193};
  wire [9:0]    _biased_exp_T_128 = _real_exp_T_128 + 10'h7F;
  wire          _GEN_191 = io_in_64 == 10'h0;
  wire          _GEN_192 = $signed(_real_exp_T_128) > 10'sh7F;
  wire          _GEN_193 = $signed(_biased_exp_T_128) < 10'sh1;
  wire [9:0]    _sub_shift_T_778 =
    {6'h0, $signed(_shift_amt_T_193) < 4'sh0 ? 4'h0 - _shift_amt_T_193 : _shift_amt_T_193}
    - (10'h1 - _biased_exp_T_128);
  wire [1048:0] _mantissa_conv_T_1666 =
    {1023'h0, _abs_val_full_T_324, 17'h0} << _sub_shift_T_778;
  wire [25:0]   _mantissa_conv_T_1674 =
    extended_mantissa_64
    >> ($signed(_sub_shift_T_778) < 10'sh0 ? 10'h0 - _sub_shift_T_778 : _sub_shift_T_778);
  wire [25:0]   _mantissa_conv_T_1679 = extended_mantissa_64 >> _shift_amt_T_193;
  wire [40:0]   _mantissa_conv_T_1687 =
    {15'h0, _abs_val_full_T_324, 17'h0}
    << ($signed(_shift_amt_T_193) < 4'sh0 ? 4'h0 - _shift_amt_T_193 : _shift_amt_T_193);
  wire          sign_bit_65 = $signed(io_in_65) < 10'sh0;
  wire [8:0]    _abs_val_full_T_329 = sign_bit_65 ? 9'h0 - io_in_65[8:0] : io_in_65[8:0];
  wire [7:0]    _PE_T_3129 =
    {4'h0, _abs_val_full_T_329[7:4]} | {_abs_val_full_T_329[3:0], 4'h0};
  wire [7:0]    _PE_T_3139 =
    {2'h0, _PE_T_3129[7:2] & 6'h33} | {_PE_T_3129[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3149 =
    _PE_T_3139[7:1] & 7'h55 | {1'h0, _PE_T_3139[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_65 =
    _abs_val_full_T_329[8]
      ? 4'h0
      : _PE_T_3149[0]
          ? 4'h1
          : _PE_T_3149[1]
              ? 4'h2
              : _PE_T_3149[2]
                  ? 4'h3
                  : _PE_T_3149[3]
                      ? 4'h4
                      : _PE_T_3149[4]
                          ? 4'h5
                          : _PE_T_3149[5] ? 4'h6 : _PE_T_3149[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_196 = 4'h2 - PE_65;
  wire [25:0]   extended_mantissa_65 = {_abs_val_full_T_329, 17'h0};
  wire [9:0]    _real_exp_T_130 =
    io_exponent_4 + {{6{_shift_amt_T_196[3]}}, _shift_amt_T_196};
  wire [9:0]    _biased_exp_T_130 = _real_exp_T_130 + 10'h7F;
  wire          _GEN_194 = io_in_65 == 10'h0;
  wire          _GEN_195 = $signed(_real_exp_T_130) > 10'sh7F;
  wire          _GEN_196 = $signed(_biased_exp_T_130) < 10'sh1;
  wire [9:0]    _sub_shift_T_790 =
    {6'h0, $signed(_shift_amt_T_196) < 4'sh0 ? 4'h0 - _shift_amt_T_196 : _shift_amt_T_196}
    - (10'h1 - _biased_exp_T_130);
  wire [1048:0] _mantissa_conv_T_1692 =
    {1023'h0, _abs_val_full_T_329, 17'h0} << _sub_shift_T_790;
  wire [25:0]   _mantissa_conv_T_1700 =
    extended_mantissa_65
    >> ($signed(_sub_shift_T_790) < 10'sh0 ? 10'h0 - _sub_shift_T_790 : _sub_shift_T_790);
  wire [25:0]   _mantissa_conv_T_1705 = extended_mantissa_65 >> _shift_amt_T_196;
  wire [40:0]   _mantissa_conv_T_1713 =
    {15'h0, _abs_val_full_T_329, 17'h0}
    << ($signed(_shift_amt_T_196) < 4'sh0 ? 4'h0 - _shift_amt_T_196 : _shift_amt_T_196);
  wire          sign_bit_66 = $signed(io_in_66) < 10'sh0;
  wire [8:0]    _abs_val_full_T_334 = sign_bit_66 ? 9'h0 - io_in_66[8:0] : io_in_66[8:0];
  wire [7:0]    _PE_T_3177 =
    {4'h0, _abs_val_full_T_334[7:4]} | {_abs_val_full_T_334[3:0], 4'h0};
  wire [7:0]    _PE_T_3187 =
    {2'h0, _PE_T_3177[7:2] & 6'h33} | {_PE_T_3177[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3197 =
    _PE_T_3187[7:1] & 7'h55 | {1'h0, _PE_T_3187[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_66 =
    _abs_val_full_T_334[8]
      ? 4'h0
      : _PE_T_3197[0]
          ? 4'h1
          : _PE_T_3197[1]
              ? 4'h2
              : _PE_T_3197[2]
                  ? 4'h3
                  : _PE_T_3197[3]
                      ? 4'h4
                      : _PE_T_3197[4]
                          ? 4'h5
                          : _PE_T_3197[5] ? 4'h6 : _PE_T_3197[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_199 = 4'h2 - PE_66;
  wire [25:0]   extended_mantissa_66 = {_abs_val_full_T_334, 17'h0};
  wire [9:0]    _real_exp_T_132 =
    io_exponent_4 + {{6{_shift_amt_T_199[3]}}, _shift_amt_T_199};
  wire [9:0]    _biased_exp_T_132 = _real_exp_T_132 + 10'h7F;
  wire          _GEN_197 = io_in_66 == 10'h0;
  wire          _GEN_198 = $signed(_real_exp_T_132) > 10'sh7F;
  wire          _GEN_199 = $signed(_biased_exp_T_132) < 10'sh1;
  wire [9:0]    _sub_shift_T_802 =
    {6'h0, $signed(_shift_amt_T_199) < 4'sh0 ? 4'h0 - _shift_amt_T_199 : _shift_amt_T_199}
    - (10'h1 - _biased_exp_T_132);
  wire [1048:0] _mantissa_conv_T_1718 =
    {1023'h0, _abs_val_full_T_334, 17'h0} << _sub_shift_T_802;
  wire [25:0]   _mantissa_conv_T_1726 =
    extended_mantissa_66
    >> ($signed(_sub_shift_T_802) < 10'sh0 ? 10'h0 - _sub_shift_T_802 : _sub_shift_T_802);
  wire [25:0]   _mantissa_conv_T_1731 = extended_mantissa_66 >> _shift_amt_T_199;
  wire [40:0]   _mantissa_conv_T_1739 =
    {15'h0, _abs_val_full_T_334, 17'h0}
    << ($signed(_shift_amt_T_199) < 4'sh0 ? 4'h0 - _shift_amt_T_199 : _shift_amt_T_199);
  wire          sign_bit_67 = $signed(io_in_67) < 10'sh0;
  wire [8:0]    _abs_val_full_T_339 = sign_bit_67 ? 9'h0 - io_in_67[8:0] : io_in_67[8:0];
  wire [7:0]    _PE_T_3225 =
    {4'h0, _abs_val_full_T_339[7:4]} | {_abs_val_full_T_339[3:0], 4'h0};
  wire [7:0]    _PE_T_3235 =
    {2'h0, _PE_T_3225[7:2] & 6'h33} | {_PE_T_3225[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3245 =
    _PE_T_3235[7:1] & 7'h55 | {1'h0, _PE_T_3235[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_67 =
    _abs_val_full_T_339[8]
      ? 4'h0
      : _PE_T_3245[0]
          ? 4'h1
          : _PE_T_3245[1]
              ? 4'h2
              : _PE_T_3245[2]
                  ? 4'h3
                  : _PE_T_3245[3]
                      ? 4'h4
                      : _PE_T_3245[4]
                          ? 4'h5
                          : _PE_T_3245[5] ? 4'h6 : _PE_T_3245[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_202 = 4'h2 - PE_67;
  wire [25:0]   extended_mantissa_67 = {_abs_val_full_T_339, 17'h0};
  wire [9:0]    _real_exp_T_134 =
    io_exponent_4 + {{6{_shift_amt_T_202[3]}}, _shift_amt_T_202};
  wire [9:0]    _biased_exp_T_134 = _real_exp_T_134 + 10'h7F;
  wire          _GEN_200 = io_in_67 == 10'h0;
  wire          _GEN_201 = $signed(_real_exp_T_134) > 10'sh7F;
  wire          _GEN_202 = $signed(_biased_exp_T_134) < 10'sh1;
  wire [9:0]    _sub_shift_T_814 =
    {6'h0, $signed(_shift_amt_T_202) < 4'sh0 ? 4'h0 - _shift_amt_T_202 : _shift_amt_T_202}
    - (10'h1 - _biased_exp_T_134);
  wire [1048:0] _mantissa_conv_T_1744 =
    {1023'h0, _abs_val_full_T_339, 17'h0} << _sub_shift_T_814;
  wire [25:0]   _mantissa_conv_T_1752 =
    extended_mantissa_67
    >> ($signed(_sub_shift_T_814) < 10'sh0 ? 10'h0 - _sub_shift_T_814 : _sub_shift_T_814);
  wire [25:0]   _mantissa_conv_T_1757 = extended_mantissa_67 >> _shift_amt_T_202;
  wire [40:0]   _mantissa_conv_T_1765 =
    {15'h0, _abs_val_full_T_339, 17'h0}
    << ($signed(_shift_amt_T_202) < 4'sh0 ? 4'h0 - _shift_amt_T_202 : _shift_amt_T_202);
  wire          sign_bit_68 = $signed(io_in_68) < 10'sh0;
  wire [8:0]    _abs_val_full_T_344 = sign_bit_68 ? 9'h0 - io_in_68[8:0] : io_in_68[8:0];
  wire [7:0]    _PE_T_3273 =
    {4'h0, _abs_val_full_T_344[7:4]} | {_abs_val_full_T_344[3:0], 4'h0};
  wire [7:0]    _PE_T_3283 =
    {2'h0, _PE_T_3273[7:2] & 6'h33} | {_PE_T_3273[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3293 =
    _PE_T_3283[7:1] & 7'h55 | {1'h0, _PE_T_3283[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_68 =
    _abs_val_full_T_344[8]
      ? 4'h0
      : _PE_T_3293[0]
          ? 4'h1
          : _PE_T_3293[1]
              ? 4'h2
              : _PE_T_3293[2]
                  ? 4'h3
                  : _PE_T_3293[3]
                      ? 4'h4
                      : _PE_T_3293[4]
                          ? 4'h5
                          : _PE_T_3293[5] ? 4'h6 : _PE_T_3293[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_205 = 4'h2 - PE_68;
  wire [25:0]   extended_mantissa_68 = {_abs_val_full_T_344, 17'h0};
  wire [9:0]    _real_exp_T_136 =
    io_exponent_4 + {{6{_shift_amt_T_205[3]}}, _shift_amt_T_205};
  wire [9:0]    _biased_exp_T_136 = _real_exp_T_136 + 10'h7F;
  wire          _GEN_203 = io_in_68 == 10'h0;
  wire          _GEN_204 = $signed(_real_exp_T_136) > 10'sh7F;
  wire          _GEN_205 = $signed(_biased_exp_T_136) < 10'sh1;
  wire [9:0]    _sub_shift_T_826 =
    {6'h0, $signed(_shift_amt_T_205) < 4'sh0 ? 4'h0 - _shift_amt_T_205 : _shift_amt_T_205}
    - (10'h1 - _biased_exp_T_136);
  wire [1048:0] _mantissa_conv_T_1770 =
    {1023'h0, _abs_val_full_T_344, 17'h0} << _sub_shift_T_826;
  wire [25:0]   _mantissa_conv_T_1778 =
    extended_mantissa_68
    >> ($signed(_sub_shift_T_826) < 10'sh0 ? 10'h0 - _sub_shift_T_826 : _sub_shift_T_826);
  wire [25:0]   _mantissa_conv_T_1783 = extended_mantissa_68 >> _shift_amt_T_205;
  wire [40:0]   _mantissa_conv_T_1791 =
    {15'h0, _abs_val_full_T_344, 17'h0}
    << ($signed(_shift_amt_T_205) < 4'sh0 ? 4'h0 - _shift_amt_T_205 : _shift_amt_T_205);
  wire          sign_bit_69 = $signed(io_in_69) < 10'sh0;
  wire [8:0]    _abs_val_full_T_349 = sign_bit_69 ? 9'h0 - io_in_69[8:0] : io_in_69[8:0];
  wire [7:0]    _PE_T_3321 =
    {4'h0, _abs_val_full_T_349[7:4]} | {_abs_val_full_T_349[3:0], 4'h0};
  wire [7:0]    _PE_T_3331 =
    {2'h0, _PE_T_3321[7:2] & 6'h33} | {_PE_T_3321[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3341 =
    _PE_T_3331[7:1] & 7'h55 | {1'h0, _PE_T_3331[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_69 =
    _abs_val_full_T_349[8]
      ? 4'h0
      : _PE_T_3341[0]
          ? 4'h1
          : _PE_T_3341[1]
              ? 4'h2
              : _PE_T_3341[2]
                  ? 4'h3
                  : _PE_T_3341[3]
                      ? 4'h4
                      : _PE_T_3341[4]
                          ? 4'h5
                          : _PE_T_3341[5] ? 4'h6 : _PE_T_3341[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_208 = 4'h2 - PE_69;
  wire [25:0]   extended_mantissa_69 = {_abs_val_full_T_349, 17'h0};
  wire [9:0]    _real_exp_T_138 =
    io_exponent_4 + {{6{_shift_amt_T_208[3]}}, _shift_amt_T_208};
  wire [9:0]    _biased_exp_T_138 = _real_exp_T_138 + 10'h7F;
  wire          _GEN_206 = io_in_69 == 10'h0;
  wire          _GEN_207 = $signed(_real_exp_T_138) > 10'sh7F;
  wire          _GEN_208 = $signed(_biased_exp_T_138) < 10'sh1;
  wire [9:0]    _sub_shift_T_838 =
    {6'h0, $signed(_shift_amt_T_208) < 4'sh0 ? 4'h0 - _shift_amt_T_208 : _shift_amt_T_208}
    - (10'h1 - _biased_exp_T_138);
  wire [1048:0] _mantissa_conv_T_1796 =
    {1023'h0, _abs_val_full_T_349, 17'h0} << _sub_shift_T_838;
  wire [25:0]   _mantissa_conv_T_1804 =
    extended_mantissa_69
    >> ($signed(_sub_shift_T_838) < 10'sh0 ? 10'h0 - _sub_shift_T_838 : _sub_shift_T_838);
  wire [25:0]   _mantissa_conv_T_1809 = extended_mantissa_69 >> _shift_amt_T_208;
  wire [40:0]   _mantissa_conv_T_1817 =
    {15'h0, _abs_val_full_T_349, 17'h0}
    << ($signed(_shift_amt_T_208) < 4'sh0 ? 4'h0 - _shift_amt_T_208 : _shift_amt_T_208);
  wire          sign_bit_70 = $signed(io_in_70) < 10'sh0;
  wire [8:0]    _abs_val_full_T_354 = sign_bit_70 ? 9'h0 - io_in_70[8:0] : io_in_70[8:0];
  wire [7:0]    _PE_T_3369 =
    {4'h0, _abs_val_full_T_354[7:4]} | {_abs_val_full_T_354[3:0], 4'h0};
  wire [7:0]    _PE_T_3379 =
    {2'h0, _PE_T_3369[7:2] & 6'h33} | {_PE_T_3369[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3389 =
    _PE_T_3379[7:1] & 7'h55 | {1'h0, _PE_T_3379[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_70 =
    _abs_val_full_T_354[8]
      ? 4'h0
      : _PE_T_3389[0]
          ? 4'h1
          : _PE_T_3389[1]
              ? 4'h2
              : _PE_T_3389[2]
                  ? 4'h3
                  : _PE_T_3389[3]
                      ? 4'h4
                      : _PE_T_3389[4]
                          ? 4'h5
                          : _PE_T_3389[5] ? 4'h6 : _PE_T_3389[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_211 = 4'h2 - PE_70;
  wire [25:0]   extended_mantissa_70 = {_abs_val_full_T_354, 17'h0};
  wire [9:0]    _real_exp_T_140 =
    io_exponent_4 + {{6{_shift_amt_T_211[3]}}, _shift_amt_T_211};
  wire [9:0]    _biased_exp_T_140 = _real_exp_T_140 + 10'h7F;
  wire          _GEN_209 = io_in_70 == 10'h0;
  wire          _GEN_210 = $signed(_real_exp_T_140) > 10'sh7F;
  wire          _GEN_211 = $signed(_biased_exp_T_140) < 10'sh1;
  wire [9:0]    _sub_shift_T_850 =
    {6'h0, $signed(_shift_amt_T_211) < 4'sh0 ? 4'h0 - _shift_amt_T_211 : _shift_amt_T_211}
    - (10'h1 - _biased_exp_T_140);
  wire [1048:0] _mantissa_conv_T_1822 =
    {1023'h0, _abs_val_full_T_354, 17'h0} << _sub_shift_T_850;
  wire [25:0]   _mantissa_conv_T_1830 =
    extended_mantissa_70
    >> ($signed(_sub_shift_T_850) < 10'sh0 ? 10'h0 - _sub_shift_T_850 : _sub_shift_T_850);
  wire [25:0]   _mantissa_conv_T_1835 = extended_mantissa_70 >> _shift_amt_T_211;
  wire [40:0]   _mantissa_conv_T_1843 =
    {15'h0, _abs_val_full_T_354, 17'h0}
    << ($signed(_shift_amt_T_211) < 4'sh0 ? 4'h0 - _shift_amt_T_211 : _shift_amt_T_211);
  wire          sign_bit_71 = $signed(io_in_71) < 10'sh0;
  wire [8:0]    _abs_val_full_T_359 = sign_bit_71 ? 9'h0 - io_in_71[8:0] : io_in_71[8:0];
  wire [7:0]    _PE_T_3417 =
    {4'h0, _abs_val_full_T_359[7:4]} | {_abs_val_full_T_359[3:0], 4'h0};
  wire [7:0]    _PE_T_3427 =
    {2'h0, _PE_T_3417[7:2] & 6'h33} | {_PE_T_3417[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3437 =
    _PE_T_3427[7:1] & 7'h55 | {1'h0, _PE_T_3427[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_71 =
    _abs_val_full_T_359[8]
      ? 4'h0
      : _PE_T_3437[0]
          ? 4'h1
          : _PE_T_3437[1]
              ? 4'h2
              : _PE_T_3437[2]
                  ? 4'h3
                  : _PE_T_3437[3]
                      ? 4'h4
                      : _PE_T_3437[4]
                          ? 4'h5
                          : _PE_T_3437[5] ? 4'h6 : _PE_T_3437[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_214 = 4'h2 - PE_71;
  wire [25:0]   extended_mantissa_71 = {_abs_val_full_T_359, 17'h0};
  wire [9:0]    _real_exp_T_142 =
    io_exponent_4 + {{6{_shift_amt_T_214[3]}}, _shift_amt_T_214};
  wire [9:0]    _biased_exp_T_142 = _real_exp_T_142 + 10'h7F;
  wire          _GEN_212 = io_in_71 == 10'h0;
  wire          _GEN_213 = $signed(_real_exp_T_142) > 10'sh7F;
  wire          _GEN_214 = $signed(_biased_exp_T_142) < 10'sh1;
  wire [9:0]    _sub_shift_T_862 =
    {6'h0, $signed(_shift_amt_T_214) < 4'sh0 ? 4'h0 - _shift_amt_T_214 : _shift_amt_T_214}
    - (10'h1 - _biased_exp_T_142);
  wire [1048:0] _mantissa_conv_T_1848 =
    {1023'h0, _abs_val_full_T_359, 17'h0} << _sub_shift_T_862;
  wire [25:0]   _mantissa_conv_T_1856 =
    extended_mantissa_71
    >> ($signed(_sub_shift_T_862) < 10'sh0 ? 10'h0 - _sub_shift_T_862 : _sub_shift_T_862);
  wire [25:0]   _mantissa_conv_T_1861 = extended_mantissa_71 >> _shift_amt_T_214;
  wire [40:0]   _mantissa_conv_T_1869 =
    {15'h0, _abs_val_full_T_359, 17'h0}
    << ($signed(_shift_amt_T_214) < 4'sh0 ? 4'h0 - _shift_amt_T_214 : _shift_amt_T_214);
  wire          sign_bit_72 = $signed(io_in_72) < 10'sh0;
  wire [8:0]    _abs_val_full_T_364 = sign_bit_72 ? 9'h0 - io_in_72[8:0] : io_in_72[8:0];
  wire [7:0]    _PE_T_3465 =
    {4'h0, _abs_val_full_T_364[7:4]} | {_abs_val_full_T_364[3:0], 4'h0};
  wire [7:0]    _PE_T_3475 =
    {2'h0, _PE_T_3465[7:2] & 6'h33} | {_PE_T_3465[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3485 =
    _PE_T_3475[7:1] & 7'h55 | {1'h0, _PE_T_3475[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_72 =
    _abs_val_full_T_364[8]
      ? 4'h0
      : _PE_T_3485[0]
          ? 4'h1
          : _PE_T_3485[1]
              ? 4'h2
              : _PE_T_3485[2]
                  ? 4'h3
                  : _PE_T_3485[3]
                      ? 4'h4
                      : _PE_T_3485[4]
                          ? 4'h5
                          : _PE_T_3485[5] ? 4'h6 : _PE_T_3485[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_217 = 4'h2 - PE_72;
  wire [25:0]   extended_mantissa_72 = {_abs_val_full_T_364, 17'h0};
  wire [9:0]    _real_exp_T_144 =
    io_exponent_4 + {{6{_shift_amt_T_217[3]}}, _shift_amt_T_217};
  wire [9:0]    _biased_exp_T_144 = _real_exp_T_144 + 10'h7F;
  wire          _GEN_215 = io_in_72 == 10'h0;
  wire          _GEN_216 = $signed(_real_exp_T_144) > 10'sh7F;
  wire          _GEN_217 = $signed(_biased_exp_T_144) < 10'sh1;
  wire [9:0]    _sub_shift_T_874 =
    {6'h0, $signed(_shift_amt_T_217) < 4'sh0 ? 4'h0 - _shift_amt_T_217 : _shift_amt_T_217}
    - (10'h1 - _biased_exp_T_144);
  wire [1048:0] _mantissa_conv_T_1874 =
    {1023'h0, _abs_val_full_T_364, 17'h0} << _sub_shift_T_874;
  wire [25:0]   _mantissa_conv_T_1882 =
    extended_mantissa_72
    >> ($signed(_sub_shift_T_874) < 10'sh0 ? 10'h0 - _sub_shift_T_874 : _sub_shift_T_874);
  wire [25:0]   _mantissa_conv_T_1887 = extended_mantissa_72 >> _shift_amt_T_217;
  wire [40:0]   _mantissa_conv_T_1895 =
    {15'h0, _abs_val_full_T_364, 17'h0}
    << ($signed(_shift_amt_T_217) < 4'sh0 ? 4'h0 - _shift_amt_T_217 : _shift_amt_T_217);
  wire          sign_bit_73 = $signed(io_in_73) < 10'sh0;
  wire [8:0]    _abs_val_full_T_369 = sign_bit_73 ? 9'h0 - io_in_73[8:0] : io_in_73[8:0];
  wire [7:0]    _PE_T_3513 =
    {4'h0, _abs_val_full_T_369[7:4]} | {_abs_val_full_T_369[3:0], 4'h0};
  wire [7:0]    _PE_T_3523 =
    {2'h0, _PE_T_3513[7:2] & 6'h33} | {_PE_T_3513[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3533 =
    _PE_T_3523[7:1] & 7'h55 | {1'h0, _PE_T_3523[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_73 =
    _abs_val_full_T_369[8]
      ? 4'h0
      : _PE_T_3533[0]
          ? 4'h1
          : _PE_T_3533[1]
              ? 4'h2
              : _PE_T_3533[2]
                  ? 4'h3
                  : _PE_T_3533[3]
                      ? 4'h4
                      : _PE_T_3533[4]
                          ? 4'h5
                          : _PE_T_3533[5] ? 4'h6 : _PE_T_3533[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_220 = 4'h2 - PE_73;
  wire [25:0]   extended_mantissa_73 = {_abs_val_full_T_369, 17'h0};
  wire [9:0]    _real_exp_T_146 =
    io_exponent_4 + {{6{_shift_amt_T_220[3]}}, _shift_amt_T_220};
  wire [9:0]    _biased_exp_T_146 = _real_exp_T_146 + 10'h7F;
  wire          _GEN_218 = io_in_73 == 10'h0;
  wire          _GEN_219 = $signed(_real_exp_T_146) > 10'sh7F;
  wire          _GEN_220 = $signed(_biased_exp_T_146) < 10'sh1;
  wire [9:0]    _sub_shift_T_886 =
    {6'h0, $signed(_shift_amt_T_220) < 4'sh0 ? 4'h0 - _shift_amt_T_220 : _shift_amt_T_220}
    - (10'h1 - _biased_exp_T_146);
  wire [1048:0] _mantissa_conv_T_1900 =
    {1023'h0, _abs_val_full_T_369, 17'h0} << _sub_shift_T_886;
  wire [25:0]   _mantissa_conv_T_1908 =
    extended_mantissa_73
    >> ($signed(_sub_shift_T_886) < 10'sh0 ? 10'h0 - _sub_shift_T_886 : _sub_shift_T_886);
  wire [25:0]   _mantissa_conv_T_1913 = extended_mantissa_73 >> _shift_amt_T_220;
  wire [40:0]   _mantissa_conv_T_1921 =
    {15'h0, _abs_val_full_T_369, 17'h0}
    << ($signed(_shift_amt_T_220) < 4'sh0 ? 4'h0 - _shift_amt_T_220 : _shift_amt_T_220);
  wire          sign_bit_74 = $signed(io_in_74) < 10'sh0;
  wire [8:0]    _abs_val_full_T_374 = sign_bit_74 ? 9'h0 - io_in_74[8:0] : io_in_74[8:0];
  wire [7:0]    _PE_T_3561 =
    {4'h0, _abs_val_full_T_374[7:4]} | {_abs_val_full_T_374[3:0], 4'h0};
  wire [7:0]    _PE_T_3571 =
    {2'h0, _PE_T_3561[7:2] & 6'h33} | {_PE_T_3561[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3581 =
    _PE_T_3571[7:1] & 7'h55 | {1'h0, _PE_T_3571[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_74 =
    _abs_val_full_T_374[8]
      ? 4'h0
      : _PE_T_3581[0]
          ? 4'h1
          : _PE_T_3581[1]
              ? 4'h2
              : _PE_T_3581[2]
                  ? 4'h3
                  : _PE_T_3581[3]
                      ? 4'h4
                      : _PE_T_3581[4]
                          ? 4'h5
                          : _PE_T_3581[5] ? 4'h6 : _PE_T_3581[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_223 = 4'h2 - PE_74;
  wire [25:0]   extended_mantissa_74 = {_abs_val_full_T_374, 17'h0};
  wire [9:0]    _real_exp_T_148 =
    io_exponent_4 + {{6{_shift_amt_T_223[3]}}, _shift_amt_T_223};
  wire [9:0]    _biased_exp_T_148 = _real_exp_T_148 + 10'h7F;
  wire          _GEN_221 = io_in_74 == 10'h0;
  wire          _GEN_222 = $signed(_real_exp_T_148) > 10'sh7F;
  wire          _GEN_223 = $signed(_biased_exp_T_148) < 10'sh1;
  wire [9:0]    _sub_shift_T_898 =
    {6'h0, $signed(_shift_amt_T_223) < 4'sh0 ? 4'h0 - _shift_amt_T_223 : _shift_amt_T_223}
    - (10'h1 - _biased_exp_T_148);
  wire [1048:0] _mantissa_conv_T_1926 =
    {1023'h0, _abs_val_full_T_374, 17'h0} << _sub_shift_T_898;
  wire [25:0]   _mantissa_conv_T_1934 =
    extended_mantissa_74
    >> ($signed(_sub_shift_T_898) < 10'sh0 ? 10'h0 - _sub_shift_T_898 : _sub_shift_T_898);
  wire [25:0]   _mantissa_conv_T_1939 = extended_mantissa_74 >> _shift_amt_T_223;
  wire [40:0]   _mantissa_conv_T_1947 =
    {15'h0, _abs_val_full_T_374, 17'h0}
    << ($signed(_shift_amt_T_223) < 4'sh0 ? 4'h0 - _shift_amt_T_223 : _shift_amt_T_223);
  wire          sign_bit_75 = $signed(io_in_75) < 10'sh0;
  wire [8:0]    _abs_val_full_T_379 = sign_bit_75 ? 9'h0 - io_in_75[8:0] : io_in_75[8:0];
  wire [7:0]    _PE_T_3609 =
    {4'h0, _abs_val_full_T_379[7:4]} | {_abs_val_full_T_379[3:0], 4'h0};
  wire [7:0]    _PE_T_3619 =
    {2'h0, _PE_T_3609[7:2] & 6'h33} | {_PE_T_3609[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3629 =
    _PE_T_3619[7:1] & 7'h55 | {1'h0, _PE_T_3619[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_75 =
    _abs_val_full_T_379[8]
      ? 4'h0
      : _PE_T_3629[0]
          ? 4'h1
          : _PE_T_3629[1]
              ? 4'h2
              : _PE_T_3629[2]
                  ? 4'h3
                  : _PE_T_3629[3]
                      ? 4'h4
                      : _PE_T_3629[4]
                          ? 4'h5
                          : _PE_T_3629[5] ? 4'h6 : _PE_T_3629[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_226 = 4'h2 - PE_75;
  wire [25:0]   extended_mantissa_75 = {_abs_val_full_T_379, 17'h0};
  wire [9:0]    _real_exp_T_150 =
    io_exponent_4 + {{6{_shift_amt_T_226[3]}}, _shift_amt_T_226};
  wire [9:0]    _biased_exp_T_150 = _real_exp_T_150 + 10'h7F;
  wire          _GEN_224 = io_in_75 == 10'h0;
  wire          _GEN_225 = $signed(_real_exp_T_150) > 10'sh7F;
  wire          _GEN_226 = $signed(_biased_exp_T_150) < 10'sh1;
  wire [9:0]    _sub_shift_T_910 =
    {6'h0, $signed(_shift_amt_T_226) < 4'sh0 ? 4'h0 - _shift_amt_T_226 : _shift_amt_T_226}
    - (10'h1 - _biased_exp_T_150);
  wire [1048:0] _mantissa_conv_T_1952 =
    {1023'h0, _abs_val_full_T_379, 17'h0} << _sub_shift_T_910;
  wire [25:0]   _mantissa_conv_T_1960 =
    extended_mantissa_75
    >> ($signed(_sub_shift_T_910) < 10'sh0 ? 10'h0 - _sub_shift_T_910 : _sub_shift_T_910);
  wire [25:0]   _mantissa_conv_T_1965 = extended_mantissa_75 >> _shift_amt_T_226;
  wire [40:0]   _mantissa_conv_T_1973 =
    {15'h0, _abs_val_full_T_379, 17'h0}
    << ($signed(_shift_amt_T_226) < 4'sh0 ? 4'h0 - _shift_amt_T_226 : _shift_amt_T_226);
  wire          sign_bit_76 = $signed(io_in_76) < 10'sh0;
  wire [8:0]    _abs_val_full_T_384 = sign_bit_76 ? 9'h0 - io_in_76[8:0] : io_in_76[8:0];
  wire [7:0]    _PE_T_3657 =
    {4'h0, _abs_val_full_T_384[7:4]} | {_abs_val_full_T_384[3:0], 4'h0};
  wire [7:0]    _PE_T_3667 =
    {2'h0, _PE_T_3657[7:2] & 6'h33} | {_PE_T_3657[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3677 =
    _PE_T_3667[7:1] & 7'h55 | {1'h0, _PE_T_3667[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_76 =
    _abs_val_full_T_384[8]
      ? 4'h0
      : _PE_T_3677[0]
          ? 4'h1
          : _PE_T_3677[1]
              ? 4'h2
              : _PE_T_3677[2]
                  ? 4'h3
                  : _PE_T_3677[3]
                      ? 4'h4
                      : _PE_T_3677[4]
                          ? 4'h5
                          : _PE_T_3677[5] ? 4'h6 : _PE_T_3677[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_229 = 4'h2 - PE_76;
  wire [25:0]   extended_mantissa_76 = {_abs_val_full_T_384, 17'h0};
  wire [9:0]    _real_exp_T_152 =
    io_exponent_4 + {{6{_shift_amt_T_229[3]}}, _shift_amt_T_229};
  wire [9:0]    _biased_exp_T_152 = _real_exp_T_152 + 10'h7F;
  wire          _GEN_227 = io_in_76 == 10'h0;
  wire          _GEN_228 = $signed(_real_exp_T_152) > 10'sh7F;
  wire          _GEN_229 = $signed(_biased_exp_T_152) < 10'sh1;
  wire [9:0]    _sub_shift_T_922 =
    {6'h0, $signed(_shift_amt_T_229) < 4'sh0 ? 4'h0 - _shift_amt_T_229 : _shift_amt_T_229}
    - (10'h1 - _biased_exp_T_152);
  wire [1048:0] _mantissa_conv_T_1978 =
    {1023'h0, _abs_val_full_T_384, 17'h0} << _sub_shift_T_922;
  wire [25:0]   _mantissa_conv_T_1986 =
    extended_mantissa_76
    >> ($signed(_sub_shift_T_922) < 10'sh0 ? 10'h0 - _sub_shift_T_922 : _sub_shift_T_922);
  wire [25:0]   _mantissa_conv_T_1991 = extended_mantissa_76 >> _shift_amt_T_229;
  wire [40:0]   _mantissa_conv_T_1999 =
    {15'h0, _abs_val_full_T_384, 17'h0}
    << ($signed(_shift_amt_T_229) < 4'sh0 ? 4'h0 - _shift_amt_T_229 : _shift_amt_T_229);
  wire          sign_bit_77 = $signed(io_in_77) < 10'sh0;
  wire [8:0]    _abs_val_full_T_389 = sign_bit_77 ? 9'h0 - io_in_77[8:0] : io_in_77[8:0];
  wire [7:0]    _PE_T_3705 =
    {4'h0, _abs_val_full_T_389[7:4]} | {_abs_val_full_T_389[3:0], 4'h0};
  wire [7:0]    _PE_T_3715 =
    {2'h0, _PE_T_3705[7:2] & 6'h33} | {_PE_T_3705[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3725 =
    _PE_T_3715[7:1] & 7'h55 | {1'h0, _PE_T_3715[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_77 =
    _abs_val_full_T_389[8]
      ? 4'h0
      : _PE_T_3725[0]
          ? 4'h1
          : _PE_T_3725[1]
              ? 4'h2
              : _PE_T_3725[2]
                  ? 4'h3
                  : _PE_T_3725[3]
                      ? 4'h4
                      : _PE_T_3725[4]
                          ? 4'h5
                          : _PE_T_3725[5] ? 4'h6 : _PE_T_3725[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_232 = 4'h2 - PE_77;
  wire [25:0]   extended_mantissa_77 = {_abs_val_full_T_389, 17'h0};
  wire [9:0]    _real_exp_T_154 =
    io_exponent_4 + {{6{_shift_amt_T_232[3]}}, _shift_amt_T_232};
  wire [9:0]    _biased_exp_T_154 = _real_exp_T_154 + 10'h7F;
  wire          _GEN_230 = io_in_77 == 10'h0;
  wire          _GEN_231 = $signed(_real_exp_T_154) > 10'sh7F;
  wire          _GEN_232 = $signed(_biased_exp_T_154) < 10'sh1;
  wire [9:0]    _sub_shift_T_934 =
    {6'h0, $signed(_shift_amt_T_232) < 4'sh0 ? 4'h0 - _shift_amt_T_232 : _shift_amt_T_232}
    - (10'h1 - _biased_exp_T_154);
  wire [1048:0] _mantissa_conv_T_2004 =
    {1023'h0, _abs_val_full_T_389, 17'h0} << _sub_shift_T_934;
  wire [25:0]   _mantissa_conv_T_2012 =
    extended_mantissa_77
    >> ($signed(_sub_shift_T_934) < 10'sh0 ? 10'h0 - _sub_shift_T_934 : _sub_shift_T_934);
  wire [25:0]   _mantissa_conv_T_2017 = extended_mantissa_77 >> _shift_amt_T_232;
  wire [40:0]   _mantissa_conv_T_2025 =
    {15'h0, _abs_val_full_T_389, 17'h0}
    << ($signed(_shift_amt_T_232) < 4'sh0 ? 4'h0 - _shift_amt_T_232 : _shift_amt_T_232);
  wire          sign_bit_78 = $signed(io_in_78) < 10'sh0;
  wire [8:0]    _abs_val_full_T_394 = sign_bit_78 ? 9'h0 - io_in_78[8:0] : io_in_78[8:0];
  wire [7:0]    _PE_T_3753 =
    {4'h0, _abs_val_full_T_394[7:4]} | {_abs_val_full_T_394[3:0], 4'h0};
  wire [7:0]    _PE_T_3763 =
    {2'h0, _PE_T_3753[7:2] & 6'h33} | {_PE_T_3753[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3773 =
    _PE_T_3763[7:1] & 7'h55 | {1'h0, _PE_T_3763[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_78 =
    _abs_val_full_T_394[8]
      ? 4'h0
      : _PE_T_3773[0]
          ? 4'h1
          : _PE_T_3773[1]
              ? 4'h2
              : _PE_T_3773[2]
                  ? 4'h3
                  : _PE_T_3773[3]
                      ? 4'h4
                      : _PE_T_3773[4]
                          ? 4'h5
                          : _PE_T_3773[5] ? 4'h6 : _PE_T_3773[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_235 = 4'h2 - PE_78;
  wire [25:0]   extended_mantissa_78 = {_abs_val_full_T_394, 17'h0};
  wire [9:0]    _real_exp_T_156 =
    io_exponent_4 + {{6{_shift_amt_T_235[3]}}, _shift_amt_T_235};
  wire [9:0]    _biased_exp_T_156 = _real_exp_T_156 + 10'h7F;
  wire          _GEN_233 = io_in_78 == 10'h0;
  wire          _GEN_234 = $signed(_real_exp_T_156) > 10'sh7F;
  wire          _GEN_235 = $signed(_biased_exp_T_156) < 10'sh1;
  wire [9:0]    _sub_shift_T_946 =
    {6'h0, $signed(_shift_amt_T_235) < 4'sh0 ? 4'h0 - _shift_amt_T_235 : _shift_amt_T_235}
    - (10'h1 - _biased_exp_T_156);
  wire [1048:0] _mantissa_conv_T_2030 =
    {1023'h0, _abs_val_full_T_394, 17'h0} << _sub_shift_T_946;
  wire [25:0]   _mantissa_conv_T_2038 =
    extended_mantissa_78
    >> ($signed(_sub_shift_T_946) < 10'sh0 ? 10'h0 - _sub_shift_T_946 : _sub_shift_T_946);
  wire [25:0]   _mantissa_conv_T_2043 = extended_mantissa_78 >> _shift_amt_T_235;
  wire [40:0]   _mantissa_conv_T_2051 =
    {15'h0, _abs_val_full_T_394, 17'h0}
    << ($signed(_shift_amt_T_235) < 4'sh0 ? 4'h0 - _shift_amt_T_235 : _shift_amt_T_235);
  wire          sign_bit_79 = $signed(io_in_79) < 10'sh0;
  wire [8:0]    _abs_val_full_T_399 = sign_bit_79 ? 9'h0 - io_in_79[8:0] : io_in_79[8:0];
  wire [7:0]    _PE_T_3801 =
    {4'h0, _abs_val_full_T_399[7:4]} | {_abs_val_full_T_399[3:0], 4'h0};
  wire [7:0]    _PE_T_3811 =
    {2'h0, _PE_T_3801[7:2] & 6'h33} | {_PE_T_3801[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3821 =
    _PE_T_3811[7:1] & 7'h55 | {1'h0, _PE_T_3811[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_79 =
    _abs_val_full_T_399[8]
      ? 4'h0
      : _PE_T_3821[0]
          ? 4'h1
          : _PE_T_3821[1]
              ? 4'h2
              : _PE_T_3821[2]
                  ? 4'h3
                  : _PE_T_3821[3]
                      ? 4'h4
                      : _PE_T_3821[4]
                          ? 4'h5
                          : _PE_T_3821[5] ? 4'h6 : _PE_T_3821[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_238 = 4'h2 - PE_79;
  wire [25:0]   extended_mantissa_79 = {_abs_val_full_T_399, 17'h0};
  wire [9:0]    _real_exp_T_158 =
    io_exponent_4 + {{6{_shift_amt_T_238[3]}}, _shift_amt_T_238};
  wire [9:0]    _biased_exp_T_158 = _real_exp_T_158 + 10'h7F;
  wire          _GEN_236 = io_in_79 == 10'h0;
  wire          _GEN_237 = $signed(_real_exp_T_158) > 10'sh7F;
  wire          _GEN_238 = $signed(_biased_exp_T_158) < 10'sh1;
  wire [9:0]    _sub_shift_T_958 =
    {6'h0, $signed(_shift_amt_T_238) < 4'sh0 ? 4'h0 - _shift_amt_T_238 : _shift_amt_T_238}
    - (10'h1 - _biased_exp_T_158);
  wire [1048:0] _mantissa_conv_T_2056 =
    {1023'h0, _abs_val_full_T_399, 17'h0} << _sub_shift_T_958;
  wire [25:0]   _mantissa_conv_T_2064 =
    extended_mantissa_79
    >> ($signed(_sub_shift_T_958) < 10'sh0 ? 10'h0 - _sub_shift_T_958 : _sub_shift_T_958);
  wire [25:0]   _mantissa_conv_T_2069 = extended_mantissa_79 >> _shift_amt_T_238;
  wire [40:0]   _mantissa_conv_T_2077 =
    {15'h0, _abs_val_full_T_399, 17'h0}
    << ($signed(_shift_amt_T_238) < 4'sh0 ? 4'h0 - _shift_amt_T_238 : _shift_amt_T_238);
  wire          sign_bit_80 = $signed(io_in_80) < 10'sh0;
  wire [8:0]    _abs_val_full_T_404 = sign_bit_80 ? 9'h0 - io_in_80[8:0] : io_in_80[8:0];
  wire [7:0]    _PE_T_3849 =
    {4'h0, _abs_val_full_T_404[7:4]} | {_abs_val_full_T_404[3:0], 4'h0};
  wire [7:0]    _PE_T_3859 =
    {2'h0, _PE_T_3849[7:2] & 6'h33} | {_PE_T_3849[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3869 =
    _PE_T_3859[7:1] & 7'h55 | {1'h0, _PE_T_3859[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_80 =
    _abs_val_full_T_404[8]
      ? 4'h0
      : _PE_T_3869[0]
          ? 4'h1
          : _PE_T_3869[1]
              ? 4'h2
              : _PE_T_3869[2]
                  ? 4'h3
                  : _PE_T_3869[3]
                      ? 4'h4
                      : _PE_T_3869[4]
                          ? 4'h5
                          : _PE_T_3869[5] ? 4'h6 : _PE_T_3869[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_241 = 4'h2 - PE_80;
  wire [25:0]   extended_mantissa_80 = {_abs_val_full_T_404, 17'h0};
  wire [9:0]    _real_exp_T_160 =
    io_exponent_5 + {{6{_shift_amt_T_241[3]}}, _shift_amt_T_241};
  wire [9:0]    _biased_exp_T_160 = _real_exp_T_160 + 10'h7F;
  wire          _GEN_239 = io_in_80 == 10'h0;
  wire          _GEN_240 = $signed(_real_exp_T_160) > 10'sh7F;
  wire          _GEN_241 = $signed(_biased_exp_T_160) < 10'sh1;
  wire [9:0]    _sub_shift_T_970 =
    {6'h0, $signed(_shift_amt_T_241) < 4'sh0 ? 4'h0 - _shift_amt_T_241 : _shift_amt_T_241}
    - (10'h1 - _biased_exp_T_160);
  wire [1048:0] _mantissa_conv_T_2082 =
    {1023'h0, _abs_val_full_T_404, 17'h0} << _sub_shift_T_970;
  wire [25:0]   _mantissa_conv_T_2090 =
    extended_mantissa_80
    >> ($signed(_sub_shift_T_970) < 10'sh0 ? 10'h0 - _sub_shift_T_970 : _sub_shift_T_970);
  wire [25:0]   _mantissa_conv_T_2095 = extended_mantissa_80 >> _shift_amt_T_241;
  wire [40:0]   _mantissa_conv_T_2103 =
    {15'h0, _abs_val_full_T_404, 17'h0}
    << ($signed(_shift_amt_T_241) < 4'sh0 ? 4'h0 - _shift_amt_T_241 : _shift_amt_T_241);
  wire          sign_bit_81 = $signed(io_in_81) < 10'sh0;
  wire [8:0]    _abs_val_full_T_409 = sign_bit_81 ? 9'h0 - io_in_81[8:0] : io_in_81[8:0];
  wire [7:0]    _PE_T_3897 =
    {4'h0, _abs_val_full_T_409[7:4]} | {_abs_val_full_T_409[3:0], 4'h0};
  wire [7:0]    _PE_T_3907 =
    {2'h0, _PE_T_3897[7:2] & 6'h33} | {_PE_T_3897[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3917 =
    _PE_T_3907[7:1] & 7'h55 | {1'h0, _PE_T_3907[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_81 =
    _abs_val_full_T_409[8]
      ? 4'h0
      : _PE_T_3917[0]
          ? 4'h1
          : _PE_T_3917[1]
              ? 4'h2
              : _PE_T_3917[2]
                  ? 4'h3
                  : _PE_T_3917[3]
                      ? 4'h4
                      : _PE_T_3917[4]
                          ? 4'h5
                          : _PE_T_3917[5] ? 4'h6 : _PE_T_3917[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_244 = 4'h2 - PE_81;
  wire [25:0]   extended_mantissa_81 = {_abs_val_full_T_409, 17'h0};
  wire [9:0]    _real_exp_T_162 =
    io_exponent_5 + {{6{_shift_amt_T_244[3]}}, _shift_amt_T_244};
  wire [9:0]    _biased_exp_T_162 = _real_exp_T_162 + 10'h7F;
  wire          _GEN_242 = io_in_81 == 10'h0;
  wire          _GEN_243 = $signed(_real_exp_T_162) > 10'sh7F;
  wire          _GEN_244 = $signed(_biased_exp_T_162) < 10'sh1;
  wire [9:0]    _sub_shift_T_982 =
    {6'h0, $signed(_shift_amt_T_244) < 4'sh0 ? 4'h0 - _shift_amt_T_244 : _shift_amt_T_244}
    - (10'h1 - _biased_exp_T_162);
  wire [1048:0] _mantissa_conv_T_2108 =
    {1023'h0, _abs_val_full_T_409, 17'h0} << _sub_shift_T_982;
  wire [25:0]   _mantissa_conv_T_2116 =
    extended_mantissa_81
    >> ($signed(_sub_shift_T_982) < 10'sh0 ? 10'h0 - _sub_shift_T_982 : _sub_shift_T_982);
  wire [25:0]   _mantissa_conv_T_2121 = extended_mantissa_81 >> _shift_amt_T_244;
  wire [40:0]   _mantissa_conv_T_2129 =
    {15'h0, _abs_val_full_T_409, 17'h0}
    << ($signed(_shift_amt_T_244) < 4'sh0 ? 4'h0 - _shift_amt_T_244 : _shift_amt_T_244);
  wire          sign_bit_82 = $signed(io_in_82) < 10'sh0;
  wire [8:0]    _abs_val_full_T_414 = sign_bit_82 ? 9'h0 - io_in_82[8:0] : io_in_82[8:0];
  wire [7:0]    _PE_T_3945 =
    {4'h0, _abs_val_full_T_414[7:4]} | {_abs_val_full_T_414[3:0], 4'h0};
  wire [7:0]    _PE_T_3955 =
    {2'h0, _PE_T_3945[7:2] & 6'h33} | {_PE_T_3945[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_3965 =
    _PE_T_3955[7:1] & 7'h55 | {1'h0, _PE_T_3955[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_82 =
    _abs_val_full_T_414[8]
      ? 4'h0
      : _PE_T_3965[0]
          ? 4'h1
          : _PE_T_3965[1]
              ? 4'h2
              : _PE_T_3965[2]
                  ? 4'h3
                  : _PE_T_3965[3]
                      ? 4'h4
                      : _PE_T_3965[4]
                          ? 4'h5
                          : _PE_T_3965[5] ? 4'h6 : _PE_T_3965[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_247 = 4'h2 - PE_82;
  wire [25:0]   extended_mantissa_82 = {_abs_val_full_T_414, 17'h0};
  wire [9:0]    _real_exp_T_164 =
    io_exponent_5 + {{6{_shift_amt_T_247[3]}}, _shift_amt_T_247};
  wire [9:0]    _biased_exp_T_164 = _real_exp_T_164 + 10'h7F;
  wire          _GEN_245 = io_in_82 == 10'h0;
  wire          _GEN_246 = $signed(_real_exp_T_164) > 10'sh7F;
  wire          _GEN_247 = $signed(_biased_exp_T_164) < 10'sh1;
  wire [9:0]    _sub_shift_T_994 =
    {6'h0, $signed(_shift_amt_T_247) < 4'sh0 ? 4'h0 - _shift_amt_T_247 : _shift_amt_T_247}
    - (10'h1 - _biased_exp_T_164);
  wire [1048:0] _mantissa_conv_T_2134 =
    {1023'h0, _abs_val_full_T_414, 17'h0} << _sub_shift_T_994;
  wire [25:0]   _mantissa_conv_T_2142 =
    extended_mantissa_82
    >> ($signed(_sub_shift_T_994) < 10'sh0 ? 10'h0 - _sub_shift_T_994 : _sub_shift_T_994);
  wire [25:0]   _mantissa_conv_T_2147 = extended_mantissa_82 >> _shift_amt_T_247;
  wire [40:0]   _mantissa_conv_T_2155 =
    {15'h0, _abs_val_full_T_414, 17'h0}
    << ($signed(_shift_amt_T_247) < 4'sh0 ? 4'h0 - _shift_amt_T_247 : _shift_amt_T_247);
  wire          sign_bit_83 = $signed(io_in_83) < 10'sh0;
  wire [8:0]    _abs_val_full_T_419 = sign_bit_83 ? 9'h0 - io_in_83[8:0] : io_in_83[8:0];
  wire [7:0]    _PE_T_3993 =
    {4'h0, _abs_val_full_T_419[7:4]} | {_abs_val_full_T_419[3:0], 4'h0};
  wire [7:0]    _PE_T_4003 =
    {2'h0, _PE_T_3993[7:2] & 6'h33} | {_PE_T_3993[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4013 =
    _PE_T_4003[7:1] & 7'h55 | {1'h0, _PE_T_4003[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_83 =
    _abs_val_full_T_419[8]
      ? 4'h0
      : _PE_T_4013[0]
          ? 4'h1
          : _PE_T_4013[1]
              ? 4'h2
              : _PE_T_4013[2]
                  ? 4'h3
                  : _PE_T_4013[3]
                      ? 4'h4
                      : _PE_T_4013[4]
                          ? 4'h5
                          : _PE_T_4013[5] ? 4'h6 : _PE_T_4013[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_250 = 4'h2 - PE_83;
  wire [25:0]   extended_mantissa_83 = {_abs_val_full_T_419, 17'h0};
  wire [9:0]    _real_exp_T_166 =
    io_exponent_5 + {{6{_shift_amt_T_250[3]}}, _shift_amt_T_250};
  wire [9:0]    _biased_exp_T_166 = _real_exp_T_166 + 10'h7F;
  wire          _GEN_248 = io_in_83 == 10'h0;
  wire          _GEN_249 = $signed(_real_exp_T_166) > 10'sh7F;
  wire          _GEN_250 = $signed(_biased_exp_T_166) < 10'sh1;
  wire [9:0]    _sub_shift_T_1006 =
    {6'h0, $signed(_shift_amt_T_250) < 4'sh0 ? 4'h0 - _shift_amt_T_250 : _shift_amt_T_250}
    - (10'h1 - _biased_exp_T_166);
  wire [1048:0] _mantissa_conv_T_2160 =
    {1023'h0, _abs_val_full_T_419, 17'h0} << _sub_shift_T_1006;
  wire [25:0]   _mantissa_conv_T_2168 =
    extended_mantissa_83
    >> ($signed(_sub_shift_T_1006) < 10'sh0
          ? 10'h0 - _sub_shift_T_1006
          : _sub_shift_T_1006);
  wire [25:0]   _mantissa_conv_T_2173 = extended_mantissa_83 >> _shift_amt_T_250;
  wire [40:0]   _mantissa_conv_T_2181 =
    {15'h0, _abs_val_full_T_419, 17'h0}
    << ($signed(_shift_amt_T_250) < 4'sh0 ? 4'h0 - _shift_amt_T_250 : _shift_amt_T_250);
  wire          sign_bit_84 = $signed(io_in_84) < 10'sh0;
  wire [8:0]    _abs_val_full_T_424 = sign_bit_84 ? 9'h0 - io_in_84[8:0] : io_in_84[8:0];
  wire [7:0]    _PE_T_4041 =
    {4'h0, _abs_val_full_T_424[7:4]} | {_abs_val_full_T_424[3:0], 4'h0};
  wire [7:0]    _PE_T_4051 =
    {2'h0, _PE_T_4041[7:2] & 6'h33} | {_PE_T_4041[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4061 =
    _PE_T_4051[7:1] & 7'h55 | {1'h0, _PE_T_4051[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_84 =
    _abs_val_full_T_424[8]
      ? 4'h0
      : _PE_T_4061[0]
          ? 4'h1
          : _PE_T_4061[1]
              ? 4'h2
              : _PE_T_4061[2]
                  ? 4'h3
                  : _PE_T_4061[3]
                      ? 4'h4
                      : _PE_T_4061[4]
                          ? 4'h5
                          : _PE_T_4061[5] ? 4'h6 : _PE_T_4061[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_253 = 4'h2 - PE_84;
  wire [25:0]   extended_mantissa_84 = {_abs_val_full_T_424, 17'h0};
  wire [9:0]    _real_exp_T_168 =
    io_exponent_5 + {{6{_shift_amt_T_253[3]}}, _shift_amt_T_253};
  wire [9:0]    _biased_exp_T_168 = _real_exp_T_168 + 10'h7F;
  wire          _GEN_251 = io_in_84 == 10'h0;
  wire          _GEN_252 = $signed(_real_exp_T_168) > 10'sh7F;
  wire          _GEN_253 = $signed(_biased_exp_T_168) < 10'sh1;
  wire [9:0]    _sub_shift_T_1018 =
    {6'h0, $signed(_shift_amt_T_253) < 4'sh0 ? 4'h0 - _shift_amt_T_253 : _shift_amt_T_253}
    - (10'h1 - _biased_exp_T_168);
  wire [1048:0] _mantissa_conv_T_2186 =
    {1023'h0, _abs_val_full_T_424, 17'h0} << _sub_shift_T_1018;
  wire [25:0]   _mantissa_conv_T_2194 =
    extended_mantissa_84
    >> ($signed(_sub_shift_T_1018) < 10'sh0
          ? 10'h0 - _sub_shift_T_1018
          : _sub_shift_T_1018);
  wire [25:0]   _mantissa_conv_T_2199 = extended_mantissa_84 >> _shift_amt_T_253;
  wire [40:0]   _mantissa_conv_T_2207 =
    {15'h0, _abs_val_full_T_424, 17'h0}
    << ($signed(_shift_amt_T_253) < 4'sh0 ? 4'h0 - _shift_amt_T_253 : _shift_amt_T_253);
  wire          sign_bit_85 = $signed(io_in_85) < 10'sh0;
  wire [8:0]    _abs_val_full_T_429 = sign_bit_85 ? 9'h0 - io_in_85[8:0] : io_in_85[8:0];
  wire [7:0]    _PE_T_4089 =
    {4'h0, _abs_val_full_T_429[7:4]} | {_abs_val_full_T_429[3:0], 4'h0};
  wire [7:0]    _PE_T_4099 =
    {2'h0, _PE_T_4089[7:2] & 6'h33} | {_PE_T_4089[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4109 =
    _PE_T_4099[7:1] & 7'h55 | {1'h0, _PE_T_4099[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_85 =
    _abs_val_full_T_429[8]
      ? 4'h0
      : _PE_T_4109[0]
          ? 4'h1
          : _PE_T_4109[1]
              ? 4'h2
              : _PE_T_4109[2]
                  ? 4'h3
                  : _PE_T_4109[3]
                      ? 4'h4
                      : _PE_T_4109[4]
                          ? 4'h5
                          : _PE_T_4109[5] ? 4'h6 : _PE_T_4109[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_256 = 4'h2 - PE_85;
  wire [25:0]   extended_mantissa_85 = {_abs_val_full_T_429, 17'h0};
  wire [9:0]    _real_exp_T_170 =
    io_exponent_5 + {{6{_shift_amt_T_256[3]}}, _shift_amt_T_256};
  wire [9:0]    _biased_exp_T_170 = _real_exp_T_170 + 10'h7F;
  wire          _GEN_254 = io_in_85 == 10'h0;
  wire          _GEN_255 = $signed(_real_exp_T_170) > 10'sh7F;
  wire          _GEN_256 = $signed(_biased_exp_T_170) < 10'sh1;
  wire [9:0]    _sub_shift_T_1030 =
    {6'h0, $signed(_shift_amt_T_256) < 4'sh0 ? 4'h0 - _shift_amt_T_256 : _shift_amt_T_256}
    - (10'h1 - _biased_exp_T_170);
  wire [1048:0] _mantissa_conv_T_2212 =
    {1023'h0, _abs_val_full_T_429, 17'h0} << _sub_shift_T_1030;
  wire [25:0]   _mantissa_conv_T_2220 =
    extended_mantissa_85
    >> ($signed(_sub_shift_T_1030) < 10'sh0
          ? 10'h0 - _sub_shift_T_1030
          : _sub_shift_T_1030);
  wire [25:0]   _mantissa_conv_T_2225 = extended_mantissa_85 >> _shift_amt_T_256;
  wire [40:0]   _mantissa_conv_T_2233 =
    {15'h0, _abs_val_full_T_429, 17'h0}
    << ($signed(_shift_amt_T_256) < 4'sh0 ? 4'h0 - _shift_amt_T_256 : _shift_amt_T_256);
  wire          sign_bit_86 = $signed(io_in_86) < 10'sh0;
  wire [8:0]    _abs_val_full_T_434 = sign_bit_86 ? 9'h0 - io_in_86[8:0] : io_in_86[8:0];
  wire [7:0]    _PE_T_4137 =
    {4'h0, _abs_val_full_T_434[7:4]} | {_abs_val_full_T_434[3:0], 4'h0};
  wire [7:0]    _PE_T_4147 =
    {2'h0, _PE_T_4137[7:2] & 6'h33} | {_PE_T_4137[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4157 =
    _PE_T_4147[7:1] & 7'h55 | {1'h0, _PE_T_4147[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_86 =
    _abs_val_full_T_434[8]
      ? 4'h0
      : _PE_T_4157[0]
          ? 4'h1
          : _PE_T_4157[1]
              ? 4'h2
              : _PE_T_4157[2]
                  ? 4'h3
                  : _PE_T_4157[3]
                      ? 4'h4
                      : _PE_T_4157[4]
                          ? 4'h5
                          : _PE_T_4157[5] ? 4'h6 : _PE_T_4157[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_259 = 4'h2 - PE_86;
  wire [25:0]   extended_mantissa_86 = {_abs_val_full_T_434, 17'h0};
  wire [9:0]    _real_exp_T_172 =
    io_exponent_5 + {{6{_shift_amt_T_259[3]}}, _shift_amt_T_259};
  wire [9:0]    _biased_exp_T_172 = _real_exp_T_172 + 10'h7F;
  wire          _GEN_257 = io_in_86 == 10'h0;
  wire          _GEN_258 = $signed(_real_exp_T_172) > 10'sh7F;
  wire          _GEN_259 = $signed(_biased_exp_T_172) < 10'sh1;
  wire [9:0]    _sub_shift_T_1042 =
    {6'h0, $signed(_shift_amt_T_259) < 4'sh0 ? 4'h0 - _shift_amt_T_259 : _shift_amt_T_259}
    - (10'h1 - _biased_exp_T_172);
  wire [1048:0] _mantissa_conv_T_2238 =
    {1023'h0, _abs_val_full_T_434, 17'h0} << _sub_shift_T_1042;
  wire [25:0]   _mantissa_conv_T_2246 =
    extended_mantissa_86
    >> ($signed(_sub_shift_T_1042) < 10'sh0
          ? 10'h0 - _sub_shift_T_1042
          : _sub_shift_T_1042);
  wire [25:0]   _mantissa_conv_T_2251 = extended_mantissa_86 >> _shift_amt_T_259;
  wire [40:0]   _mantissa_conv_T_2259 =
    {15'h0, _abs_val_full_T_434, 17'h0}
    << ($signed(_shift_amt_T_259) < 4'sh0 ? 4'h0 - _shift_amt_T_259 : _shift_amt_T_259);
  wire          sign_bit_87 = $signed(io_in_87) < 10'sh0;
  wire [8:0]    _abs_val_full_T_439 = sign_bit_87 ? 9'h0 - io_in_87[8:0] : io_in_87[8:0];
  wire [7:0]    _PE_T_4185 =
    {4'h0, _abs_val_full_T_439[7:4]} | {_abs_val_full_T_439[3:0], 4'h0};
  wire [7:0]    _PE_T_4195 =
    {2'h0, _PE_T_4185[7:2] & 6'h33} | {_PE_T_4185[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4205 =
    _PE_T_4195[7:1] & 7'h55 | {1'h0, _PE_T_4195[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_87 =
    _abs_val_full_T_439[8]
      ? 4'h0
      : _PE_T_4205[0]
          ? 4'h1
          : _PE_T_4205[1]
              ? 4'h2
              : _PE_T_4205[2]
                  ? 4'h3
                  : _PE_T_4205[3]
                      ? 4'h4
                      : _PE_T_4205[4]
                          ? 4'h5
                          : _PE_T_4205[5] ? 4'h6 : _PE_T_4205[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_262 = 4'h2 - PE_87;
  wire [25:0]   extended_mantissa_87 = {_abs_val_full_T_439, 17'h0};
  wire [9:0]    _real_exp_T_174 =
    io_exponent_5 + {{6{_shift_amt_T_262[3]}}, _shift_amt_T_262};
  wire [9:0]    _biased_exp_T_174 = _real_exp_T_174 + 10'h7F;
  wire          _GEN_260 = io_in_87 == 10'h0;
  wire          _GEN_261 = $signed(_real_exp_T_174) > 10'sh7F;
  wire          _GEN_262 = $signed(_biased_exp_T_174) < 10'sh1;
  wire [9:0]    _sub_shift_T_1054 =
    {6'h0, $signed(_shift_amt_T_262) < 4'sh0 ? 4'h0 - _shift_amt_T_262 : _shift_amt_T_262}
    - (10'h1 - _biased_exp_T_174);
  wire [1048:0] _mantissa_conv_T_2264 =
    {1023'h0, _abs_val_full_T_439, 17'h0} << _sub_shift_T_1054;
  wire [25:0]   _mantissa_conv_T_2272 =
    extended_mantissa_87
    >> ($signed(_sub_shift_T_1054) < 10'sh0
          ? 10'h0 - _sub_shift_T_1054
          : _sub_shift_T_1054);
  wire [25:0]   _mantissa_conv_T_2277 = extended_mantissa_87 >> _shift_amt_T_262;
  wire [40:0]   _mantissa_conv_T_2285 =
    {15'h0, _abs_val_full_T_439, 17'h0}
    << ($signed(_shift_amt_T_262) < 4'sh0 ? 4'h0 - _shift_amt_T_262 : _shift_amt_T_262);
  wire          sign_bit_88 = $signed(io_in_88) < 10'sh0;
  wire [8:0]    _abs_val_full_T_444 = sign_bit_88 ? 9'h0 - io_in_88[8:0] : io_in_88[8:0];
  wire [7:0]    _PE_T_4233 =
    {4'h0, _abs_val_full_T_444[7:4]} | {_abs_val_full_T_444[3:0], 4'h0};
  wire [7:0]    _PE_T_4243 =
    {2'h0, _PE_T_4233[7:2] & 6'h33} | {_PE_T_4233[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4253 =
    _PE_T_4243[7:1] & 7'h55 | {1'h0, _PE_T_4243[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_88 =
    _abs_val_full_T_444[8]
      ? 4'h0
      : _PE_T_4253[0]
          ? 4'h1
          : _PE_T_4253[1]
              ? 4'h2
              : _PE_T_4253[2]
                  ? 4'h3
                  : _PE_T_4253[3]
                      ? 4'h4
                      : _PE_T_4253[4]
                          ? 4'h5
                          : _PE_T_4253[5] ? 4'h6 : _PE_T_4253[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_265 = 4'h2 - PE_88;
  wire [25:0]   extended_mantissa_88 = {_abs_val_full_T_444, 17'h0};
  wire [9:0]    _real_exp_T_176 =
    io_exponent_5 + {{6{_shift_amt_T_265[3]}}, _shift_amt_T_265};
  wire [9:0]    _biased_exp_T_176 = _real_exp_T_176 + 10'h7F;
  wire          _GEN_263 = io_in_88 == 10'h0;
  wire          _GEN_264 = $signed(_real_exp_T_176) > 10'sh7F;
  wire          _GEN_265 = $signed(_biased_exp_T_176) < 10'sh1;
  wire [9:0]    _sub_shift_T_1066 =
    {6'h0, $signed(_shift_amt_T_265) < 4'sh0 ? 4'h0 - _shift_amt_T_265 : _shift_amt_T_265}
    - (10'h1 - _biased_exp_T_176);
  wire [1048:0] _mantissa_conv_T_2290 =
    {1023'h0, _abs_val_full_T_444, 17'h0} << _sub_shift_T_1066;
  wire [25:0]   _mantissa_conv_T_2298 =
    extended_mantissa_88
    >> ($signed(_sub_shift_T_1066) < 10'sh0
          ? 10'h0 - _sub_shift_T_1066
          : _sub_shift_T_1066);
  wire [25:0]   _mantissa_conv_T_2303 = extended_mantissa_88 >> _shift_amt_T_265;
  wire [40:0]   _mantissa_conv_T_2311 =
    {15'h0, _abs_val_full_T_444, 17'h0}
    << ($signed(_shift_amt_T_265) < 4'sh0 ? 4'h0 - _shift_amt_T_265 : _shift_amt_T_265);
  wire          sign_bit_89 = $signed(io_in_89) < 10'sh0;
  wire [8:0]    _abs_val_full_T_449 = sign_bit_89 ? 9'h0 - io_in_89[8:0] : io_in_89[8:0];
  wire [7:0]    _PE_T_4281 =
    {4'h0, _abs_val_full_T_449[7:4]} | {_abs_val_full_T_449[3:0], 4'h0};
  wire [7:0]    _PE_T_4291 =
    {2'h0, _PE_T_4281[7:2] & 6'h33} | {_PE_T_4281[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4301 =
    _PE_T_4291[7:1] & 7'h55 | {1'h0, _PE_T_4291[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_89 =
    _abs_val_full_T_449[8]
      ? 4'h0
      : _PE_T_4301[0]
          ? 4'h1
          : _PE_T_4301[1]
              ? 4'h2
              : _PE_T_4301[2]
                  ? 4'h3
                  : _PE_T_4301[3]
                      ? 4'h4
                      : _PE_T_4301[4]
                          ? 4'h5
                          : _PE_T_4301[5] ? 4'h6 : _PE_T_4301[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_268 = 4'h2 - PE_89;
  wire [25:0]   extended_mantissa_89 = {_abs_val_full_T_449, 17'h0};
  wire [9:0]    _real_exp_T_178 =
    io_exponent_5 + {{6{_shift_amt_T_268[3]}}, _shift_amt_T_268};
  wire [9:0]    _biased_exp_T_178 = _real_exp_T_178 + 10'h7F;
  wire          _GEN_266 = io_in_89 == 10'h0;
  wire          _GEN_267 = $signed(_real_exp_T_178) > 10'sh7F;
  wire          _GEN_268 = $signed(_biased_exp_T_178) < 10'sh1;
  wire [9:0]    _sub_shift_T_1078 =
    {6'h0, $signed(_shift_amt_T_268) < 4'sh0 ? 4'h0 - _shift_amt_T_268 : _shift_amt_T_268}
    - (10'h1 - _biased_exp_T_178);
  wire [1048:0] _mantissa_conv_T_2316 =
    {1023'h0, _abs_val_full_T_449, 17'h0} << _sub_shift_T_1078;
  wire [25:0]   _mantissa_conv_T_2324 =
    extended_mantissa_89
    >> ($signed(_sub_shift_T_1078) < 10'sh0
          ? 10'h0 - _sub_shift_T_1078
          : _sub_shift_T_1078);
  wire [25:0]   _mantissa_conv_T_2329 = extended_mantissa_89 >> _shift_amt_T_268;
  wire [40:0]   _mantissa_conv_T_2337 =
    {15'h0, _abs_val_full_T_449, 17'h0}
    << ($signed(_shift_amt_T_268) < 4'sh0 ? 4'h0 - _shift_amt_T_268 : _shift_amt_T_268);
  wire          sign_bit_90 = $signed(io_in_90) < 10'sh0;
  wire [8:0]    _abs_val_full_T_454 = sign_bit_90 ? 9'h0 - io_in_90[8:0] : io_in_90[8:0];
  wire [7:0]    _PE_T_4329 =
    {4'h0, _abs_val_full_T_454[7:4]} | {_abs_val_full_T_454[3:0], 4'h0};
  wire [7:0]    _PE_T_4339 =
    {2'h0, _PE_T_4329[7:2] & 6'h33} | {_PE_T_4329[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4349 =
    _PE_T_4339[7:1] & 7'h55 | {1'h0, _PE_T_4339[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_90 =
    _abs_val_full_T_454[8]
      ? 4'h0
      : _PE_T_4349[0]
          ? 4'h1
          : _PE_T_4349[1]
              ? 4'h2
              : _PE_T_4349[2]
                  ? 4'h3
                  : _PE_T_4349[3]
                      ? 4'h4
                      : _PE_T_4349[4]
                          ? 4'h5
                          : _PE_T_4349[5] ? 4'h6 : _PE_T_4349[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_271 = 4'h2 - PE_90;
  wire [25:0]   extended_mantissa_90 = {_abs_val_full_T_454, 17'h0};
  wire [9:0]    _real_exp_T_180 =
    io_exponent_5 + {{6{_shift_amt_T_271[3]}}, _shift_amt_T_271};
  wire [9:0]    _biased_exp_T_180 = _real_exp_T_180 + 10'h7F;
  wire          _GEN_269 = io_in_90 == 10'h0;
  wire          _GEN_270 = $signed(_real_exp_T_180) > 10'sh7F;
  wire          _GEN_271 = $signed(_biased_exp_T_180) < 10'sh1;
  wire [9:0]    _sub_shift_T_1090 =
    {6'h0, $signed(_shift_amt_T_271) < 4'sh0 ? 4'h0 - _shift_amt_T_271 : _shift_amt_T_271}
    - (10'h1 - _biased_exp_T_180);
  wire [1048:0] _mantissa_conv_T_2342 =
    {1023'h0, _abs_val_full_T_454, 17'h0} << _sub_shift_T_1090;
  wire [25:0]   _mantissa_conv_T_2350 =
    extended_mantissa_90
    >> ($signed(_sub_shift_T_1090) < 10'sh0
          ? 10'h0 - _sub_shift_T_1090
          : _sub_shift_T_1090);
  wire [25:0]   _mantissa_conv_T_2355 = extended_mantissa_90 >> _shift_amt_T_271;
  wire [40:0]   _mantissa_conv_T_2363 =
    {15'h0, _abs_val_full_T_454, 17'h0}
    << ($signed(_shift_amt_T_271) < 4'sh0 ? 4'h0 - _shift_amt_T_271 : _shift_amt_T_271);
  wire          sign_bit_91 = $signed(io_in_91) < 10'sh0;
  wire [8:0]    _abs_val_full_T_459 = sign_bit_91 ? 9'h0 - io_in_91[8:0] : io_in_91[8:0];
  wire [7:0]    _PE_T_4377 =
    {4'h0, _abs_val_full_T_459[7:4]} | {_abs_val_full_T_459[3:0], 4'h0};
  wire [7:0]    _PE_T_4387 =
    {2'h0, _PE_T_4377[7:2] & 6'h33} | {_PE_T_4377[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4397 =
    _PE_T_4387[7:1] & 7'h55 | {1'h0, _PE_T_4387[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_91 =
    _abs_val_full_T_459[8]
      ? 4'h0
      : _PE_T_4397[0]
          ? 4'h1
          : _PE_T_4397[1]
              ? 4'h2
              : _PE_T_4397[2]
                  ? 4'h3
                  : _PE_T_4397[3]
                      ? 4'h4
                      : _PE_T_4397[4]
                          ? 4'h5
                          : _PE_T_4397[5] ? 4'h6 : _PE_T_4397[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_274 = 4'h2 - PE_91;
  wire [25:0]   extended_mantissa_91 = {_abs_val_full_T_459, 17'h0};
  wire [9:0]    _real_exp_T_182 =
    io_exponent_5 + {{6{_shift_amt_T_274[3]}}, _shift_amt_T_274};
  wire [9:0]    _biased_exp_T_182 = _real_exp_T_182 + 10'h7F;
  wire          _GEN_272 = io_in_91 == 10'h0;
  wire          _GEN_273 = $signed(_real_exp_T_182) > 10'sh7F;
  wire          _GEN_274 = $signed(_biased_exp_T_182) < 10'sh1;
  wire [9:0]    _sub_shift_T_1102 =
    {6'h0, $signed(_shift_amt_T_274) < 4'sh0 ? 4'h0 - _shift_amt_T_274 : _shift_amt_T_274}
    - (10'h1 - _biased_exp_T_182);
  wire [1048:0] _mantissa_conv_T_2368 =
    {1023'h0, _abs_val_full_T_459, 17'h0} << _sub_shift_T_1102;
  wire [25:0]   _mantissa_conv_T_2376 =
    extended_mantissa_91
    >> ($signed(_sub_shift_T_1102) < 10'sh0
          ? 10'h0 - _sub_shift_T_1102
          : _sub_shift_T_1102);
  wire [25:0]   _mantissa_conv_T_2381 = extended_mantissa_91 >> _shift_amt_T_274;
  wire [40:0]   _mantissa_conv_T_2389 =
    {15'h0, _abs_val_full_T_459, 17'h0}
    << ($signed(_shift_amt_T_274) < 4'sh0 ? 4'h0 - _shift_amt_T_274 : _shift_amt_T_274);
  wire          sign_bit_92 = $signed(io_in_92) < 10'sh0;
  wire [8:0]    _abs_val_full_T_464 = sign_bit_92 ? 9'h0 - io_in_92[8:0] : io_in_92[8:0];
  wire [7:0]    _PE_T_4425 =
    {4'h0, _abs_val_full_T_464[7:4]} | {_abs_val_full_T_464[3:0], 4'h0};
  wire [7:0]    _PE_T_4435 =
    {2'h0, _PE_T_4425[7:2] & 6'h33} | {_PE_T_4425[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4445 =
    _PE_T_4435[7:1] & 7'h55 | {1'h0, _PE_T_4435[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_92 =
    _abs_val_full_T_464[8]
      ? 4'h0
      : _PE_T_4445[0]
          ? 4'h1
          : _PE_T_4445[1]
              ? 4'h2
              : _PE_T_4445[2]
                  ? 4'h3
                  : _PE_T_4445[3]
                      ? 4'h4
                      : _PE_T_4445[4]
                          ? 4'h5
                          : _PE_T_4445[5] ? 4'h6 : _PE_T_4445[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_277 = 4'h2 - PE_92;
  wire [25:0]   extended_mantissa_92 = {_abs_val_full_T_464, 17'h0};
  wire [9:0]    _real_exp_T_184 =
    io_exponent_5 + {{6{_shift_amt_T_277[3]}}, _shift_amt_T_277};
  wire [9:0]    _biased_exp_T_184 = _real_exp_T_184 + 10'h7F;
  wire          _GEN_275 = io_in_92 == 10'h0;
  wire          _GEN_276 = $signed(_real_exp_T_184) > 10'sh7F;
  wire          _GEN_277 = $signed(_biased_exp_T_184) < 10'sh1;
  wire [9:0]    _sub_shift_T_1114 =
    {6'h0, $signed(_shift_amt_T_277) < 4'sh0 ? 4'h0 - _shift_amt_T_277 : _shift_amt_T_277}
    - (10'h1 - _biased_exp_T_184);
  wire [1048:0] _mantissa_conv_T_2394 =
    {1023'h0, _abs_val_full_T_464, 17'h0} << _sub_shift_T_1114;
  wire [25:0]   _mantissa_conv_T_2402 =
    extended_mantissa_92
    >> ($signed(_sub_shift_T_1114) < 10'sh0
          ? 10'h0 - _sub_shift_T_1114
          : _sub_shift_T_1114);
  wire [25:0]   _mantissa_conv_T_2407 = extended_mantissa_92 >> _shift_amt_T_277;
  wire [40:0]   _mantissa_conv_T_2415 =
    {15'h0, _abs_val_full_T_464, 17'h0}
    << ($signed(_shift_amt_T_277) < 4'sh0 ? 4'h0 - _shift_amt_T_277 : _shift_amt_T_277);
  wire          sign_bit_93 = $signed(io_in_93) < 10'sh0;
  wire [8:0]    _abs_val_full_T_469 = sign_bit_93 ? 9'h0 - io_in_93[8:0] : io_in_93[8:0];
  wire [7:0]    _PE_T_4473 =
    {4'h0, _abs_val_full_T_469[7:4]} | {_abs_val_full_T_469[3:0], 4'h0};
  wire [7:0]    _PE_T_4483 =
    {2'h0, _PE_T_4473[7:2] & 6'h33} | {_PE_T_4473[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4493 =
    _PE_T_4483[7:1] & 7'h55 | {1'h0, _PE_T_4483[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_93 =
    _abs_val_full_T_469[8]
      ? 4'h0
      : _PE_T_4493[0]
          ? 4'h1
          : _PE_T_4493[1]
              ? 4'h2
              : _PE_T_4493[2]
                  ? 4'h3
                  : _PE_T_4493[3]
                      ? 4'h4
                      : _PE_T_4493[4]
                          ? 4'h5
                          : _PE_T_4493[5] ? 4'h6 : _PE_T_4493[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_280 = 4'h2 - PE_93;
  wire [25:0]   extended_mantissa_93 = {_abs_val_full_T_469, 17'h0};
  wire [9:0]    _real_exp_T_186 =
    io_exponent_5 + {{6{_shift_amt_T_280[3]}}, _shift_amt_T_280};
  wire [9:0]    _biased_exp_T_186 = _real_exp_T_186 + 10'h7F;
  wire          _GEN_278 = io_in_93 == 10'h0;
  wire          _GEN_279 = $signed(_real_exp_T_186) > 10'sh7F;
  wire          _GEN_280 = $signed(_biased_exp_T_186) < 10'sh1;
  wire [9:0]    _sub_shift_T_1126 =
    {6'h0, $signed(_shift_amt_T_280) < 4'sh0 ? 4'h0 - _shift_amt_T_280 : _shift_amt_T_280}
    - (10'h1 - _biased_exp_T_186);
  wire [1048:0] _mantissa_conv_T_2420 =
    {1023'h0, _abs_val_full_T_469, 17'h0} << _sub_shift_T_1126;
  wire [25:0]   _mantissa_conv_T_2428 =
    extended_mantissa_93
    >> ($signed(_sub_shift_T_1126) < 10'sh0
          ? 10'h0 - _sub_shift_T_1126
          : _sub_shift_T_1126);
  wire [25:0]   _mantissa_conv_T_2433 = extended_mantissa_93 >> _shift_amt_T_280;
  wire [40:0]   _mantissa_conv_T_2441 =
    {15'h0, _abs_val_full_T_469, 17'h0}
    << ($signed(_shift_amt_T_280) < 4'sh0 ? 4'h0 - _shift_amt_T_280 : _shift_amt_T_280);
  wire          sign_bit_94 = $signed(io_in_94) < 10'sh0;
  wire [8:0]    _abs_val_full_T_474 = sign_bit_94 ? 9'h0 - io_in_94[8:0] : io_in_94[8:0];
  wire [7:0]    _PE_T_4521 =
    {4'h0, _abs_val_full_T_474[7:4]} | {_abs_val_full_T_474[3:0], 4'h0};
  wire [7:0]    _PE_T_4531 =
    {2'h0, _PE_T_4521[7:2] & 6'h33} | {_PE_T_4521[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4541 =
    _PE_T_4531[7:1] & 7'h55 | {1'h0, _PE_T_4531[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_94 =
    _abs_val_full_T_474[8]
      ? 4'h0
      : _PE_T_4541[0]
          ? 4'h1
          : _PE_T_4541[1]
              ? 4'h2
              : _PE_T_4541[2]
                  ? 4'h3
                  : _PE_T_4541[3]
                      ? 4'h4
                      : _PE_T_4541[4]
                          ? 4'h5
                          : _PE_T_4541[5] ? 4'h6 : _PE_T_4541[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_283 = 4'h2 - PE_94;
  wire [25:0]   extended_mantissa_94 = {_abs_val_full_T_474, 17'h0};
  wire [9:0]    _real_exp_T_188 =
    io_exponent_5 + {{6{_shift_amt_T_283[3]}}, _shift_amt_T_283};
  wire [9:0]    _biased_exp_T_188 = _real_exp_T_188 + 10'h7F;
  wire          _GEN_281 = io_in_94 == 10'h0;
  wire          _GEN_282 = $signed(_real_exp_T_188) > 10'sh7F;
  wire          _GEN_283 = $signed(_biased_exp_T_188) < 10'sh1;
  wire [9:0]    _sub_shift_T_1138 =
    {6'h0, $signed(_shift_amt_T_283) < 4'sh0 ? 4'h0 - _shift_amt_T_283 : _shift_amt_T_283}
    - (10'h1 - _biased_exp_T_188);
  wire [1048:0] _mantissa_conv_T_2446 =
    {1023'h0, _abs_val_full_T_474, 17'h0} << _sub_shift_T_1138;
  wire [25:0]   _mantissa_conv_T_2454 =
    extended_mantissa_94
    >> ($signed(_sub_shift_T_1138) < 10'sh0
          ? 10'h0 - _sub_shift_T_1138
          : _sub_shift_T_1138);
  wire [25:0]   _mantissa_conv_T_2459 = extended_mantissa_94 >> _shift_amt_T_283;
  wire [40:0]   _mantissa_conv_T_2467 =
    {15'h0, _abs_val_full_T_474, 17'h0}
    << ($signed(_shift_amt_T_283) < 4'sh0 ? 4'h0 - _shift_amt_T_283 : _shift_amt_T_283);
  wire          sign_bit_95 = $signed(io_in_95) < 10'sh0;
  wire [8:0]    _abs_val_full_T_479 = sign_bit_95 ? 9'h0 - io_in_95[8:0] : io_in_95[8:0];
  wire [7:0]    _PE_T_4569 =
    {4'h0, _abs_val_full_T_479[7:4]} | {_abs_val_full_T_479[3:0], 4'h0};
  wire [7:0]    _PE_T_4579 =
    {2'h0, _PE_T_4569[7:2] & 6'h33} | {_PE_T_4569[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4589 =
    _PE_T_4579[7:1] & 7'h55 | {1'h0, _PE_T_4579[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_95 =
    _abs_val_full_T_479[8]
      ? 4'h0
      : _PE_T_4589[0]
          ? 4'h1
          : _PE_T_4589[1]
              ? 4'h2
              : _PE_T_4589[2]
                  ? 4'h3
                  : _PE_T_4589[3]
                      ? 4'h4
                      : _PE_T_4589[4]
                          ? 4'h5
                          : _PE_T_4589[5] ? 4'h6 : _PE_T_4589[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_286 = 4'h2 - PE_95;
  wire [25:0]   extended_mantissa_95 = {_abs_val_full_T_479, 17'h0};
  wire [9:0]    _real_exp_T_190 =
    io_exponent_5 + {{6{_shift_amt_T_286[3]}}, _shift_amt_T_286};
  wire [9:0]    _biased_exp_T_190 = _real_exp_T_190 + 10'h7F;
  wire          _GEN_284 = io_in_95 == 10'h0;
  wire          _GEN_285 = $signed(_real_exp_T_190) > 10'sh7F;
  wire          _GEN_286 = $signed(_biased_exp_T_190) < 10'sh1;
  wire [9:0]    _sub_shift_T_1150 =
    {6'h0, $signed(_shift_amt_T_286) < 4'sh0 ? 4'h0 - _shift_amt_T_286 : _shift_amt_T_286}
    - (10'h1 - _biased_exp_T_190);
  wire [1048:0] _mantissa_conv_T_2472 =
    {1023'h0, _abs_val_full_T_479, 17'h0} << _sub_shift_T_1150;
  wire [25:0]   _mantissa_conv_T_2480 =
    extended_mantissa_95
    >> ($signed(_sub_shift_T_1150) < 10'sh0
          ? 10'h0 - _sub_shift_T_1150
          : _sub_shift_T_1150);
  wire [25:0]   _mantissa_conv_T_2485 = extended_mantissa_95 >> _shift_amt_T_286;
  wire [40:0]   _mantissa_conv_T_2493 =
    {15'h0, _abs_val_full_T_479, 17'h0}
    << ($signed(_shift_amt_T_286) < 4'sh0 ? 4'h0 - _shift_amt_T_286 : _shift_amt_T_286);
  wire          sign_bit_96 = $signed(io_in_96) < 10'sh0;
  wire [8:0]    _abs_val_full_T_484 = sign_bit_96 ? 9'h0 - io_in_96[8:0] : io_in_96[8:0];
  wire [7:0]    _PE_T_4617 =
    {4'h0, _abs_val_full_T_484[7:4]} | {_abs_val_full_T_484[3:0], 4'h0};
  wire [7:0]    _PE_T_4627 =
    {2'h0, _PE_T_4617[7:2] & 6'h33} | {_PE_T_4617[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4637 =
    _PE_T_4627[7:1] & 7'h55 | {1'h0, _PE_T_4627[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_96 =
    _abs_val_full_T_484[8]
      ? 4'h0
      : _PE_T_4637[0]
          ? 4'h1
          : _PE_T_4637[1]
              ? 4'h2
              : _PE_T_4637[2]
                  ? 4'h3
                  : _PE_T_4637[3]
                      ? 4'h4
                      : _PE_T_4637[4]
                          ? 4'h5
                          : _PE_T_4637[5] ? 4'h6 : _PE_T_4637[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_289 = 4'h2 - PE_96;
  wire [25:0]   extended_mantissa_96 = {_abs_val_full_T_484, 17'h0};
  wire [9:0]    _real_exp_T_192 =
    io_exponent_6 + {{6{_shift_amt_T_289[3]}}, _shift_amt_T_289};
  wire [9:0]    _biased_exp_T_192 = _real_exp_T_192 + 10'h7F;
  wire          _GEN_287 = io_in_96 == 10'h0;
  wire          _GEN_288 = $signed(_real_exp_T_192) > 10'sh7F;
  wire          _GEN_289 = $signed(_biased_exp_T_192) < 10'sh1;
  wire [9:0]    _sub_shift_T_1162 =
    {6'h0, $signed(_shift_amt_T_289) < 4'sh0 ? 4'h0 - _shift_amt_T_289 : _shift_amt_T_289}
    - (10'h1 - _biased_exp_T_192);
  wire [1048:0] _mantissa_conv_T_2498 =
    {1023'h0, _abs_val_full_T_484, 17'h0} << _sub_shift_T_1162;
  wire [25:0]   _mantissa_conv_T_2506 =
    extended_mantissa_96
    >> ($signed(_sub_shift_T_1162) < 10'sh0
          ? 10'h0 - _sub_shift_T_1162
          : _sub_shift_T_1162);
  wire [25:0]   _mantissa_conv_T_2511 = extended_mantissa_96 >> _shift_amt_T_289;
  wire [40:0]   _mantissa_conv_T_2519 =
    {15'h0, _abs_val_full_T_484, 17'h0}
    << ($signed(_shift_amt_T_289) < 4'sh0 ? 4'h0 - _shift_amt_T_289 : _shift_amt_T_289);
  wire          sign_bit_97 = $signed(io_in_97) < 10'sh0;
  wire [8:0]    _abs_val_full_T_489 = sign_bit_97 ? 9'h0 - io_in_97[8:0] : io_in_97[8:0];
  wire [7:0]    _PE_T_4665 =
    {4'h0, _abs_val_full_T_489[7:4]} | {_abs_val_full_T_489[3:0], 4'h0};
  wire [7:0]    _PE_T_4675 =
    {2'h0, _PE_T_4665[7:2] & 6'h33} | {_PE_T_4665[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4685 =
    _PE_T_4675[7:1] & 7'h55 | {1'h0, _PE_T_4675[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_97 =
    _abs_val_full_T_489[8]
      ? 4'h0
      : _PE_T_4685[0]
          ? 4'h1
          : _PE_T_4685[1]
              ? 4'h2
              : _PE_T_4685[2]
                  ? 4'h3
                  : _PE_T_4685[3]
                      ? 4'h4
                      : _PE_T_4685[4]
                          ? 4'h5
                          : _PE_T_4685[5] ? 4'h6 : _PE_T_4685[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_292 = 4'h2 - PE_97;
  wire [25:0]   extended_mantissa_97 = {_abs_val_full_T_489, 17'h0};
  wire [9:0]    _real_exp_T_194 =
    io_exponent_6 + {{6{_shift_amt_T_292[3]}}, _shift_amt_T_292};
  wire [9:0]    _biased_exp_T_194 = _real_exp_T_194 + 10'h7F;
  wire          _GEN_290 = io_in_97 == 10'h0;
  wire          _GEN_291 = $signed(_real_exp_T_194) > 10'sh7F;
  wire          _GEN_292 = $signed(_biased_exp_T_194) < 10'sh1;
  wire [9:0]    _sub_shift_T_1174 =
    {6'h0, $signed(_shift_amt_T_292) < 4'sh0 ? 4'h0 - _shift_amt_T_292 : _shift_amt_T_292}
    - (10'h1 - _biased_exp_T_194);
  wire [1048:0] _mantissa_conv_T_2524 =
    {1023'h0, _abs_val_full_T_489, 17'h0} << _sub_shift_T_1174;
  wire [25:0]   _mantissa_conv_T_2532 =
    extended_mantissa_97
    >> ($signed(_sub_shift_T_1174) < 10'sh0
          ? 10'h0 - _sub_shift_T_1174
          : _sub_shift_T_1174);
  wire [25:0]   _mantissa_conv_T_2537 = extended_mantissa_97 >> _shift_amt_T_292;
  wire [40:0]   _mantissa_conv_T_2545 =
    {15'h0, _abs_val_full_T_489, 17'h0}
    << ($signed(_shift_amt_T_292) < 4'sh0 ? 4'h0 - _shift_amt_T_292 : _shift_amt_T_292);
  wire          sign_bit_98 = $signed(io_in_98) < 10'sh0;
  wire [8:0]    _abs_val_full_T_494 = sign_bit_98 ? 9'h0 - io_in_98[8:0] : io_in_98[8:0];
  wire [7:0]    _PE_T_4713 =
    {4'h0, _abs_val_full_T_494[7:4]} | {_abs_val_full_T_494[3:0], 4'h0};
  wire [7:0]    _PE_T_4723 =
    {2'h0, _PE_T_4713[7:2] & 6'h33} | {_PE_T_4713[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4733 =
    _PE_T_4723[7:1] & 7'h55 | {1'h0, _PE_T_4723[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_98 =
    _abs_val_full_T_494[8]
      ? 4'h0
      : _PE_T_4733[0]
          ? 4'h1
          : _PE_T_4733[1]
              ? 4'h2
              : _PE_T_4733[2]
                  ? 4'h3
                  : _PE_T_4733[3]
                      ? 4'h4
                      : _PE_T_4733[4]
                          ? 4'h5
                          : _PE_T_4733[5] ? 4'h6 : _PE_T_4733[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_295 = 4'h2 - PE_98;
  wire [25:0]   extended_mantissa_98 = {_abs_val_full_T_494, 17'h0};
  wire [9:0]    _real_exp_T_196 =
    io_exponent_6 + {{6{_shift_amt_T_295[3]}}, _shift_amt_T_295};
  wire [9:0]    _biased_exp_T_196 = _real_exp_T_196 + 10'h7F;
  wire          _GEN_293 = io_in_98 == 10'h0;
  wire          _GEN_294 = $signed(_real_exp_T_196) > 10'sh7F;
  wire          _GEN_295 = $signed(_biased_exp_T_196) < 10'sh1;
  wire [9:0]    _sub_shift_T_1186 =
    {6'h0, $signed(_shift_amt_T_295) < 4'sh0 ? 4'h0 - _shift_amt_T_295 : _shift_amt_T_295}
    - (10'h1 - _biased_exp_T_196);
  wire [1048:0] _mantissa_conv_T_2550 =
    {1023'h0, _abs_val_full_T_494, 17'h0} << _sub_shift_T_1186;
  wire [25:0]   _mantissa_conv_T_2558 =
    extended_mantissa_98
    >> ($signed(_sub_shift_T_1186) < 10'sh0
          ? 10'h0 - _sub_shift_T_1186
          : _sub_shift_T_1186);
  wire [25:0]   _mantissa_conv_T_2563 = extended_mantissa_98 >> _shift_amt_T_295;
  wire [40:0]   _mantissa_conv_T_2571 =
    {15'h0, _abs_val_full_T_494, 17'h0}
    << ($signed(_shift_amt_T_295) < 4'sh0 ? 4'h0 - _shift_amt_T_295 : _shift_amt_T_295);
  wire          sign_bit_99 = $signed(io_in_99) < 10'sh0;
  wire [8:0]    _abs_val_full_T_499 = sign_bit_99 ? 9'h0 - io_in_99[8:0] : io_in_99[8:0];
  wire [7:0]    _PE_T_4761 =
    {4'h0, _abs_val_full_T_499[7:4]} | {_abs_val_full_T_499[3:0], 4'h0};
  wire [7:0]    _PE_T_4771 =
    {2'h0, _PE_T_4761[7:2] & 6'h33} | {_PE_T_4761[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4781 =
    _PE_T_4771[7:1] & 7'h55 | {1'h0, _PE_T_4771[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_99 =
    _abs_val_full_T_499[8]
      ? 4'h0
      : _PE_T_4781[0]
          ? 4'h1
          : _PE_T_4781[1]
              ? 4'h2
              : _PE_T_4781[2]
                  ? 4'h3
                  : _PE_T_4781[3]
                      ? 4'h4
                      : _PE_T_4781[4]
                          ? 4'h5
                          : _PE_T_4781[5] ? 4'h6 : _PE_T_4781[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_298 = 4'h2 - PE_99;
  wire [25:0]   extended_mantissa_99 = {_abs_val_full_T_499, 17'h0};
  wire [9:0]    _real_exp_T_198 =
    io_exponent_6 + {{6{_shift_amt_T_298[3]}}, _shift_amt_T_298};
  wire [9:0]    _biased_exp_T_198 = _real_exp_T_198 + 10'h7F;
  wire          _GEN_296 = io_in_99 == 10'h0;
  wire          _GEN_297 = $signed(_real_exp_T_198) > 10'sh7F;
  wire          _GEN_298 = $signed(_biased_exp_T_198) < 10'sh1;
  wire [9:0]    _sub_shift_T_1198 =
    {6'h0, $signed(_shift_amt_T_298) < 4'sh0 ? 4'h0 - _shift_amt_T_298 : _shift_amt_T_298}
    - (10'h1 - _biased_exp_T_198);
  wire [1048:0] _mantissa_conv_T_2576 =
    {1023'h0, _abs_val_full_T_499, 17'h0} << _sub_shift_T_1198;
  wire [25:0]   _mantissa_conv_T_2584 =
    extended_mantissa_99
    >> ($signed(_sub_shift_T_1198) < 10'sh0
          ? 10'h0 - _sub_shift_T_1198
          : _sub_shift_T_1198);
  wire [25:0]   _mantissa_conv_T_2589 = extended_mantissa_99 >> _shift_amt_T_298;
  wire [40:0]   _mantissa_conv_T_2597 =
    {15'h0, _abs_val_full_T_499, 17'h0}
    << ($signed(_shift_amt_T_298) < 4'sh0 ? 4'h0 - _shift_amt_T_298 : _shift_amt_T_298);
  wire          sign_bit_100 = $signed(io_in_100) < 10'sh0;
  wire [8:0]    _abs_val_full_T_504 =
    sign_bit_100 ? 9'h0 - io_in_100[8:0] : io_in_100[8:0];
  wire [7:0]    _PE_T_4809 =
    {4'h0, _abs_val_full_T_504[7:4]} | {_abs_val_full_T_504[3:0], 4'h0};
  wire [7:0]    _PE_T_4819 =
    {2'h0, _PE_T_4809[7:2] & 6'h33} | {_PE_T_4809[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4829 =
    _PE_T_4819[7:1] & 7'h55 | {1'h0, _PE_T_4819[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_100 =
    _abs_val_full_T_504[8]
      ? 4'h0
      : _PE_T_4829[0]
          ? 4'h1
          : _PE_T_4829[1]
              ? 4'h2
              : _PE_T_4829[2]
                  ? 4'h3
                  : _PE_T_4829[3]
                      ? 4'h4
                      : _PE_T_4829[4]
                          ? 4'h5
                          : _PE_T_4829[5] ? 4'h6 : _PE_T_4829[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_301 = 4'h2 - PE_100;
  wire [25:0]   extended_mantissa_100 = {_abs_val_full_T_504, 17'h0};
  wire [9:0]    _real_exp_T_200 =
    io_exponent_6 + {{6{_shift_amt_T_301[3]}}, _shift_amt_T_301};
  wire [9:0]    _biased_exp_T_200 = _real_exp_T_200 + 10'h7F;
  wire          _GEN_299 = io_in_100 == 10'h0;
  wire          _GEN_300 = $signed(_real_exp_T_200) > 10'sh7F;
  wire          _GEN_301 = $signed(_biased_exp_T_200) < 10'sh1;
  wire [9:0]    _sub_shift_T_1210 =
    {6'h0, $signed(_shift_amt_T_301) < 4'sh0 ? 4'h0 - _shift_amt_T_301 : _shift_amt_T_301}
    - (10'h1 - _biased_exp_T_200);
  wire [1048:0] _mantissa_conv_T_2602 =
    {1023'h0, _abs_val_full_T_504, 17'h0} << _sub_shift_T_1210;
  wire [25:0]   _mantissa_conv_T_2610 =
    extended_mantissa_100
    >> ($signed(_sub_shift_T_1210) < 10'sh0
          ? 10'h0 - _sub_shift_T_1210
          : _sub_shift_T_1210);
  wire [25:0]   _mantissa_conv_T_2615 = extended_mantissa_100 >> _shift_amt_T_301;
  wire [40:0]   _mantissa_conv_T_2623 =
    {15'h0, _abs_val_full_T_504, 17'h0}
    << ($signed(_shift_amt_T_301) < 4'sh0 ? 4'h0 - _shift_amt_T_301 : _shift_amt_T_301);
  wire          sign_bit_101 = $signed(io_in_101) < 10'sh0;
  wire [8:0]    _abs_val_full_T_509 =
    sign_bit_101 ? 9'h0 - io_in_101[8:0] : io_in_101[8:0];
  wire [7:0]    _PE_T_4857 =
    {4'h0, _abs_val_full_T_509[7:4]} | {_abs_val_full_T_509[3:0], 4'h0};
  wire [7:0]    _PE_T_4867 =
    {2'h0, _PE_T_4857[7:2] & 6'h33} | {_PE_T_4857[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4877 =
    _PE_T_4867[7:1] & 7'h55 | {1'h0, _PE_T_4867[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_101 =
    _abs_val_full_T_509[8]
      ? 4'h0
      : _PE_T_4877[0]
          ? 4'h1
          : _PE_T_4877[1]
              ? 4'h2
              : _PE_T_4877[2]
                  ? 4'h3
                  : _PE_T_4877[3]
                      ? 4'h4
                      : _PE_T_4877[4]
                          ? 4'h5
                          : _PE_T_4877[5] ? 4'h6 : _PE_T_4877[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_304 = 4'h2 - PE_101;
  wire [25:0]   extended_mantissa_101 = {_abs_val_full_T_509, 17'h0};
  wire [9:0]    _real_exp_T_202 =
    io_exponent_6 + {{6{_shift_amt_T_304[3]}}, _shift_amt_T_304};
  wire [9:0]    _biased_exp_T_202 = _real_exp_T_202 + 10'h7F;
  wire          _GEN_302 = io_in_101 == 10'h0;
  wire          _GEN_303 = $signed(_real_exp_T_202) > 10'sh7F;
  wire          _GEN_304 = $signed(_biased_exp_T_202) < 10'sh1;
  wire [9:0]    _sub_shift_T_1222 =
    {6'h0, $signed(_shift_amt_T_304) < 4'sh0 ? 4'h0 - _shift_amt_T_304 : _shift_amt_T_304}
    - (10'h1 - _biased_exp_T_202);
  wire [1048:0] _mantissa_conv_T_2628 =
    {1023'h0, _abs_val_full_T_509, 17'h0} << _sub_shift_T_1222;
  wire [25:0]   _mantissa_conv_T_2636 =
    extended_mantissa_101
    >> ($signed(_sub_shift_T_1222) < 10'sh0
          ? 10'h0 - _sub_shift_T_1222
          : _sub_shift_T_1222);
  wire [25:0]   _mantissa_conv_T_2641 = extended_mantissa_101 >> _shift_amt_T_304;
  wire [40:0]   _mantissa_conv_T_2649 =
    {15'h0, _abs_val_full_T_509, 17'h0}
    << ($signed(_shift_amt_T_304) < 4'sh0 ? 4'h0 - _shift_amt_T_304 : _shift_amt_T_304);
  wire          sign_bit_102 = $signed(io_in_102) < 10'sh0;
  wire [8:0]    _abs_val_full_T_514 =
    sign_bit_102 ? 9'h0 - io_in_102[8:0] : io_in_102[8:0];
  wire [7:0]    _PE_T_4905 =
    {4'h0, _abs_val_full_T_514[7:4]} | {_abs_val_full_T_514[3:0], 4'h0};
  wire [7:0]    _PE_T_4915 =
    {2'h0, _PE_T_4905[7:2] & 6'h33} | {_PE_T_4905[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4925 =
    _PE_T_4915[7:1] & 7'h55 | {1'h0, _PE_T_4915[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_102 =
    _abs_val_full_T_514[8]
      ? 4'h0
      : _PE_T_4925[0]
          ? 4'h1
          : _PE_T_4925[1]
              ? 4'h2
              : _PE_T_4925[2]
                  ? 4'h3
                  : _PE_T_4925[3]
                      ? 4'h4
                      : _PE_T_4925[4]
                          ? 4'h5
                          : _PE_T_4925[5] ? 4'h6 : _PE_T_4925[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_307 = 4'h2 - PE_102;
  wire [25:0]   extended_mantissa_102 = {_abs_val_full_T_514, 17'h0};
  wire [9:0]    _real_exp_T_204 =
    io_exponent_6 + {{6{_shift_amt_T_307[3]}}, _shift_amt_T_307};
  wire [9:0]    _biased_exp_T_204 = _real_exp_T_204 + 10'h7F;
  wire          _GEN_305 = io_in_102 == 10'h0;
  wire          _GEN_306 = $signed(_real_exp_T_204) > 10'sh7F;
  wire          _GEN_307 = $signed(_biased_exp_T_204) < 10'sh1;
  wire [9:0]    _sub_shift_T_1234 =
    {6'h0, $signed(_shift_amt_T_307) < 4'sh0 ? 4'h0 - _shift_amt_T_307 : _shift_amt_T_307}
    - (10'h1 - _biased_exp_T_204);
  wire [1048:0] _mantissa_conv_T_2654 =
    {1023'h0, _abs_val_full_T_514, 17'h0} << _sub_shift_T_1234;
  wire [25:0]   _mantissa_conv_T_2662 =
    extended_mantissa_102
    >> ($signed(_sub_shift_T_1234) < 10'sh0
          ? 10'h0 - _sub_shift_T_1234
          : _sub_shift_T_1234);
  wire [25:0]   _mantissa_conv_T_2667 = extended_mantissa_102 >> _shift_amt_T_307;
  wire [40:0]   _mantissa_conv_T_2675 =
    {15'h0, _abs_val_full_T_514, 17'h0}
    << ($signed(_shift_amt_T_307) < 4'sh0 ? 4'h0 - _shift_amt_T_307 : _shift_amt_T_307);
  wire          sign_bit_103 = $signed(io_in_103) < 10'sh0;
  wire [8:0]    _abs_val_full_T_519 =
    sign_bit_103 ? 9'h0 - io_in_103[8:0] : io_in_103[8:0];
  wire [7:0]    _PE_T_4953 =
    {4'h0, _abs_val_full_T_519[7:4]} | {_abs_val_full_T_519[3:0], 4'h0};
  wire [7:0]    _PE_T_4963 =
    {2'h0, _PE_T_4953[7:2] & 6'h33} | {_PE_T_4953[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_4973 =
    _PE_T_4963[7:1] & 7'h55 | {1'h0, _PE_T_4963[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_103 =
    _abs_val_full_T_519[8]
      ? 4'h0
      : _PE_T_4973[0]
          ? 4'h1
          : _PE_T_4973[1]
              ? 4'h2
              : _PE_T_4973[2]
                  ? 4'h3
                  : _PE_T_4973[3]
                      ? 4'h4
                      : _PE_T_4973[4]
                          ? 4'h5
                          : _PE_T_4973[5] ? 4'h6 : _PE_T_4973[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_310 = 4'h2 - PE_103;
  wire [25:0]   extended_mantissa_103 = {_abs_val_full_T_519, 17'h0};
  wire [9:0]    _real_exp_T_206 =
    io_exponent_6 + {{6{_shift_amt_T_310[3]}}, _shift_amt_T_310};
  wire [9:0]    _biased_exp_T_206 = _real_exp_T_206 + 10'h7F;
  wire          _GEN_308 = io_in_103 == 10'h0;
  wire          _GEN_309 = $signed(_real_exp_T_206) > 10'sh7F;
  wire          _GEN_310 = $signed(_biased_exp_T_206) < 10'sh1;
  wire [9:0]    _sub_shift_T_1246 =
    {6'h0, $signed(_shift_amt_T_310) < 4'sh0 ? 4'h0 - _shift_amt_T_310 : _shift_amt_T_310}
    - (10'h1 - _biased_exp_T_206);
  wire [1048:0] _mantissa_conv_T_2680 =
    {1023'h0, _abs_val_full_T_519, 17'h0} << _sub_shift_T_1246;
  wire [25:0]   _mantissa_conv_T_2688 =
    extended_mantissa_103
    >> ($signed(_sub_shift_T_1246) < 10'sh0
          ? 10'h0 - _sub_shift_T_1246
          : _sub_shift_T_1246);
  wire [25:0]   _mantissa_conv_T_2693 = extended_mantissa_103 >> _shift_amt_T_310;
  wire [40:0]   _mantissa_conv_T_2701 =
    {15'h0, _abs_val_full_T_519, 17'h0}
    << ($signed(_shift_amt_T_310) < 4'sh0 ? 4'h0 - _shift_amt_T_310 : _shift_amt_T_310);
  wire          sign_bit_104 = $signed(io_in_104) < 10'sh0;
  wire [8:0]    _abs_val_full_T_524 =
    sign_bit_104 ? 9'h0 - io_in_104[8:0] : io_in_104[8:0];
  wire [7:0]    _PE_T_5001 =
    {4'h0, _abs_val_full_T_524[7:4]} | {_abs_val_full_T_524[3:0], 4'h0};
  wire [7:0]    _PE_T_5011 =
    {2'h0, _PE_T_5001[7:2] & 6'h33} | {_PE_T_5001[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5021 =
    _PE_T_5011[7:1] & 7'h55 | {1'h0, _PE_T_5011[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_104 =
    _abs_val_full_T_524[8]
      ? 4'h0
      : _PE_T_5021[0]
          ? 4'h1
          : _PE_T_5021[1]
              ? 4'h2
              : _PE_T_5021[2]
                  ? 4'h3
                  : _PE_T_5021[3]
                      ? 4'h4
                      : _PE_T_5021[4]
                          ? 4'h5
                          : _PE_T_5021[5] ? 4'h6 : _PE_T_5021[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_313 = 4'h2 - PE_104;
  wire [25:0]   extended_mantissa_104 = {_abs_val_full_T_524, 17'h0};
  wire [9:0]    _real_exp_T_208 =
    io_exponent_6 + {{6{_shift_amt_T_313[3]}}, _shift_amt_T_313};
  wire [9:0]    _biased_exp_T_208 = _real_exp_T_208 + 10'h7F;
  wire          _GEN_311 = io_in_104 == 10'h0;
  wire          _GEN_312 = $signed(_real_exp_T_208) > 10'sh7F;
  wire          _GEN_313 = $signed(_biased_exp_T_208) < 10'sh1;
  wire [9:0]    _sub_shift_T_1258 =
    {6'h0, $signed(_shift_amt_T_313) < 4'sh0 ? 4'h0 - _shift_amt_T_313 : _shift_amt_T_313}
    - (10'h1 - _biased_exp_T_208);
  wire [1048:0] _mantissa_conv_T_2706 =
    {1023'h0, _abs_val_full_T_524, 17'h0} << _sub_shift_T_1258;
  wire [25:0]   _mantissa_conv_T_2714 =
    extended_mantissa_104
    >> ($signed(_sub_shift_T_1258) < 10'sh0
          ? 10'h0 - _sub_shift_T_1258
          : _sub_shift_T_1258);
  wire [25:0]   _mantissa_conv_T_2719 = extended_mantissa_104 >> _shift_amt_T_313;
  wire [40:0]   _mantissa_conv_T_2727 =
    {15'h0, _abs_val_full_T_524, 17'h0}
    << ($signed(_shift_amt_T_313) < 4'sh0 ? 4'h0 - _shift_amt_T_313 : _shift_amt_T_313);
  wire          sign_bit_105 = $signed(io_in_105) < 10'sh0;
  wire [8:0]    _abs_val_full_T_529 =
    sign_bit_105 ? 9'h0 - io_in_105[8:0] : io_in_105[8:0];
  wire [7:0]    _PE_T_5049 =
    {4'h0, _abs_val_full_T_529[7:4]} | {_abs_val_full_T_529[3:0], 4'h0};
  wire [7:0]    _PE_T_5059 =
    {2'h0, _PE_T_5049[7:2] & 6'h33} | {_PE_T_5049[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5069 =
    _PE_T_5059[7:1] & 7'h55 | {1'h0, _PE_T_5059[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_105 =
    _abs_val_full_T_529[8]
      ? 4'h0
      : _PE_T_5069[0]
          ? 4'h1
          : _PE_T_5069[1]
              ? 4'h2
              : _PE_T_5069[2]
                  ? 4'h3
                  : _PE_T_5069[3]
                      ? 4'h4
                      : _PE_T_5069[4]
                          ? 4'h5
                          : _PE_T_5069[5] ? 4'h6 : _PE_T_5069[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_316 = 4'h2 - PE_105;
  wire [25:0]   extended_mantissa_105 = {_abs_val_full_T_529, 17'h0};
  wire [9:0]    _real_exp_T_210 =
    io_exponent_6 + {{6{_shift_amt_T_316[3]}}, _shift_amt_T_316};
  wire [9:0]    _biased_exp_T_210 = _real_exp_T_210 + 10'h7F;
  wire          _GEN_314 = io_in_105 == 10'h0;
  wire          _GEN_315 = $signed(_real_exp_T_210) > 10'sh7F;
  wire          _GEN_316 = $signed(_biased_exp_T_210) < 10'sh1;
  wire [9:0]    _sub_shift_T_1270 =
    {6'h0, $signed(_shift_amt_T_316) < 4'sh0 ? 4'h0 - _shift_amt_T_316 : _shift_amt_T_316}
    - (10'h1 - _biased_exp_T_210);
  wire [1048:0] _mantissa_conv_T_2732 =
    {1023'h0, _abs_val_full_T_529, 17'h0} << _sub_shift_T_1270;
  wire [25:0]   _mantissa_conv_T_2740 =
    extended_mantissa_105
    >> ($signed(_sub_shift_T_1270) < 10'sh0
          ? 10'h0 - _sub_shift_T_1270
          : _sub_shift_T_1270);
  wire [25:0]   _mantissa_conv_T_2745 = extended_mantissa_105 >> _shift_amt_T_316;
  wire [40:0]   _mantissa_conv_T_2753 =
    {15'h0, _abs_val_full_T_529, 17'h0}
    << ($signed(_shift_amt_T_316) < 4'sh0 ? 4'h0 - _shift_amt_T_316 : _shift_amt_T_316);
  wire          sign_bit_106 = $signed(io_in_106) < 10'sh0;
  wire [8:0]    _abs_val_full_T_534 =
    sign_bit_106 ? 9'h0 - io_in_106[8:0] : io_in_106[8:0];
  wire [7:0]    _PE_T_5097 =
    {4'h0, _abs_val_full_T_534[7:4]} | {_abs_val_full_T_534[3:0], 4'h0};
  wire [7:0]    _PE_T_5107 =
    {2'h0, _PE_T_5097[7:2] & 6'h33} | {_PE_T_5097[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5117 =
    _PE_T_5107[7:1] & 7'h55 | {1'h0, _PE_T_5107[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_106 =
    _abs_val_full_T_534[8]
      ? 4'h0
      : _PE_T_5117[0]
          ? 4'h1
          : _PE_T_5117[1]
              ? 4'h2
              : _PE_T_5117[2]
                  ? 4'h3
                  : _PE_T_5117[3]
                      ? 4'h4
                      : _PE_T_5117[4]
                          ? 4'h5
                          : _PE_T_5117[5] ? 4'h6 : _PE_T_5117[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_319 = 4'h2 - PE_106;
  wire [25:0]   extended_mantissa_106 = {_abs_val_full_T_534, 17'h0};
  wire [9:0]    _real_exp_T_212 =
    io_exponent_6 + {{6{_shift_amt_T_319[3]}}, _shift_amt_T_319};
  wire [9:0]    _biased_exp_T_212 = _real_exp_T_212 + 10'h7F;
  wire          _GEN_317 = io_in_106 == 10'h0;
  wire          _GEN_318 = $signed(_real_exp_T_212) > 10'sh7F;
  wire          _GEN_319 = $signed(_biased_exp_T_212) < 10'sh1;
  wire [9:0]    _sub_shift_T_1282 =
    {6'h0, $signed(_shift_amt_T_319) < 4'sh0 ? 4'h0 - _shift_amt_T_319 : _shift_amt_T_319}
    - (10'h1 - _biased_exp_T_212);
  wire [1048:0] _mantissa_conv_T_2758 =
    {1023'h0, _abs_val_full_T_534, 17'h0} << _sub_shift_T_1282;
  wire [25:0]   _mantissa_conv_T_2766 =
    extended_mantissa_106
    >> ($signed(_sub_shift_T_1282) < 10'sh0
          ? 10'h0 - _sub_shift_T_1282
          : _sub_shift_T_1282);
  wire [25:0]   _mantissa_conv_T_2771 = extended_mantissa_106 >> _shift_amt_T_319;
  wire [40:0]   _mantissa_conv_T_2779 =
    {15'h0, _abs_val_full_T_534, 17'h0}
    << ($signed(_shift_amt_T_319) < 4'sh0 ? 4'h0 - _shift_amt_T_319 : _shift_amt_T_319);
  wire          sign_bit_107 = $signed(io_in_107) < 10'sh0;
  wire [8:0]    _abs_val_full_T_539 =
    sign_bit_107 ? 9'h0 - io_in_107[8:0] : io_in_107[8:0];
  wire [7:0]    _PE_T_5145 =
    {4'h0, _abs_val_full_T_539[7:4]} | {_abs_val_full_T_539[3:0], 4'h0};
  wire [7:0]    _PE_T_5155 =
    {2'h0, _PE_T_5145[7:2] & 6'h33} | {_PE_T_5145[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5165 =
    _PE_T_5155[7:1] & 7'h55 | {1'h0, _PE_T_5155[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_107 =
    _abs_val_full_T_539[8]
      ? 4'h0
      : _PE_T_5165[0]
          ? 4'h1
          : _PE_T_5165[1]
              ? 4'h2
              : _PE_T_5165[2]
                  ? 4'h3
                  : _PE_T_5165[3]
                      ? 4'h4
                      : _PE_T_5165[4]
                          ? 4'h5
                          : _PE_T_5165[5] ? 4'h6 : _PE_T_5165[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_322 = 4'h2 - PE_107;
  wire [25:0]   extended_mantissa_107 = {_abs_val_full_T_539, 17'h0};
  wire [9:0]    _real_exp_T_214 =
    io_exponent_6 + {{6{_shift_amt_T_322[3]}}, _shift_amt_T_322};
  wire [9:0]    _biased_exp_T_214 = _real_exp_T_214 + 10'h7F;
  wire          _GEN_320 = io_in_107 == 10'h0;
  wire          _GEN_321 = $signed(_real_exp_T_214) > 10'sh7F;
  wire          _GEN_322 = $signed(_biased_exp_T_214) < 10'sh1;
  wire [9:0]    _sub_shift_T_1294 =
    {6'h0, $signed(_shift_amt_T_322) < 4'sh0 ? 4'h0 - _shift_amt_T_322 : _shift_amt_T_322}
    - (10'h1 - _biased_exp_T_214);
  wire [1048:0] _mantissa_conv_T_2784 =
    {1023'h0, _abs_val_full_T_539, 17'h0} << _sub_shift_T_1294;
  wire [25:0]   _mantissa_conv_T_2792 =
    extended_mantissa_107
    >> ($signed(_sub_shift_T_1294) < 10'sh0
          ? 10'h0 - _sub_shift_T_1294
          : _sub_shift_T_1294);
  wire [25:0]   _mantissa_conv_T_2797 = extended_mantissa_107 >> _shift_amt_T_322;
  wire [40:0]   _mantissa_conv_T_2805 =
    {15'h0, _abs_val_full_T_539, 17'h0}
    << ($signed(_shift_amt_T_322) < 4'sh0 ? 4'h0 - _shift_amt_T_322 : _shift_amt_T_322);
  wire          sign_bit_108 = $signed(io_in_108) < 10'sh0;
  wire [8:0]    _abs_val_full_T_544 =
    sign_bit_108 ? 9'h0 - io_in_108[8:0] : io_in_108[8:0];
  wire [7:0]    _PE_T_5193 =
    {4'h0, _abs_val_full_T_544[7:4]} | {_abs_val_full_T_544[3:0], 4'h0};
  wire [7:0]    _PE_T_5203 =
    {2'h0, _PE_T_5193[7:2] & 6'h33} | {_PE_T_5193[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5213 =
    _PE_T_5203[7:1] & 7'h55 | {1'h0, _PE_T_5203[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_108 =
    _abs_val_full_T_544[8]
      ? 4'h0
      : _PE_T_5213[0]
          ? 4'h1
          : _PE_T_5213[1]
              ? 4'h2
              : _PE_T_5213[2]
                  ? 4'h3
                  : _PE_T_5213[3]
                      ? 4'h4
                      : _PE_T_5213[4]
                          ? 4'h5
                          : _PE_T_5213[5] ? 4'h6 : _PE_T_5213[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_325 = 4'h2 - PE_108;
  wire [25:0]   extended_mantissa_108 = {_abs_val_full_T_544, 17'h0};
  wire [9:0]    _real_exp_T_216 =
    io_exponent_6 + {{6{_shift_amt_T_325[3]}}, _shift_amt_T_325};
  wire [9:0]    _biased_exp_T_216 = _real_exp_T_216 + 10'h7F;
  wire          _GEN_323 = io_in_108 == 10'h0;
  wire          _GEN_324 = $signed(_real_exp_T_216) > 10'sh7F;
  wire          _GEN_325 = $signed(_biased_exp_T_216) < 10'sh1;
  wire [9:0]    _sub_shift_T_1306 =
    {6'h0, $signed(_shift_amt_T_325) < 4'sh0 ? 4'h0 - _shift_amt_T_325 : _shift_amt_T_325}
    - (10'h1 - _biased_exp_T_216);
  wire [1048:0] _mantissa_conv_T_2810 =
    {1023'h0, _abs_val_full_T_544, 17'h0} << _sub_shift_T_1306;
  wire [25:0]   _mantissa_conv_T_2818 =
    extended_mantissa_108
    >> ($signed(_sub_shift_T_1306) < 10'sh0
          ? 10'h0 - _sub_shift_T_1306
          : _sub_shift_T_1306);
  wire [25:0]   _mantissa_conv_T_2823 = extended_mantissa_108 >> _shift_amt_T_325;
  wire [40:0]   _mantissa_conv_T_2831 =
    {15'h0, _abs_val_full_T_544, 17'h0}
    << ($signed(_shift_amt_T_325) < 4'sh0 ? 4'h0 - _shift_amt_T_325 : _shift_amt_T_325);
  wire          sign_bit_109 = $signed(io_in_109) < 10'sh0;
  wire [8:0]    _abs_val_full_T_549 =
    sign_bit_109 ? 9'h0 - io_in_109[8:0] : io_in_109[8:0];
  wire [7:0]    _PE_T_5241 =
    {4'h0, _abs_val_full_T_549[7:4]} | {_abs_val_full_T_549[3:0], 4'h0};
  wire [7:0]    _PE_T_5251 =
    {2'h0, _PE_T_5241[7:2] & 6'h33} | {_PE_T_5241[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5261 =
    _PE_T_5251[7:1] & 7'h55 | {1'h0, _PE_T_5251[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_109 =
    _abs_val_full_T_549[8]
      ? 4'h0
      : _PE_T_5261[0]
          ? 4'h1
          : _PE_T_5261[1]
              ? 4'h2
              : _PE_T_5261[2]
                  ? 4'h3
                  : _PE_T_5261[3]
                      ? 4'h4
                      : _PE_T_5261[4]
                          ? 4'h5
                          : _PE_T_5261[5] ? 4'h6 : _PE_T_5261[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_328 = 4'h2 - PE_109;
  wire [25:0]   extended_mantissa_109 = {_abs_val_full_T_549, 17'h0};
  wire [9:0]    _real_exp_T_218 =
    io_exponent_6 + {{6{_shift_amt_T_328[3]}}, _shift_amt_T_328};
  wire [9:0]    _biased_exp_T_218 = _real_exp_T_218 + 10'h7F;
  wire          _GEN_326 = io_in_109 == 10'h0;
  wire          _GEN_327 = $signed(_real_exp_T_218) > 10'sh7F;
  wire          _GEN_328 = $signed(_biased_exp_T_218) < 10'sh1;
  wire [9:0]    _sub_shift_T_1318 =
    {6'h0, $signed(_shift_amt_T_328) < 4'sh0 ? 4'h0 - _shift_amt_T_328 : _shift_amt_T_328}
    - (10'h1 - _biased_exp_T_218);
  wire [1048:0] _mantissa_conv_T_2836 =
    {1023'h0, _abs_val_full_T_549, 17'h0} << _sub_shift_T_1318;
  wire [25:0]   _mantissa_conv_T_2844 =
    extended_mantissa_109
    >> ($signed(_sub_shift_T_1318) < 10'sh0
          ? 10'h0 - _sub_shift_T_1318
          : _sub_shift_T_1318);
  wire [25:0]   _mantissa_conv_T_2849 = extended_mantissa_109 >> _shift_amt_T_328;
  wire [40:0]   _mantissa_conv_T_2857 =
    {15'h0, _abs_val_full_T_549, 17'h0}
    << ($signed(_shift_amt_T_328) < 4'sh0 ? 4'h0 - _shift_amt_T_328 : _shift_amt_T_328);
  wire          sign_bit_110 = $signed(io_in_110) < 10'sh0;
  wire [8:0]    _abs_val_full_T_554 =
    sign_bit_110 ? 9'h0 - io_in_110[8:0] : io_in_110[8:0];
  wire [7:0]    _PE_T_5289 =
    {4'h0, _abs_val_full_T_554[7:4]} | {_abs_val_full_T_554[3:0], 4'h0};
  wire [7:0]    _PE_T_5299 =
    {2'h0, _PE_T_5289[7:2] & 6'h33} | {_PE_T_5289[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5309 =
    _PE_T_5299[7:1] & 7'h55 | {1'h0, _PE_T_5299[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_110 =
    _abs_val_full_T_554[8]
      ? 4'h0
      : _PE_T_5309[0]
          ? 4'h1
          : _PE_T_5309[1]
              ? 4'h2
              : _PE_T_5309[2]
                  ? 4'h3
                  : _PE_T_5309[3]
                      ? 4'h4
                      : _PE_T_5309[4]
                          ? 4'h5
                          : _PE_T_5309[5] ? 4'h6 : _PE_T_5309[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_331 = 4'h2 - PE_110;
  wire [25:0]   extended_mantissa_110 = {_abs_val_full_T_554, 17'h0};
  wire [9:0]    _real_exp_T_220 =
    io_exponent_6 + {{6{_shift_amt_T_331[3]}}, _shift_amt_T_331};
  wire [9:0]    _biased_exp_T_220 = _real_exp_T_220 + 10'h7F;
  wire          _GEN_329 = io_in_110 == 10'h0;
  wire          _GEN_330 = $signed(_real_exp_T_220) > 10'sh7F;
  wire          _GEN_331 = $signed(_biased_exp_T_220) < 10'sh1;
  wire [9:0]    _sub_shift_T_1330 =
    {6'h0, $signed(_shift_amt_T_331) < 4'sh0 ? 4'h0 - _shift_amt_T_331 : _shift_amt_T_331}
    - (10'h1 - _biased_exp_T_220);
  wire [1048:0] _mantissa_conv_T_2862 =
    {1023'h0, _abs_val_full_T_554, 17'h0} << _sub_shift_T_1330;
  wire [25:0]   _mantissa_conv_T_2870 =
    extended_mantissa_110
    >> ($signed(_sub_shift_T_1330) < 10'sh0
          ? 10'h0 - _sub_shift_T_1330
          : _sub_shift_T_1330);
  wire [25:0]   _mantissa_conv_T_2875 = extended_mantissa_110 >> _shift_amt_T_331;
  wire [40:0]   _mantissa_conv_T_2883 =
    {15'h0, _abs_val_full_T_554, 17'h0}
    << ($signed(_shift_amt_T_331) < 4'sh0 ? 4'h0 - _shift_amt_T_331 : _shift_amt_T_331);
  wire          sign_bit_111 = $signed(io_in_111) < 10'sh0;
  wire [8:0]    _abs_val_full_T_559 =
    sign_bit_111 ? 9'h0 - io_in_111[8:0] : io_in_111[8:0];
  wire [7:0]    _PE_T_5337 =
    {4'h0, _abs_val_full_T_559[7:4]} | {_abs_val_full_T_559[3:0], 4'h0};
  wire [7:0]    _PE_T_5347 =
    {2'h0, _PE_T_5337[7:2] & 6'h33} | {_PE_T_5337[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5357 =
    _PE_T_5347[7:1] & 7'h55 | {1'h0, _PE_T_5347[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_111 =
    _abs_val_full_T_559[8]
      ? 4'h0
      : _PE_T_5357[0]
          ? 4'h1
          : _PE_T_5357[1]
              ? 4'h2
              : _PE_T_5357[2]
                  ? 4'h3
                  : _PE_T_5357[3]
                      ? 4'h4
                      : _PE_T_5357[4]
                          ? 4'h5
                          : _PE_T_5357[5] ? 4'h6 : _PE_T_5357[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_334 = 4'h2 - PE_111;
  wire [25:0]   extended_mantissa_111 = {_abs_val_full_T_559, 17'h0};
  wire [9:0]    _real_exp_T_222 =
    io_exponent_6 + {{6{_shift_amt_T_334[3]}}, _shift_amt_T_334};
  wire [9:0]    _biased_exp_T_222 = _real_exp_T_222 + 10'h7F;
  wire          _GEN_332 = io_in_111 == 10'h0;
  wire          _GEN_333 = $signed(_real_exp_T_222) > 10'sh7F;
  wire          _GEN_334 = $signed(_biased_exp_T_222) < 10'sh1;
  wire [9:0]    _sub_shift_T_1342 =
    {6'h0, $signed(_shift_amt_T_334) < 4'sh0 ? 4'h0 - _shift_amt_T_334 : _shift_amt_T_334}
    - (10'h1 - _biased_exp_T_222);
  wire [1048:0] _mantissa_conv_T_2888 =
    {1023'h0, _abs_val_full_T_559, 17'h0} << _sub_shift_T_1342;
  wire [25:0]   _mantissa_conv_T_2896 =
    extended_mantissa_111
    >> ($signed(_sub_shift_T_1342) < 10'sh0
          ? 10'h0 - _sub_shift_T_1342
          : _sub_shift_T_1342);
  wire [25:0]   _mantissa_conv_T_2901 = extended_mantissa_111 >> _shift_amt_T_334;
  wire [40:0]   _mantissa_conv_T_2909 =
    {15'h0, _abs_val_full_T_559, 17'h0}
    << ($signed(_shift_amt_T_334) < 4'sh0 ? 4'h0 - _shift_amt_T_334 : _shift_amt_T_334);
  wire          sign_bit_112 = $signed(io_in_112) < 10'sh0;
  wire [8:0]    _abs_val_full_T_564 =
    sign_bit_112 ? 9'h0 - io_in_112[8:0] : io_in_112[8:0];
  wire [7:0]    _PE_T_5385 =
    {4'h0, _abs_val_full_T_564[7:4]} | {_abs_val_full_T_564[3:0], 4'h0};
  wire [7:0]    _PE_T_5395 =
    {2'h0, _PE_T_5385[7:2] & 6'h33} | {_PE_T_5385[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5405 =
    _PE_T_5395[7:1] & 7'h55 | {1'h0, _PE_T_5395[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_112 =
    _abs_val_full_T_564[8]
      ? 4'h0
      : _PE_T_5405[0]
          ? 4'h1
          : _PE_T_5405[1]
              ? 4'h2
              : _PE_T_5405[2]
                  ? 4'h3
                  : _PE_T_5405[3]
                      ? 4'h4
                      : _PE_T_5405[4]
                          ? 4'h5
                          : _PE_T_5405[5] ? 4'h6 : _PE_T_5405[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_337 = 4'h2 - PE_112;
  wire [25:0]   extended_mantissa_112 = {_abs_val_full_T_564, 17'h0};
  wire [9:0]    _real_exp_T_224 =
    io_exponent_7 + {{6{_shift_amt_T_337[3]}}, _shift_amt_T_337};
  wire [9:0]    _biased_exp_T_224 = _real_exp_T_224 + 10'h7F;
  wire          _GEN_335 = io_in_112 == 10'h0;
  wire          _GEN_336 = $signed(_real_exp_T_224) > 10'sh7F;
  wire          _GEN_337 = $signed(_biased_exp_T_224) < 10'sh1;
  wire [9:0]    _sub_shift_T_1354 =
    {6'h0, $signed(_shift_amt_T_337) < 4'sh0 ? 4'h0 - _shift_amt_T_337 : _shift_amt_T_337}
    - (10'h1 - _biased_exp_T_224);
  wire [1048:0] _mantissa_conv_T_2914 =
    {1023'h0, _abs_val_full_T_564, 17'h0} << _sub_shift_T_1354;
  wire [25:0]   _mantissa_conv_T_2922 =
    extended_mantissa_112
    >> ($signed(_sub_shift_T_1354) < 10'sh0
          ? 10'h0 - _sub_shift_T_1354
          : _sub_shift_T_1354);
  wire [25:0]   _mantissa_conv_T_2927 = extended_mantissa_112 >> _shift_amt_T_337;
  wire [40:0]   _mantissa_conv_T_2935 =
    {15'h0, _abs_val_full_T_564, 17'h0}
    << ($signed(_shift_amt_T_337) < 4'sh0 ? 4'h0 - _shift_amt_T_337 : _shift_amt_T_337);
  wire          sign_bit_113 = $signed(io_in_113) < 10'sh0;
  wire [8:0]    _abs_val_full_T_569 =
    sign_bit_113 ? 9'h0 - io_in_113[8:0] : io_in_113[8:0];
  wire [7:0]    _PE_T_5433 =
    {4'h0, _abs_val_full_T_569[7:4]} | {_abs_val_full_T_569[3:0], 4'h0};
  wire [7:0]    _PE_T_5443 =
    {2'h0, _PE_T_5433[7:2] & 6'h33} | {_PE_T_5433[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5453 =
    _PE_T_5443[7:1] & 7'h55 | {1'h0, _PE_T_5443[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_113 =
    _abs_val_full_T_569[8]
      ? 4'h0
      : _PE_T_5453[0]
          ? 4'h1
          : _PE_T_5453[1]
              ? 4'h2
              : _PE_T_5453[2]
                  ? 4'h3
                  : _PE_T_5453[3]
                      ? 4'h4
                      : _PE_T_5453[4]
                          ? 4'h5
                          : _PE_T_5453[5] ? 4'h6 : _PE_T_5453[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_340 = 4'h2 - PE_113;
  wire [25:0]   extended_mantissa_113 = {_abs_val_full_T_569, 17'h0};
  wire [9:0]    _real_exp_T_226 =
    io_exponent_7 + {{6{_shift_amt_T_340[3]}}, _shift_amt_T_340};
  wire [9:0]    _biased_exp_T_226 = _real_exp_T_226 + 10'h7F;
  wire          _GEN_338 = io_in_113 == 10'h0;
  wire          _GEN_339 = $signed(_real_exp_T_226) > 10'sh7F;
  wire          _GEN_340 = $signed(_biased_exp_T_226) < 10'sh1;
  wire [9:0]    _sub_shift_T_1366 =
    {6'h0, $signed(_shift_amt_T_340) < 4'sh0 ? 4'h0 - _shift_amt_T_340 : _shift_amt_T_340}
    - (10'h1 - _biased_exp_T_226);
  wire [1048:0] _mantissa_conv_T_2940 =
    {1023'h0, _abs_val_full_T_569, 17'h0} << _sub_shift_T_1366;
  wire [25:0]   _mantissa_conv_T_2948 =
    extended_mantissa_113
    >> ($signed(_sub_shift_T_1366) < 10'sh0
          ? 10'h0 - _sub_shift_T_1366
          : _sub_shift_T_1366);
  wire [25:0]   _mantissa_conv_T_2953 = extended_mantissa_113 >> _shift_amt_T_340;
  wire [40:0]   _mantissa_conv_T_2961 =
    {15'h0, _abs_val_full_T_569, 17'h0}
    << ($signed(_shift_amt_T_340) < 4'sh0 ? 4'h0 - _shift_amt_T_340 : _shift_amt_T_340);
  wire          sign_bit_114 = $signed(io_in_114) < 10'sh0;
  wire [8:0]    _abs_val_full_T_574 =
    sign_bit_114 ? 9'h0 - io_in_114[8:0] : io_in_114[8:0];
  wire [7:0]    _PE_T_5481 =
    {4'h0, _abs_val_full_T_574[7:4]} | {_abs_val_full_T_574[3:0], 4'h0};
  wire [7:0]    _PE_T_5491 =
    {2'h0, _PE_T_5481[7:2] & 6'h33} | {_PE_T_5481[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5501 =
    _PE_T_5491[7:1] & 7'h55 | {1'h0, _PE_T_5491[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_114 =
    _abs_val_full_T_574[8]
      ? 4'h0
      : _PE_T_5501[0]
          ? 4'h1
          : _PE_T_5501[1]
              ? 4'h2
              : _PE_T_5501[2]
                  ? 4'h3
                  : _PE_T_5501[3]
                      ? 4'h4
                      : _PE_T_5501[4]
                          ? 4'h5
                          : _PE_T_5501[5] ? 4'h6 : _PE_T_5501[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_343 = 4'h2 - PE_114;
  wire [25:0]   extended_mantissa_114 = {_abs_val_full_T_574, 17'h0};
  wire [9:0]    _real_exp_T_228 =
    io_exponent_7 + {{6{_shift_amt_T_343[3]}}, _shift_amt_T_343};
  wire [9:0]    _biased_exp_T_228 = _real_exp_T_228 + 10'h7F;
  wire          _GEN_341 = io_in_114 == 10'h0;
  wire          _GEN_342 = $signed(_real_exp_T_228) > 10'sh7F;
  wire          _GEN_343 = $signed(_biased_exp_T_228) < 10'sh1;
  wire [9:0]    _sub_shift_T_1378 =
    {6'h0, $signed(_shift_amt_T_343) < 4'sh0 ? 4'h0 - _shift_amt_T_343 : _shift_amt_T_343}
    - (10'h1 - _biased_exp_T_228);
  wire [1048:0] _mantissa_conv_T_2966 =
    {1023'h0, _abs_val_full_T_574, 17'h0} << _sub_shift_T_1378;
  wire [25:0]   _mantissa_conv_T_2974 =
    extended_mantissa_114
    >> ($signed(_sub_shift_T_1378) < 10'sh0
          ? 10'h0 - _sub_shift_T_1378
          : _sub_shift_T_1378);
  wire [25:0]   _mantissa_conv_T_2979 = extended_mantissa_114 >> _shift_amt_T_343;
  wire [40:0]   _mantissa_conv_T_2987 =
    {15'h0, _abs_val_full_T_574, 17'h0}
    << ($signed(_shift_amt_T_343) < 4'sh0 ? 4'h0 - _shift_amt_T_343 : _shift_amt_T_343);
  wire          sign_bit_115 = $signed(io_in_115) < 10'sh0;
  wire [8:0]    _abs_val_full_T_579 =
    sign_bit_115 ? 9'h0 - io_in_115[8:0] : io_in_115[8:0];
  wire [7:0]    _PE_T_5529 =
    {4'h0, _abs_val_full_T_579[7:4]} | {_abs_val_full_T_579[3:0], 4'h0};
  wire [7:0]    _PE_T_5539 =
    {2'h0, _PE_T_5529[7:2] & 6'h33} | {_PE_T_5529[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5549 =
    _PE_T_5539[7:1] & 7'h55 | {1'h0, _PE_T_5539[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_115 =
    _abs_val_full_T_579[8]
      ? 4'h0
      : _PE_T_5549[0]
          ? 4'h1
          : _PE_T_5549[1]
              ? 4'h2
              : _PE_T_5549[2]
                  ? 4'h3
                  : _PE_T_5549[3]
                      ? 4'h4
                      : _PE_T_5549[4]
                          ? 4'h5
                          : _PE_T_5549[5] ? 4'h6 : _PE_T_5549[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_346 = 4'h2 - PE_115;
  wire [25:0]   extended_mantissa_115 = {_abs_val_full_T_579, 17'h0};
  wire [9:0]    _real_exp_T_230 =
    io_exponent_7 + {{6{_shift_amt_T_346[3]}}, _shift_amt_T_346};
  wire [9:0]    _biased_exp_T_230 = _real_exp_T_230 + 10'h7F;
  wire          _GEN_344 = io_in_115 == 10'h0;
  wire          _GEN_345 = $signed(_real_exp_T_230) > 10'sh7F;
  wire          _GEN_346 = $signed(_biased_exp_T_230) < 10'sh1;
  wire [9:0]    _sub_shift_T_1390 =
    {6'h0, $signed(_shift_amt_T_346) < 4'sh0 ? 4'h0 - _shift_amt_T_346 : _shift_amt_T_346}
    - (10'h1 - _biased_exp_T_230);
  wire [1048:0] _mantissa_conv_T_2992 =
    {1023'h0, _abs_val_full_T_579, 17'h0} << _sub_shift_T_1390;
  wire [25:0]   _mantissa_conv_T_3000 =
    extended_mantissa_115
    >> ($signed(_sub_shift_T_1390) < 10'sh0
          ? 10'h0 - _sub_shift_T_1390
          : _sub_shift_T_1390);
  wire [25:0]   _mantissa_conv_T_3005 = extended_mantissa_115 >> _shift_amt_T_346;
  wire [40:0]   _mantissa_conv_T_3013 =
    {15'h0, _abs_val_full_T_579, 17'h0}
    << ($signed(_shift_amt_T_346) < 4'sh0 ? 4'h0 - _shift_amt_T_346 : _shift_amt_T_346);
  wire          sign_bit_116 = $signed(io_in_116) < 10'sh0;
  wire [8:0]    _abs_val_full_T_584 =
    sign_bit_116 ? 9'h0 - io_in_116[8:0] : io_in_116[8:0];
  wire [7:0]    _PE_T_5577 =
    {4'h0, _abs_val_full_T_584[7:4]} | {_abs_val_full_T_584[3:0], 4'h0};
  wire [7:0]    _PE_T_5587 =
    {2'h0, _PE_T_5577[7:2] & 6'h33} | {_PE_T_5577[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5597 =
    _PE_T_5587[7:1] & 7'h55 | {1'h0, _PE_T_5587[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_116 =
    _abs_val_full_T_584[8]
      ? 4'h0
      : _PE_T_5597[0]
          ? 4'h1
          : _PE_T_5597[1]
              ? 4'h2
              : _PE_T_5597[2]
                  ? 4'h3
                  : _PE_T_5597[3]
                      ? 4'h4
                      : _PE_T_5597[4]
                          ? 4'h5
                          : _PE_T_5597[5] ? 4'h6 : _PE_T_5597[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_349 = 4'h2 - PE_116;
  wire [25:0]   extended_mantissa_116 = {_abs_val_full_T_584, 17'h0};
  wire [9:0]    _real_exp_T_232 =
    io_exponent_7 + {{6{_shift_amt_T_349[3]}}, _shift_amt_T_349};
  wire [9:0]    _biased_exp_T_232 = _real_exp_T_232 + 10'h7F;
  wire          _GEN_347 = io_in_116 == 10'h0;
  wire          _GEN_348 = $signed(_real_exp_T_232) > 10'sh7F;
  wire          _GEN_349 = $signed(_biased_exp_T_232) < 10'sh1;
  wire [9:0]    _sub_shift_T_1402 =
    {6'h0, $signed(_shift_amt_T_349) < 4'sh0 ? 4'h0 - _shift_amt_T_349 : _shift_amt_T_349}
    - (10'h1 - _biased_exp_T_232);
  wire [1048:0] _mantissa_conv_T_3018 =
    {1023'h0, _abs_val_full_T_584, 17'h0} << _sub_shift_T_1402;
  wire [25:0]   _mantissa_conv_T_3026 =
    extended_mantissa_116
    >> ($signed(_sub_shift_T_1402) < 10'sh0
          ? 10'h0 - _sub_shift_T_1402
          : _sub_shift_T_1402);
  wire [25:0]   _mantissa_conv_T_3031 = extended_mantissa_116 >> _shift_amt_T_349;
  wire [40:0]   _mantissa_conv_T_3039 =
    {15'h0, _abs_val_full_T_584, 17'h0}
    << ($signed(_shift_amt_T_349) < 4'sh0 ? 4'h0 - _shift_amt_T_349 : _shift_amt_T_349);
  wire          sign_bit_117 = $signed(io_in_117) < 10'sh0;
  wire [8:0]    _abs_val_full_T_589 =
    sign_bit_117 ? 9'h0 - io_in_117[8:0] : io_in_117[8:0];
  wire [7:0]    _PE_T_5625 =
    {4'h0, _abs_val_full_T_589[7:4]} | {_abs_val_full_T_589[3:0], 4'h0};
  wire [7:0]    _PE_T_5635 =
    {2'h0, _PE_T_5625[7:2] & 6'h33} | {_PE_T_5625[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5645 =
    _PE_T_5635[7:1] & 7'h55 | {1'h0, _PE_T_5635[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_117 =
    _abs_val_full_T_589[8]
      ? 4'h0
      : _PE_T_5645[0]
          ? 4'h1
          : _PE_T_5645[1]
              ? 4'h2
              : _PE_T_5645[2]
                  ? 4'h3
                  : _PE_T_5645[3]
                      ? 4'h4
                      : _PE_T_5645[4]
                          ? 4'h5
                          : _PE_T_5645[5] ? 4'h6 : _PE_T_5645[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_352 = 4'h2 - PE_117;
  wire [25:0]   extended_mantissa_117 = {_abs_val_full_T_589, 17'h0};
  wire [9:0]    _real_exp_T_234 =
    io_exponent_7 + {{6{_shift_amt_T_352[3]}}, _shift_amt_T_352};
  wire [9:0]    _biased_exp_T_234 = _real_exp_T_234 + 10'h7F;
  wire          _GEN_350 = io_in_117 == 10'h0;
  wire          _GEN_351 = $signed(_real_exp_T_234) > 10'sh7F;
  wire          _GEN_352 = $signed(_biased_exp_T_234) < 10'sh1;
  wire [9:0]    _sub_shift_T_1414 =
    {6'h0, $signed(_shift_amt_T_352) < 4'sh0 ? 4'h0 - _shift_amt_T_352 : _shift_amt_T_352}
    - (10'h1 - _biased_exp_T_234);
  wire [1048:0] _mantissa_conv_T_3044 =
    {1023'h0, _abs_val_full_T_589, 17'h0} << _sub_shift_T_1414;
  wire [25:0]   _mantissa_conv_T_3052 =
    extended_mantissa_117
    >> ($signed(_sub_shift_T_1414) < 10'sh0
          ? 10'h0 - _sub_shift_T_1414
          : _sub_shift_T_1414);
  wire [25:0]   _mantissa_conv_T_3057 = extended_mantissa_117 >> _shift_amt_T_352;
  wire [40:0]   _mantissa_conv_T_3065 =
    {15'h0, _abs_val_full_T_589, 17'h0}
    << ($signed(_shift_amt_T_352) < 4'sh0 ? 4'h0 - _shift_amt_T_352 : _shift_amt_T_352);
  wire          sign_bit_118 = $signed(io_in_118) < 10'sh0;
  wire [8:0]    _abs_val_full_T_594 =
    sign_bit_118 ? 9'h0 - io_in_118[8:0] : io_in_118[8:0];
  wire [7:0]    _PE_T_5673 =
    {4'h0, _abs_val_full_T_594[7:4]} | {_abs_val_full_T_594[3:0], 4'h0};
  wire [7:0]    _PE_T_5683 =
    {2'h0, _PE_T_5673[7:2] & 6'h33} | {_PE_T_5673[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5693 =
    _PE_T_5683[7:1] & 7'h55 | {1'h0, _PE_T_5683[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_118 =
    _abs_val_full_T_594[8]
      ? 4'h0
      : _PE_T_5693[0]
          ? 4'h1
          : _PE_T_5693[1]
              ? 4'h2
              : _PE_T_5693[2]
                  ? 4'h3
                  : _PE_T_5693[3]
                      ? 4'h4
                      : _PE_T_5693[4]
                          ? 4'h5
                          : _PE_T_5693[5] ? 4'h6 : _PE_T_5693[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_355 = 4'h2 - PE_118;
  wire [25:0]   extended_mantissa_118 = {_abs_val_full_T_594, 17'h0};
  wire [9:0]    _real_exp_T_236 =
    io_exponent_7 + {{6{_shift_amt_T_355[3]}}, _shift_amt_T_355};
  wire [9:0]    _biased_exp_T_236 = _real_exp_T_236 + 10'h7F;
  wire          _GEN_353 = io_in_118 == 10'h0;
  wire          _GEN_354 = $signed(_real_exp_T_236) > 10'sh7F;
  wire          _GEN_355 = $signed(_biased_exp_T_236) < 10'sh1;
  wire [9:0]    _sub_shift_T_1426 =
    {6'h0, $signed(_shift_amt_T_355) < 4'sh0 ? 4'h0 - _shift_amt_T_355 : _shift_amt_T_355}
    - (10'h1 - _biased_exp_T_236);
  wire [1048:0] _mantissa_conv_T_3070 =
    {1023'h0, _abs_val_full_T_594, 17'h0} << _sub_shift_T_1426;
  wire [25:0]   _mantissa_conv_T_3078 =
    extended_mantissa_118
    >> ($signed(_sub_shift_T_1426) < 10'sh0
          ? 10'h0 - _sub_shift_T_1426
          : _sub_shift_T_1426);
  wire [25:0]   _mantissa_conv_T_3083 = extended_mantissa_118 >> _shift_amt_T_355;
  wire [40:0]   _mantissa_conv_T_3091 =
    {15'h0, _abs_val_full_T_594, 17'h0}
    << ($signed(_shift_amt_T_355) < 4'sh0 ? 4'h0 - _shift_amt_T_355 : _shift_amt_T_355);
  wire          sign_bit_119 = $signed(io_in_119) < 10'sh0;
  wire [8:0]    _abs_val_full_T_599 =
    sign_bit_119 ? 9'h0 - io_in_119[8:0] : io_in_119[8:0];
  wire [7:0]    _PE_T_5721 =
    {4'h0, _abs_val_full_T_599[7:4]} | {_abs_val_full_T_599[3:0], 4'h0};
  wire [7:0]    _PE_T_5731 =
    {2'h0, _PE_T_5721[7:2] & 6'h33} | {_PE_T_5721[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5741 =
    _PE_T_5731[7:1] & 7'h55 | {1'h0, _PE_T_5731[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_119 =
    _abs_val_full_T_599[8]
      ? 4'h0
      : _PE_T_5741[0]
          ? 4'h1
          : _PE_T_5741[1]
              ? 4'h2
              : _PE_T_5741[2]
                  ? 4'h3
                  : _PE_T_5741[3]
                      ? 4'h4
                      : _PE_T_5741[4]
                          ? 4'h5
                          : _PE_T_5741[5] ? 4'h6 : _PE_T_5741[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_358 = 4'h2 - PE_119;
  wire [25:0]   extended_mantissa_119 = {_abs_val_full_T_599, 17'h0};
  wire [9:0]    _real_exp_T_238 =
    io_exponent_7 + {{6{_shift_amt_T_358[3]}}, _shift_amt_T_358};
  wire [9:0]    _biased_exp_T_238 = _real_exp_T_238 + 10'h7F;
  wire          _GEN_356 = io_in_119 == 10'h0;
  wire          _GEN_357 = $signed(_real_exp_T_238) > 10'sh7F;
  wire          _GEN_358 = $signed(_biased_exp_T_238) < 10'sh1;
  wire [9:0]    _sub_shift_T_1438 =
    {6'h0, $signed(_shift_amt_T_358) < 4'sh0 ? 4'h0 - _shift_amt_T_358 : _shift_amt_T_358}
    - (10'h1 - _biased_exp_T_238);
  wire [1048:0] _mantissa_conv_T_3096 =
    {1023'h0, _abs_val_full_T_599, 17'h0} << _sub_shift_T_1438;
  wire [25:0]   _mantissa_conv_T_3104 =
    extended_mantissa_119
    >> ($signed(_sub_shift_T_1438) < 10'sh0
          ? 10'h0 - _sub_shift_T_1438
          : _sub_shift_T_1438);
  wire [25:0]   _mantissa_conv_T_3109 = extended_mantissa_119 >> _shift_amt_T_358;
  wire [40:0]   _mantissa_conv_T_3117 =
    {15'h0, _abs_val_full_T_599, 17'h0}
    << ($signed(_shift_amt_T_358) < 4'sh0 ? 4'h0 - _shift_amt_T_358 : _shift_amt_T_358);
  wire          sign_bit_120 = $signed(io_in_120) < 10'sh0;
  wire [8:0]    _abs_val_full_T_604 =
    sign_bit_120 ? 9'h0 - io_in_120[8:0] : io_in_120[8:0];
  wire [7:0]    _PE_T_5769 =
    {4'h0, _abs_val_full_T_604[7:4]} | {_abs_val_full_T_604[3:0], 4'h0};
  wire [7:0]    _PE_T_5779 =
    {2'h0, _PE_T_5769[7:2] & 6'h33} | {_PE_T_5769[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5789 =
    _PE_T_5779[7:1] & 7'h55 | {1'h0, _PE_T_5779[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_120 =
    _abs_val_full_T_604[8]
      ? 4'h0
      : _PE_T_5789[0]
          ? 4'h1
          : _PE_T_5789[1]
              ? 4'h2
              : _PE_T_5789[2]
                  ? 4'h3
                  : _PE_T_5789[3]
                      ? 4'h4
                      : _PE_T_5789[4]
                          ? 4'h5
                          : _PE_T_5789[5] ? 4'h6 : _PE_T_5789[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_361 = 4'h2 - PE_120;
  wire [25:0]   extended_mantissa_120 = {_abs_val_full_T_604, 17'h0};
  wire [9:0]    _real_exp_T_240 =
    io_exponent_7 + {{6{_shift_amt_T_361[3]}}, _shift_amt_T_361};
  wire [9:0]    _biased_exp_T_240 = _real_exp_T_240 + 10'h7F;
  wire          _GEN_359 = io_in_120 == 10'h0;
  wire          _GEN_360 = $signed(_real_exp_T_240) > 10'sh7F;
  wire          _GEN_361 = $signed(_biased_exp_T_240) < 10'sh1;
  wire [9:0]    _sub_shift_T_1450 =
    {6'h0, $signed(_shift_amt_T_361) < 4'sh0 ? 4'h0 - _shift_amt_T_361 : _shift_amt_T_361}
    - (10'h1 - _biased_exp_T_240);
  wire [1048:0] _mantissa_conv_T_3122 =
    {1023'h0, _abs_val_full_T_604, 17'h0} << _sub_shift_T_1450;
  wire [25:0]   _mantissa_conv_T_3130 =
    extended_mantissa_120
    >> ($signed(_sub_shift_T_1450) < 10'sh0
          ? 10'h0 - _sub_shift_T_1450
          : _sub_shift_T_1450);
  wire [25:0]   _mantissa_conv_T_3135 = extended_mantissa_120 >> _shift_amt_T_361;
  wire [40:0]   _mantissa_conv_T_3143 =
    {15'h0, _abs_val_full_T_604, 17'h0}
    << ($signed(_shift_amt_T_361) < 4'sh0 ? 4'h0 - _shift_amt_T_361 : _shift_amt_T_361);
  wire          sign_bit_121 = $signed(io_in_121) < 10'sh0;
  wire [8:0]    _abs_val_full_T_609 =
    sign_bit_121 ? 9'h0 - io_in_121[8:0] : io_in_121[8:0];
  wire [7:0]    _PE_T_5817 =
    {4'h0, _abs_val_full_T_609[7:4]} | {_abs_val_full_T_609[3:0], 4'h0};
  wire [7:0]    _PE_T_5827 =
    {2'h0, _PE_T_5817[7:2] & 6'h33} | {_PE_T_5817[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5837 =
    _PE_T_5827[7:1] & 7'h55 | {1'h0, _PE_T_5827[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_121 =
    _abs_val_full_T_609[8]
      ? 4'h0
      : _PE_T_5837[0]
          ? 4'h1
          : _PE_T_5837[1]
              ? 4'h2
              : _PE_T_5837[2]
                  ? 4'h3
                  : _PE_T_5837[3]
                      ? 4'h4
                      : _PE_T_5837[4]
                          ? 4'h5
                          : _PE_T_5837[5] ? 4'h6 : _PE_T_5837[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_364 = 4'h2 - PE_121;
  wire [25:0]   extended_mantissa_121 = {_abs_val_full_T_609, 17'h0};
  wire [9:0]    _real_exp_T_242 =
    io_exponent_7 + {{6{_shift_amt_T_364[3]}}, _shift_amt_T_364};
  wire [9:0]    _biased_exp_T_242 = _real_exp_T_242 + 10'h7F;
  wire          _GEN_362 = io_in_121 == 10'h0;
  wire          _GEN_363 = $signed(_real_exp_T_242) > 10'sh7F;
  wire          _GEN_364 = $signed(_biased_exp_T_242) < 10'sh1;
  wire [9:0]    _sub_shift_T_1462 =
    {6'h0, $signed(_shift_amt_T_364) < 4'sh0 ? 4'h0 - _shift_amt_T_364 : _shift_amt_T_364}
    - (10'h1 - _biased_exp_T_242);
  wire [1048:0] _mantissa_conv_T_3148 =
    {1023'h0, _abs_val_full_T_609, 17'h0} << _sub_shift_T_1462;
  wire [25:0]   _mantissa_conv_T_3156 =
    extended_mantissa_121
    >> ($signed(_sub_shift_T_1462) < 10'sh0
          ? 10'h0 - _sub_shift_T_1462
          : _sub_shift_T_1462);
  wire [25:0]   _mantissa_conv_T_3161 = extended_mantissa_121 >> _shift_amt_T_364;
  wire [40:0]   _mantissa_conv_T_3169 =
    {15'h0, _abs_val_full_T_609, 17'h0}
    << ($signed(_shift_amt_T_364) < 4'sh0 ? 4'h0 - _shift_amt_T_364 : _shift_amt_T_364);
  wire          sign_bit_122 = $signed(io_in_122) < 10'sh0;
  wire [8:0]    _abs_val_full_T_614 =
    sign_bit_122 ? 9'h0 - io_in_122[8:0] : io_in_122[8:0];
  wire [7:0]    _PE_T_5865 =
    {4'h0, _abs_val_full_T_614[7:4]} | {_abs_val_full_T_614[3:0], 4'h0};
  wire [7:0]    _PE_T_5875 =
    {2'h0, _PE_T_5865[7:2] & 6'h33} | {_PE_T_5865[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5885 =
    _PE_T_5875[7:1] & 7'h55 | {1'h0, _PE_T_5875[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_122 =
    _abs_val_full_T_614[8]
      ? 4'h0
      : _PE_T_5885[0]
          ? 4'h1
          : _PE_T_5885[1]
              ? 4'h2
              : _PE_T_5885[2]
                  ? 4'h3
                  : _PE_T_5885[3]
                      ? 4'h4
                      : _PE_T_5885[4]
                          ? 4'h5
                          : _PE_T_5885[5] ? 4'h6 : _PE_T_5885[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_367 = 4'h2 - PE_122;
  wire [25:0]   extended_mantissa_122 = {_abs_val_full_T_614, 17'h0};
  wire [9:0]    _real_exp_T_244 =
    io_exponent_7 + {{6{_shift_amt_T_367[3]}}, _shift_amt_T_367};
  wire [9:0]    _biased_exp_T_244 = _real_exp_T_244 + 10'h7F;
  wire          _GEN_365 = io_in_122 == 10'h0;
  wire          _GEN_366 = $signed(_real_exp_T_244) > 10'sh7F;
  wire          _GEN_367 = $signed(_biased_exp_T_244) < 10'sh1;
  wire [9:0]    _sub_shift_T_1474 =
    {6'h0, $signed(_shift_amt_T_367) < 4'sh0 ? 4'h0 - _shift_amt_T_367 : _shift_amt_T_367}
    - (10'h1 - _biased_exp_T_244);
  wire [1048:0] _mantissa_conv_T_3174 =
    {1023'h0, _abs_val_full_T_614, 17'h0} << _sub_shift_T_1474;
  wire [25:0]   _mantissa_conv_T_3182 =
    extended_mantissa_122
    >> ($signed(_sub_shift_T_1474) < 10'sh0
          ? 10'h0 - _sub_shift_T_1474
          : _sub_shift_T_1474);
  wire [25:0]   _mantissa_conv_T_3187 = extended_mantissa_122 >> _shift_amt_T_367;
  wire [40:0]   _mantissa_conv_T_3195 =
    {15'h0, _abs_val_full_T_614, 17'h0}
    << ($signed(_shift_amt_T_367) < 4'sh0 ? 4'h0 - _shift_amt_T_367 : _shift_amt_T_367);
  wire          sign_bit_123 = $signed(io_in_123) < 10'sh0;
  wire [8:0]    _abs_val_full_T_619 =
    sign_bit_123 ? 9'h0 - io_in_123[8:0] : io_in_123[8:0];
  wire [7:0]    _PE_T_5913 =
    {4'h0, _abs_val_full_T_619[7:4]} | {_abs_val_full_T_619[3:0], 4'h0};
  wire [7:0]    _PE_T_5923 =
    {2'h0, _PE_T_5913[7:2] & 6'h33} | {_PE_T_5913[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5933 =
    _PE_T_5923[7:1] & 7'h55 | {1'h0, _PE_T_5923[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_123 =
    _abs_val_full_T_619[8]
      ? 4'h0
      : _PE_T_5933[0]
          ? 4'h1
          : _PE_T_5933[1]
              ? 4'h2
              : _PE_T_5933[2]
                  ? 4'h3
                  : _PE_T_5933[3]
                      ? 4'h4
                      : _PE_T_5933[4]
                          ? 4'h5
                          : _PE_T_5933[5] ? 4'h6 : _PE_T_5933[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_370 = 4'h2 - PE_123;
  wire [25:0]   extended_mantissa_123 = {_abs_val_full_T_619, 17'h0};
  wire [9:0]    _real_exp_T_246 =
    io_exponent_7 + {{6{_shift_amt_T_370[3]}}, _shift_amt_T_370};
  wire [9:0]    _biased_exp_T_246 = _real_exp_T_246 + 10'h7F;
  wire          _GEN_368 = io_in_123 == 10'h0;
  wire          _GEN_369 = $signed(_real_exp_T_246) > 10'sh7F;
  wire          _GEN_370 = $signed(_biased_exp_T_246) < 10'sh1;
  wire [9:0]    _sub_shift_T_1486 =
    {6'h0, $signed(_shift_amt_T_370) < 4'sh0 ? 4'h0 - _shift_amt_T_370 : _shift_amt_T_370}
    - (10'h1 - _biased_exp_T_246);
  wire [1048:0] _mantissa_conv_T_3200 =
    {1023'h0, _abs_val_full_T_619, 17'h0} << _sub_shift_T_1486;
  wire [25:0]   _mantissa_conv_T_3208 =
    extended_mantissa_123
    >> ($signed(_sub_shift_T_1486) < 10'sh0
          ? 10'h0 - _sub_shift_T_1486
          : _sub_shift_T_1486);
  wire [25:0]   _mantissa_conv_T_3213 = extended_mantissa_123 >> _shift_amt_T_370;
  wire [40:0]   _mantissa_conv_T_3221 =
    {15'h0, _abs_val_full_T_619, 17'h0}
    << ($signed(_shift_amt_T_370) < 4'sh0 ? 4'h0 - _shift_amt_T_370 : _shift_amt_T_370);
  wire          sign_bit_124 = $signed(io_in_124) < 10'sh0;
  wire [8:0]    _abs_val_full_T_624 =
    sign_bit_124 ? 9'h0 - io_in_124[8:0] : io_in_124[8:0];
  wire [7:0]    _PE_T_5961 =
    {4'h0, _abs_val_full_T_624[7:4]} | {_abs_val_full_T_624[3:0], 4'h0};
  wire [7:0]    _PE_T_5971 =
    {2'h0, _PE_T_5961[7:2] & 6'h33} | {_PE_T_5961[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_5981 =
    _PE_T_5971[7:1] & 7'h55 | {1'h0, _PE_T_5971[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_124 =
    _abs_val_full_T_624[8]
      ? 4'h0
      : _PE_T_5981[0]
          ? 4'h1
          : _PE_T_5981[1]
              ? 4'h2
              : _PE_T_5981[2]
                  ? 4'h3
                  : _PE_T_5981[3]
                      ? 4'h4
                      : _PE_T_5981[4]
                          ? 4'h5
                          : _PE_T_5981[5] ? 4'h6 : _PE_T_5981[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_373 = 4'h2 - PE_124;
  wire [25:0]   extended_mantissa_124 = {_abs_val_full_T_624, 17'h0};
  wire [9:0]    _real_exp_T_248 =
    io_exponent_7 + {{6{_shift_amt_T_373[3]}}, _shift_amt_T_373};
  wire [9:0]    _biased_exp_T_248 = _real_exp_T_248 + 10'h7F;
  wire          _GEN_371 = io_in_124 == 10'h0;
  wire          _GEN_372 = $signed(_real_exp_T_248) > 10'sh7F;
  wire          _GEN_373 = $signed(_biased_exp_T_248) < 10'sh1;
  wire [9:0]    _sub_shift_T_1498 =
    {6'h0, $signed(_shift_amt_T_373) < 4'sh0 ? 4'h0 - _shift_amt_T_373 : _shift_amt_T_373}
    - (10'h1 - _biased_exp_T_248);
  wire [1048:0] _mantissa_conv_T_3226 =
    {1023'h0, _abs_val_full_T_624, 17'h0} << _sub_shift_T_1498;
  wire [25:0]   _mantissa_conv_T_3234 =
    extended_mantissa_124
    >> ($signed(_sub_shift_T_1498) < 10'sh0
          ? 10'h0 - _sub_shift_T_1498
          : _sub_shift_T_1498);
  wire [25:0]   _mantissa_conv_T_3239 = extended_mantissa_124 >> _shift_amt_T_373;
  wire [40:0]   _mantissa_conv_T_3247 =
    {15'h0, _abs_val_full_T_624, 17'h0}
    << ($signed(_shift_amt_T_373) < 4'sh0 ? 4'h0 - _shift_amt_T_373 : _shift_amt_T_373);
  wire          sign_bit_125 = $signed(io_in_125) < 10'sh0;
  wire [8:0]    _abs_val_full_T_629 =
    sign_bit_125 ? 9'h0 - io_in_125[8:0] : io_in_125[8:0];
  wire [7:0]    _PE_T_6009 =
    {4'h0, _abs_val_full_T_629[7:4]} | {_abs_val_full_T_629[3:0], 4'h0};
  wire [7:0]    _PE_T_6019 =
    {2'h0, _PE_T_6009[7:2] & 6'h33} | {_PE_T_6009[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_6029 =
    _PE_T_6019[7:1] & 7'h55 | {1'h0, _PE_T_6019[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_125 =
    _abs_val_full_T_629[8]
      ? 4'h0
      : _PE_T_6029[0]
          ? 4'h1
          : _PE_T_6029[1]
              ? 4'h2
              : _PE_T_6029[2]
                  ? 4'h3
                  : _PE_T_6029[3]
                      ? 4'h4
                      : _PE_T_6029[4]
                          ? 4'h5
                          : _PE_T_6029[5] ? 4'h6 : _PE_T_6029[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_376 = 4'h2 - PE_125;
  wire [25:0]   extended_mantissa_125 = {_abs_val_full_T_629, 17'h0};
  wire [9:0]    _real_exp_T_250 =
    io_exponent_7 + {{6{_shift_amt_T_376[3]}}, _shift_amt_T_376};
  wire [9:0]    _biased_exp_T_250 = _real_exp_T_250 + 10'h7F;
  wire          _GEN_374 = io_in_125 == 10'h0;
  wire          _GEN_375 = $signed(_real_exp_T_250) > 10'sh7F;
  wire          _GEN_376 = $signed(_biased_exp_T_250) < 10'sh1;
  wire [9:0]    _sub_shift_T_1510 =
    {6'h0, $signed(_shift_amt_T_376) < 4'sh0 ? 4'h0 - _shift_amt_T_376 : _shift_amt_T_376}
    - (10'h1 - _biased_exp_T_250);
  wire [1048:0] _mantissa_conv_T_3252 =
    {1023'h0, _abs_val_full_T_629, 17'h0} << _sub_shift_T_1510;
  wire [25:0]   _mantissa_conv_T_3260 =
    extended_mantissa_125
    >> ($signed(_sub_shift_T_1510) < 10'sh0
          ? 10'h0 - _sub_shift_T_1510
          : _sub_shift_T_1510);
  wire [25:0]   _mantissa_conv_T_3265 = extended_mantissa_125 >> _shift_amt_T_376;
  wire [40:0]   _mantissa_conv_T_3273 =
    {15'h0, _abs_val_full_T_629, 17'h0}
    << ($signed(_shift_amt_T_376) < 4'sh0 ? 4'h0 - _shift_amt_T_376 : _shift_amt_T_376);
  wire          sign_bit_126 = $signed(io_in_126) < 10'sh0;
  wire [8:0]    _abs_val_full_T_634 =
    sign_bit_126 ? 9'h0 - io_in_126[8:0] : io_in_126[8:0];
  wire [7:0]    _PE_T_6057 =
    {4'h0, _abs_val_full_T_634[7:4]} | {_abs_val_full_T_634[3:0], 4'h0};
  wire [7:0]    _PE_T_6067 =
    {2'h0, _PE_T_6057[7:2] & 6'h33} | {_PE_T_6057[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_6077 =
    _PE_T_6067[7:1] & 7'h55 | {1'h0, _PE_T_6067[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_126 =
    _abs_val_full_T_634[8]
      ? 4'h0
      : _PE_T_6077[0]
          ? 4'h1
          : _PE_T_6077[1]
              ? 4'h2
              : _PE_T_6077[2]
                  ? 4'h3
                  : _PE_T_6077[3]
                      ? 4'h4
                      : _PE_T_6077[4]
                          ? 4'h5
                          : _PE_T_6077[5] ? 4'h6 : _PE_T_6077[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_379 = 4'h2 - PE_126;
  wire [25:0]   extended_mantissa_126 = {_abs_val_full_T_634, 17'h0};
  wire [9:0]    _real_exp_T_252 =
    io_exponent_7 + {{6{_shift_amt_T_379[3]}}, _shift_amt_T_379};
  wire [9:0]    _biased_exp_T_252 = _real_exp_T_252 + 10'h7F;
  wire          _GEN_377 = io_in_126 == 10'h0;
  wire          _GEN_378 = $signed(_real_exp_T_252) > 10'sh7F;
  wire          _GEN_379 = $signed(_biased_exp_T_252) < 10'sh1;
  wire [9:0]    _sub_shift_T_1522 =
    {6'h0, $signed(_shift_amt_T_379) < 4'sh0 ? 4'h0 - _shift_amt_T_379 : _shift_amt_T_379}
    - (10'h1 - _biased_exp_T_252);
  wire [1048:0] _mantissa_conv_T_3278 =
    {1023'h0, _abs_val_full_T_634, 17'h0} << _sub_shift_T_1522;
  wire [25:0]   _mantissa_conv_T_3286 =
    extended_mantissa_126
    >> ($signed(_sub_shift_T_1522) < 10'sh0
          ? 10'h0 - _sub_shift_T_1522
          : _sub_shift_T_1522);
  wire [25:0]   _mantissa_conv_T_3291 = extended_mantissa_126 >> _shift_amt_T_379;
  wire [40:0]   _mantissa_conv_T_3299 =
    {15'h0, _abs_val_full_T_634, 17'h0}
    << ($signed(_shift_amt_T_379) < 4'sh0 ? 4'h0 - _shift_amt_T_379 : _shift_amt_T_379);
  wire          sign_bit_127 = $signed(io_in_127) < 10'sh0;
  wire [8:0]    _abs_val_full_T_639 =
    sign_bit_127 ? 9'h0 - io_in_127[8:0] : io_in_127[8:0];
  wire [7:0]    _PE_T_6105 =
    {4'h0, _abs_val_full_T_639[7:4]} | {_abs_val_full_T_639[3:0], 4'h0};
  wire [7:0]    _PE_T_6115 =
    {2'h0, _PE_T_6105[7:2] & 6'h33} | {_PE_T_6105[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_6125 =
    _PE_T_6115[7:1] & 7'h55 | {1'h0, _PE_T_6115[4:0] & 5'h15, 1'h0};
  wire [3:0]    PE_127 =
    _abs_val_full_T_639[8]
      ? 4'h0
      : _PE_T_6125[0]
          ? 4'h1
          : _PE_T_6125[1]
              ? 4'h2
              : _PE_T_6125[2]
                  ? 4'h3
                  : _PE_T_6125[3]
                      ? 4'h4
                      : _PE_T_6125[4]
                          ? 4'h5
                          : _PE_T_6125[5] ? 4'h6 : _PE_T_6125[6] ? 4'h7 : 4'h8;
  wire [3:0]    _shift_amt_T_382 = 4'h2 - PE_127;
  wire [25:0]   extended_mantissa_127 = {_abs_val_full_T_639, 17'h0};
  wire [9:0]    _real_exp_T_254 =
    io_exponent_7 + {{6{_shift_amt_T_382[3]}}, _shift_amt_T_382};
  wire [9:0]    _biased_exp_T_254 = _real_exp_T_254 + 10'h7F;
  wire          _GEN_380 = io_in_127 == 10'h0;
  wire          _GEN_381 = $signed(_real_exp_T_254) > 10'sh7F;
  wire          _GEN_382 = $signed(_biased_exp_T_254) < 10'sh1;
  wire [9:0]    _sub_shift_T_1534 =
    {6'h0, $signed(_shift_amt_T_382) < 4'sh0 ? 4'h0 - _shift_amt_T_382 : _shift_amt_T_382}
    - (10'h1 - _biased_exp_T_254);
  wire [1048:0] _mantissa_conv_T_3304 =
    {1023'h0, _abs_val_full_T_639, 17'h0} << _sub_shift_T_1534;
  wire [25:0]   _mantissa_conv_T_3312 =
    extended_mantissa_127
    >> ($signed(_sub_shift_T_1534) < 10'sh0
          ? 10'h0 - _sub_shift_T_1534
          : _sub_shift_T_1534);
  wire [25:0]   _mantissa_conv_T_3317 = extended_mantissa_127 >> _shift_amt_T_382;
  wire [40:0]   _mantissa_conv_T_3325 =
    {15'h0, _abs_val_full_T_639, 17'h0}
    << ($signed(_shift_amt_T_382) < 4'sh0 ? 4'h0 - _shift_amt_T_382 : _shift_amt_T_382);
  assign io_out_0_sign = enable_depth_1 & ~io_nan_0 & sign_bit;
  assign io_out_0_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN ? 8'h0 : _GEN_0 ? 8'hFF : _GEN_1 ? 8'h0 : _biased_exp_T[7:0])
      : 8'h0;
  assign io_out_0_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN | _GEN_0
               ? 23'h0
               : _GEN_1
                   ? ($signed(_sub_shift_T_10) > -10'sh1
                        ? _mantissa_conv_T_2[22:0]
                        : _mantissa_conv_T_10[22:0])
                   : $signed(_shift_amt_T_1) > -4'sh1
                       ? _mantissa_conv_T_15[22:0]
                       : _mantissa_conv_T_23[22:0])
      : 23'h0;
  assign io_out_1_sign = enable_depth_1 & ~io_nan_0 & sign_bit_1;
  assign io_out_1_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_2 ? 8'h0 : _GEN_3 ? 8'hFF : _GEN_4 ? 8'h0 : _biased_exp_T_2[7:0])
      : 8'h0;
  assign io_out_1_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_2 | _GEN_3
               ? 23'h0
               : _GEN_4
                   ? ($signed(_sub_shift_T_22) > -10'sh1
                        ? _mantissa_conv_T_28[22:0]
                        : _mantissa_conv_T_36[22:0])
                   : $signed(_shift_amt_T_4) > -4'sh1
                       ? _mantissa_conv_T_41[22:0]
                       : _mantissa_conv_T_49[22:0])
      : 23'h0;
  assign io_out_2_sign = enable_depth_1 & ~io_nan_0 & sign_bit_2;
  assign io_out_2_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_5 ? 8'h0 : _GEN_6 ? 8'hFF : _GEN_7 ? 8'h0 : _biased_exp_T_4[7:0])
      : 8'h0;
  assign io_out_2_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_5 | _GEN_6
               ? 23'h0
               : _GEN_7
                   ? ($signed(_sub_shift_T_34) > -10'sh1
                        ? _mantissa_conv_T_54[22:0]
                        : _mantissa_conv_T_62[22:0])
                   : $signed(_shift_amt_T_7) > -4'sh1
                       ? _mantissa_conv_T_67[22:0]
                       : _mantissa_conv_T_75[22:0])
      : 23'h0;
  assign io_out_3_sign = enable_depth_1 & ~io_nan_0 & sign_bit_3;
  assign io_out_3_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_8 ? 8'h0 : _GEN_9 ? 8'hFF : _GEN_10 ? 8'h0 : _biased_exp_T_6[7:0])
      : 8'h0;
  assign io_out_3_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_8 | _GEN_9
               ? 23'h0
               : _GEN_10
                   ? ($signed(_sub_shift_T_46) > -10'sh1
                        ? _mantissa_conv_T_80[22:0]
                        : _mantissa_conv_T_88[22:0])
                   : $signed(_shift_amt_T_10) > -4'sh1
                       ? _mantissa_conv_T_93[22:0]
                       : _mantissa_conv_T_101[22:0])
      : 23'h0;
  assign io_out_4_sign = enable_depth_1 & ~io_nan_0 & sign_bit_4;
  assign io_out_4_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_11 ? 8'h0 : _GEN_12 ? 8'hFF : _GEN_13 ? 8'h0 : _biased_exp_T_8[7:0])
      : 8'h0;
  assign io_out_4_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_11 | _GEN_12
               ? 23'h0
               : _GEN_13
                   ? ($signed(_sub_shift_T_58) > -10'sh1
                        ? _mantissa_conv_T_106[22:0]
                        : _mantissa_conv_T_114[22:0])
                   : $signed(_shift_amt_T_13) > -4'sh1
                       ? _mantissa_conv_T_119[22:0]
                       : _mantissa_conv_T_127[22:0])
      : 23'h0;
  assign io_out_5_sign = enable_depth_1 & ~io_nan_0 & sign_bit_5;
  assign io_out_5_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_14 ? 8'h0 : _GEN_15 ? 8'hFF : _GEN_16 ? 8'h0 : _biased_exp_T_10[7:0])
      : 8'h0;
  assign io_out_5_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_14 | _GEN_15
               ? 23'h0
               : _GEN_16
                   ? ($signed(_sub_shift_T_70) > -10'sh1
                        ? _mantissa_conv_T_132[22:0]
                        : _mantissa_conv_T_140[22:0])
                   : $signed(_shift_amt_T_16) > -4'sh1
                       ? _mantissa_conv_T_145[22:0]
                       : _mantissa_conv_T_153[22:0])
      : 23'h0;
  assign io_out_6_sign = enable_depth_1 & ~io_nan_0 & sign_bit_6;
  assign io_out_6_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_17 ? 8'h0 : _GEN_18 ? 8'hFF : _GEN_19 ? 8'h0 : _biased_exp_T_12[7:0])
      : 8'h0;
  assign io_out_6_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_17 | _GEN_18
               ? 23'h0
               : _GEN_19
                   ? ($signed(_sub_shift_T_82) > -10'sh1
                        ? _mantissa_conv_T_158[22:0]
                        : _mantissa_conv_T_166[22:0])
                   : $signed(_shift_amt_T_19) > -4'sh1
                       ? _mantissa_conv_T_171[22:0]
                       : _mantissa_conv_T_179[22:0])
      : 23'h0;
  assign io_out_7_sign = enable_depth_1 & ~io_nan_0 & sign_bit_7;
  assign io_out_7_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_20 ? 8'h0 : _GEN_21 ? 8'hFF : _GEN_22 ? 8'h0 : _biased_exp_T_14[7:0])
      : 8'h0;
  assign io_out_7_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_20 | _GEN_21
               ? 23'h0
               : _GEN_22
                   ? ($signed(_sub_shift_T_94) > -10'sh1
                        ? _mantissa_conv_T_184[22:0]
                        : _mantissa_conv_T_192[22:0])
                   : $signed(_shift_amt_T_22) > -4'sh1
                       ? _mantissa_conv_T_197[22:0]
                       : _mantissa_conv_T_205[22:0])
      : 23'h0;
  assign io_out_8_sign = enable_depth_1 & ~io_nan_0 & sign_bit_8;
  assign io_out_8_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_23 ? 8'h0 : _GEN_24 ? 8'hFF : _GEN_25 ? 8'h0 : _biased_exp_T_16[7:0])
      : 8'h0;
  assign io_out_8_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_23 | _GEN_24
               ? 23'h0
               : _GEN_25
                   ? ($signed(_sub_shift_T_106) > -10'sh1
                        ? _mantissa_conv_T_210[22:0]
                        : _mantissa_conv_T_218[22:0])
                   : $signed(_shift_amt_T_25) > -4'sh1
                       ? _mantissa_conv_T_223[22:0]
                       : _mantissa_conv_T_231[22:0])
      : 23'h0;
  assign io_out_9_sign = enable_depth_1 & ~io_nan_0 & sign_bit_9;
  assign io_out_9_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_26 ? 8'h0 : _GEN_27 ? 8'hFF : _GEN_28 ? 8'h0 : _biased_exp_T_18[7:0])
      : 8'h0;
  assign io_out_9_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_26 | _GEN_27
               ? 23'h0
               : _GEN_28
                   ? ($signed(_sub_shift_T_118) > -10'sh1
                        ? _mantissa_conv_T_236[22:0]
                        : _mantissa_conv_T_244[22:0])
                   : $signed(_shift_amt_T_28) > -4'sh1
                       ? _mantissa_conv_T_249[22:0]
                       : _mantissa_conv_T_257[22:0])
      : 23'h0;
  assign io_out_10_sign = enable_depth_1 & ~io_nan_0 & sign_bit_10;
  assign io_out_10_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_29 ? 8'h0 : _GEN_30 ? 8'hFF : _GEN_31 ? 8'h0 : _biased_exp_T_20[7:0])
      : 8'h0;
  assign io_out_10_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_29 | _GEN_30
               ? 23'h0
               : _GEN_31
                   ? ($signed(_sub_shift_T_130) > -10'sh1
                        ? _mantissa_conv_T_262[22:0]
                        : _mantissa_conv_T_270[22:0])
                   : $signed(_shift_amt_T_31) > -4'sh1
                       ? _mantissa_conv_T_275[22:0]
                       : _mantissa_conv_T_283[22:0])
      : 23'h0;
  assign io_out_11_sign = enable_depth_1 & ~io_nan_0 & sign_bit_11;
  assign io_out_11_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_32 ? 8'h0 : _GEN_33 ? 8'hFF : _GEN_34 ? 8'h0 : _biased_exp_T_22[7:0])
      : 8'h0;
  assign io_out_11_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_32 | _GEN_33
               ? 23'h0
               : _GEN_34
                   ? ($signed(_sub_shift_T_142) > -10'sh1
                        ? _mantissa_conv_T_288[22:0]
                        : _mantissa_conv_T_296[22:0])
                   : $signed(_shift_amt_T_34) > -4'sh1
                       ? _mantissa_conv_T_301[22:0]
                       : _mantissa_conv_T_309[22:0])
      : 23'h0;
  assign io_out_12_sign = enable_depth_1 & ~io_nan_0 & sign_bit_12;
  assign io_out_12_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_35 ? 8'h0 : _GEN_36 ? 8'hFF : _GEN_37 ? 8'h0 : _biased_exp_T_24[7:0])
      : 8'h0;
  assign io_out_12_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_35 | _GEN_36
               ? 23'h0
               : _GEN_37
                   ? ($signed(_sub_shift_T_154) > -10'sh1
                        ? _mantissa_conv_T_314[22:0]
                        : _mantissa_conv_T_322[22:0])
                   : $signed(_shift_amt_T_37) > -4'sh1
                       ? _mantissa_conv_T_327[22:0]
                       : _mantissa_conv_T_335[22:0])
      : 23'h0;
  assign io_out_13_sign = enable_depth_1 & ~io_nan_0 & sign_bit_13;
  assign io_out_13_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_38 ? 8'h0 : _GEN_39 ? 8'hFF : _GEN_40 ? 8'h0 : _biased_exp_T_26[7:0])
      : 8'h0;
  assign io_out_13_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_38 | _GEN_39
               ? 23'h0
               : _GEN_40
                   ? ($signed(_sub_shift_T_166) > -10'sh1
                        ? _mantissa_conv_T_340[22:0]
                        : _mantissa_conv_T_348[22:0])
                   : $signed(_shift_amt_T_40) > -4'sh1
                       ? _mantissa_conv_T_353[22:0]
                       : _mantissa_conv_T_361[22:0])
      : 23'h0;
  assign io_out_14_sign = enable_depth_1 & ~io_nan_0 & sign_bit_14;
  assign io_out_14_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_41 ? 8'h0 : _GEN_42 ? 8'hFF : _GEN_43 ? 8'h0 : _biased_exp_T_28[7:0])
      : 8'h0;
  assign io_out_14_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_41 | _GEN_42
               ? 23'h0
               : _GEN_43
                   ? ($signed(_sub_shift_T_178) > -10'sh1
                        ? _mantissa_conv_T_366[22:0]
                        : _mantissa_conv_T_374[22:0])
                   : $signed(_shift_amt_T_43) > -4'sh1
                       ? _mantissa_conv_T_379[22:0]
                       : _mantissa_conv_T_387[22:0])
      : 23'h0;
  assign io_out_15_sign = enable_depth_1 & ~io_nan_0 & sign_bit_15;
  assign io_out_15_exponent =
    enable_depth_1
      ? (io_nan_0
           ? 8'hFF
           : _GEN_44 ? 8'h0 : _GEN_45 ? 8'hFF : _GEN_46 ? 8'h0 : _biased_exp_T_30[7:0])
      : 8'h0;
  assign io_out_15_mantissa =
    enable_depth_1
      ? (io_nan_0
           ? 23'h400000
           : _GEN_44 | _GEN_45
               ? 23'h0
               : _GEN_46
                   ? ($signed(_sub_shift_T_190) > -10'sh1
                        ? _mantissa_conv_T_392[22:0]
                        : _mantissa_conv_T_400[22:0])
                   : $signed(_shift_amt_T_46) > -4'sh1
                       ? _mantissa_conv_T_405[22:0]
                       : _mantissa_conv_T_413[22:0])
      : 23'h0;
  assign io_out_16_sign = enable_depth_1 & ~io_nan_1 & sign_bit_16;
  assign io_out_16_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_47 ? 8'h0 : _GEN_48 ? 8'hFF : _GEN_49 ? 8'h0 : _biased_exp_T_32[7:0])
      : 8'h0;
  assign io_out_16_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_47 | _GEN_48
               ? 23'h0
               : _GEN_49
                   ? ($signed(_sub_shift_T_202) > -10'sh1
                        ? _mantissa_conv_T_418[22:0]
                        : _mantissa_conv_T_426[22:0])
                   : $signed(_shift_amt_T_49) > -4'sh1
                       ? _mantissa_conv_T_431[22:0]
                       : _mantissa_conv_T_439[22:0])
      : 23'h0;
  assign io_out_17_sign = enable_depth_1 & ~io_nan_1 & sign_bit_17;
  assign io_out_17_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_50 ? 8'h0 : _GEN_51 ? 8'hFF : _GEN_52 ? 8'h0 : _biased_exp_T_34[7:0])
      : 8'h0;
  assign io_out_17_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_50 | _GEN_51
               ? 23'h0
               : _GEN_52
                   ? ($signed(_sub_shift_T_214) > -10'sh1
                        ? _mantissa_conv_T_444[22:0]
                        : _mantissa_conv_T_452[22:0])
                   : $signed(_shift_amt_T_52) > -4'sh1
                       ? _mantissa_conv_T_457[22:0]
                       : _mantissa_conv_T_465[22:0])
      : 23'h0;
  assign io_out_18_sign = enable_depth_1 & ~io_nan_1 & sign_bit_18;
  assign io_out_18_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_53 ? 8'h0 : _GEN_54 ? 8'hFF : _GEN_55 ? 8'h0 : _biased_exp_T_36[7:0])
      : 8'h0;
  assign io_out_18_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_53 | _GEN_54
               ? 23'h0
               : _GEN_55
                   ? ($signed(_sub_shift_T_226) > -10'sh1
                        ? _mantissa_conv_T_470[22:0]
                        : _mantissa_conv_T_478[22:0])
                   : $signed(_shift_amt_T_55) > -4'sh1
                       ? _mantissa_conv_T_483[22:0]
                       : _mantissa_conv_T_491[22:0])
      : 23'h0;
  assign io_out_19_sign = enable_depth_1 & ~io_nan_1 & sign_bit_19;
  assign io_out_19_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_56 ? 8'h0 : _GEN_57 ? 8'hFF : _GEN_58 ? 8'h0 : _biased_exp_T_38[7:0])
      : 8'h0;
  assign io_out_19_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_56 | _GEN_57
               ? 23'h0
               : _GEN_58
                   ? ($signed(_sub_shift_T_238) > -10'sh1
                        ? _mantissa_conv_T_496[22:0]
                        : _mantissa_conv_T_504[22:0])
                   : $signed(_shift_amt_T_58) > -4'sh1
                       ? _mantissa_conv_T_509[22:0]
                       : _mantissa_conv_T_517[22:0])
      : 23'h0;
  assign io_out_20_sign = enable_depth_1 & ~io_nan_1 & sign_bit_20;
  assign io_out_20_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_59 ? 8'h0 : _GEN_60 ? 8'hFF : _GEN_61 ? 8'h0 : _biased_exp_T_40[7:0])
      : 8'h0;
  assign io_out_20_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_59 | _GEN_60
               ? 23'h0
               : _GEN_61
                   ? ($signed(_sub_shift_T_250) > -10'sh1
                        ? _mantissa_conv_T_522[22:0]
                        : _mantissa_conv_T_530[22:0])
                   : $signed(_shift_amt_T_61) > -4'sh1
                       ? _mantissa_conv_T_535[22:0]
                       : _mantissa_conv_T_543[22:0])
      : 23'h0;
  assign io_out_21_sign = enable_depth_1 & ~io_nan_1 & sign_bit_21;
  assign io_out_21_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_62 ? 8'h0 : _GEN_63 ? 8'hFF : _GEN_64 ? 8'h0 : _biased_exp_T_42[7:0])
      : 8'h0;
  assign io_out_21_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_62 | _GEN_63
               ? 23'h0
               : _GEN_64
                   ? ($signed(_sub_shift_T_262) > -10'sh1
                        ? _mantissa_conv_T_548[22:0]
                        : _mantissa_conv_T_556[22:0])
                   : $signed(_shift_amt_T_64) > -4'sh1
                       ? _mantissa_conv_T_561[22:0]
                       : _mantissa_conv_T_569[22:0])
      : 23'h0;
  assign io_out_22_sign = enable_depth_1 & ~io_nan_1 & sign_bit_22;
  assign io_out_22_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_65 ? 8'h0 : _GEN_66 ? 8'hFF : _GEN_67 ? 8'h0 : _biased_exp_T_44[7:0])
      : 8'h0;
  assign io_out_22_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_65 | _GEN_66
               ? 23'h0
               : _GEN_67
                   ? ($signed(_sub_shift_T_274) > -10'sh1
                        ? _mantissa_conv_T_574[22:0]
                        : _mantissa_conv_T_582[22:0])
                   : $signed(_shift_amt_T_67) > -4'sh1
                       ? _mantissa_conv_T_587[22:0]
                       : _mantissa_conv_T_595[22:0])
      : 23'h0;
  assign io_out_23_sign = enable_depth_1 & ~io_nan_1 & sign_bit_23;
  assign io_out_23_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_68 ? 8'h0 : _GEN_69 ? 8'hFF : _GEN_70 ? 8'h0 : _biased_exp_T_46[7:0])
      : 8'h0;
  assign io_out_23_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_68 | _GEN_69
               ? 23'h0
               : _GEN_70
                   ? ($signed(_sub_shift_T_286) > -10'sh1
                        ? _mantissa_conv_T_600[22:0]
                        : _mantissa_conv_T_608[22:0])
                   : $signed(_shift_amt_T_70) > -4'sh1
                       ? _mantissa_conv_T_613[22:0]
                       : _mantissa_conv_T_621[22:0])
      : 23'h0;
  assign io_out_24_sign = enable_depth_1 & ~io_nan_1 & sign_bit_24;
  assign io_out_24_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_71 ? 8'h0 : _GEN_72 ? 8'hFF : _GEN_73 ? 8'h0 : _biased_exp_T_48[7:0])
      : 8'h0;
  assign io_out_24_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_71 | _GEN_72
               ? 23'h0
               : _GEN_73
                   ? ($signed(_sub_shift_T_298) > -10'sh1
                        ? _mantissa_conv_T_626[22:0]
                        : _mantissa_conv_T_634[22:0])
                   : $signed(_shift_amt_T_73) > -4'sh1
                       ? _mantissa_conv_T_639[22:0]
                       : _mantissa_conv_T_647[22:0])
      : 23'h0;
  assign io_out_25_sign = enable_depth_1 & ~io_nan_1 & sign_bit_25;
  assign io_out_25_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_74 ? 8'h0 : _GEN_75 ? 8'hFF : _GEN_76 ? 8'h0 : _biased_exp_T_50[7:0])
      : 8'h0;
  assign io_out_25_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_74 | _GEN_75
               ? 23'h0
               : _GEN_76
                   ? ($signed(_sub_shift_T_310) > -10'sh1
                        ? _mantissa_conv_T_652[22:0]
                        : _mantissa_conv_T_660[22:0])
                   : $signed(_shift_amt_T_76) > -4'sh1
                       ? _mantissa_conv_T_665[22:0]
                       : _mantissa_conv_T_673[22:0])
      : 23'h0;
  assign io_out_26_sign = enable_depth_1 & ~io_nan_1 & sign_bit_26;
  assign io_out_26_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_77 ? 8'h0 : _GEN_78 ? 8'hFF : _GEN_79 ? 8'h0 : _biased_exp_T_52[7:0])
      : 8'h0;
  assign io_out_26_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_77 | _GEN_78
               ? 23'h0
               : _GEN_79
                   ? ($signed(_sub_shift_T_322) > -10'sh1
                        ? _mantissa_conv_T_678[22:0]
                        : _mantissa_conv_T_686[22:0])
                   : $signed(_shift_amt_T_79) > -4'sh1
                       ? _mantissa_conv_T_691[22:0]
                       : _mantissa_conv_T_699[22:0])
      : 23'h0;
  assign io_out_27_sign = enable_depth_1 & ~io_nan_1 & sign_bit_27;
  assign io_out_27_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_80 ? 8'h0 : _GEN_81 ? 8'hFF : _GEN_82 ? 8'h0 : _biased_exp_T_54[7:0])
      : 8'h0;
  assign io_out_27_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_80 | _GEN_81
               ? 23'h0
               : _GEN_82
                   ? ($signed(_sub_shift_T_334) > -10'sh1
                        ? _mantissa_conv_T_704[22:0]
                        : _mantissa_conv_T_712[22:0])
                   : $signed(_shift_amt_T_82) > -4'sh1
                       ? _mantissa_conv_T_717[22:0]
                       : _mantissa_conv_T_725[22:0])
      : 23'h0;
  assign io_out_28_sign = enable_depth_1 & ~io_nan_1 & sign_bit_28;
  assign io_out_28_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_83 ? 8'h0 : _GEN_84 ? 8'hFF : _GEN_85 ? 8'h0 : _biased_exp_T_56[7:0])
      : 8'h0;
  assign io_out_28_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_83 | _GEN_84
               ? 23'h0
               : _GEN_85
                   ? ($signed(_sub_shift_T_346) > -10'sh1
                        ? _mantissa_conv_T_730[22:0]
                        : _mantissa_conv_T_738[22:0])
                   : $signed(_shift_amt_T_85) > -4'sh1
                       ? _mantissa_conv_T_743[22:0]
                       : _mantissa_conv_T_751[22:0])
      : 23'h0;
  assign io_out_29_sign = enable_depth_1 & ~io_nan_1 & sign_bit_29;
  assign io_out_29_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_86 ? 8'h0 : _GEN_87 ? 8'hFF : _GEN_88 ? 8'h0 : _biased_exp_T_58[7:0])
      : 8'h0;
  assign io_out_29_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_86 | _GEN_87
               ? 23'h0
               : _GEN_88
                   ? ($signed(_sub_shift_T_358) > -10'sh1
                        ? _mantissa_conv_T_756[22:0]
                        : _mantissa_conv_T_764[22:0])
                   : $signed(_shift_amt_T_88) > -4'sh1
                       ? _mantissa_conv_T_769[22:0]
                       : _mantissa_conv_T_777[22:0])
      : 23'h0;
  assign io_out_30_sign = enable_depth_1 & ~io_nan_1 & sign_bit_30;
  assign io_out_30_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_89 ? 8'h0 : _GEN_90 ? 8'hFF : _GEN_91 ? 8'h0 : _biased_exp_T_60[7:0])
      : 8'h0;
  assign io_out_30_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_89 | _GEN_90
               ? 23'h0
               : _GEN_91
                   ? ($signed(_sub_shift_T_370) > -10'sh1
                        ? _mantissa_conv_T_782[22:0]
                        : _mantissa_conv_T_790[22:0])
                   : $signed(_shift_amt_T_91) > -4'sh1
                       ? _mantissa_conv_T_795[22:0]
                       : _mantissa_conv_T_803[22:0])
      : 23'h0;
  assign io_out_31_sign = enable_depth_1 & ~io_nan_1 & sign_bit_31;
  assign io_out_31_exponent =
    enable_depth_1
      ? (io_nan_1
           ? 8'hFF
           : _GEN_92 ? 8'h0 : _GEN_93 ? 8'hFF : _GEN_94 ? 8'h0 : _biased_exp_T_62[7:0])
      : 8'h0;
  assign io_out_31_mantissa =
    enable_depth_1
      ? (io_nan_1
           ? 23'h400000
           : _GEN_92 | _GEN_93
               ? 23'h0
               : _GEN_94
                   ? ($signed(_sub_shift_T_382) > -10'sh1
                        ? _mantissa_conv_T_808[22:0]
                        : _mantissa_conv_T_816[22:0])
                   : $signed(_shift_amt_T_94) > -4'sh1
                       ? _mantissa_conv_T_821[22:0]
                       : _mantissa_conv_T_829[22:0])
      : 23'h0;
  assign io_out_32_sign = enable_depth_1 & ~io_nan_2 & sign_bit_32;
  assign io_out_32_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_95 ? 8'h0 : _GEN_96 ? 8'hFF : _GEN_97 ? 8'h0 : _biased_exp_T_64[7:0])
      : 8'h0;
  assign io_out_32_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_95 | _GEN_96
               ? 23'h0
               : _GEN_97
                   ? ($signed(_sub_shift_T_394) > -10'sh1
                        ? _mantissa_conv_T_834[22:0]
                        : _mantissa_conv_T_842[22:0])
                   : $signed(_shift_amt_T_97) > -4'sh1
                       ? _mantissa_conv_T_847[22:0]
                       : _mantissa_conv_T_855[22:0])
      : 23'h0;
  assign io_out_33_sign = enable_depth_1 & ~io_nan_2 & sign_bit_33;
  assign io_out_33_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_98 ? 8'h0 : _GEN_99 ? 8'hFF : _GEN_100 ? 8'h0 : _biased_exp_T_66[7:0])
      : 8'h0;
  assign io_out_33_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_98 | _GEN_99
               ? 23'h0
               : _GEN_100
                   ? ($signed(_sub_shift_T_406) > -10'sh1
                        ? _mantissa_conv_T_860[22:0]
                        : _mantissa_conv_T_868[22:0])
                   : $signed(_shift_amt_T_100) > -4'sh1
                       ? _mantissa_conv_T_873[22:0]
                       : _mantissa_conv_T_881[22:0])
      : 23'h0;
  assign io_out_34_sign = enable_depth_1 & ~io_nan_2 & sign_bit_34;
  assign io_out_34_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_101 ? 8'h0 : _GEN_102 ? 8'hFF : _GEN_103 ? 8'h0 : _biased_exp_T_68[7:0])
      : 8'h0;
  assign io_out_34_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_101 | _GEN_102
               ? 23'h0
               : _GEN_103
                   ? ($signed(_sub_shift_T_418) > -10'sh1
                        ? _mantissa_conv_T_886[22:0]
                        : _mantissa_conv_T_894[22:0])
                   : $signed(_shift_amt_T_103) > -4'sh1
                       ? _mantissa_conv_T_899[22:0]
                       : _mantissa_conv_T_907[22:0])
      : 23'h0;
  assign io_out_35_sign = enable_depth_1 & ~io_nan_2 & sign_bit_35;
  assign io_out_35_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_104 ? 8'h0 : _GEN_105 ? 8'hFF : _GEN_106 ? 8'h0 : _biased_exp_T_70[7:0])
      : 8'h0;
  assign io_out_35_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_104 | _GEN_105
               ? 23'h0
               : _GEN_106
                   ? ($signed(_sub_shift_T_430) > -10'sh1
                        ? _mantissa_conv_T_912[22:0]
                        : _mantissa_conv_T_920[22:0])
                   : $signed(_shift_amt_T_106) > -4'sh1
                       ? _mantissa_conv_T_925[22:0]
                       : _mantissa_conv_T_933[22:0])
      : 23'h0;
  assign io_out_36_sign = enable_depth_1 & ~io_nan_2 & sign_bit_36;
  assign io_out_36_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_107 ? 8'h0 : _GEN_108 ? 8'hFF : _GEN_109 ? 8'h0 : _biased_exp_T_72[7:0])
      : 8'h0;
  assign io_out_36_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_107 | _GEN_108
               ? 23'h0
               : _GEN_109
                   ? ($signed(_sub_shift_T_442) > -10'sh1
                        ? _mantissa_conv_T_938[22:0]
                        : _mantissa_conv_T_946[22:0])
                   : $signed(_shift_amt_T_109) > -4'sh1
                       ? _mantissa_conv_T_951[22:0]
                       : _mantissa_conv_T_959[22:0])
      : 23'h0;
  assign io_out_37_sign = enable_depth_1 & ~io_nan_2 & sign_bit_37;
  assign io_out_37_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_110 ? 8'h0 : _GEN_111 ? 8'hFF : _GEN_112 ? 8'h0 : _biased_exp_T_74[7:0])
      : 8'h0;
  assign io_out_37_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_110 | _GEN_111
               ? 23'h0
               : _GEN_112
                   ? ($signed(_sub_shift_T_454) > -10'sh1
                        ? _mantissa_conv_T_964[22:0]
                        : _mantissa_conv_T_972[22:0])
                   : $signed(_shift_amt_T_112) > -4'sh1
                       ? _mantissa_conv_T_977[22:0]
                       : _mantissa_conv_T_985[22:0])
      : 23'h0;
  assign io_out_38_sign = enable_depth_1 & ~io_nan_2 & sign_bit_38;
  assign io_out_38_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_113 ? 8'h0 : _GEN_114 ? 8'hFF : _GEN_115 ? 8'h0 : _biased_exp_T_76[7:0])
      : 8'h0;
  assign io_out_38_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_113 | _GEN_114
               ? 23'h0
               : _GEN_115
                   ? ($signed(_sub_shift_T_466) > -10'sh1
                        ? _mantissa_conv_T_990[22:0]
                        : _mantissa_conv_T_998[22:0])
                   : $signed(_shift_amt_T_115) > -4'sh1
                       ? _mantissa_conv_T_1003[22:0]
                       : _mantissa_conv_T_1011[22:0])
      : 23'h0;
  assign io_out_39_sign = enable_depth_1 & ~io_nan_2 & sign_bit_39;
  assign io_out_39_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_116 ? 8'h0 : _GEN_117 ? 8'hFF : _GEN_118 ? 8'h0 : _biased_exp_T_78[7:0])
      : 8'h0;
  assign io_out_39_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_116 | _GEN_117
               ? 23'h0
               : _GEN_118
                   ? ($signed(_sub_shift_T_478) > -10'sh1
                        ? _mantissa_conv_T_1016[22:0]
                        : _mantissa_conv_T_1024[22:0])
                   : $signed(_shift_amt_T_118) > -4'sh1
                       ? _mantissa_conv_T_1029[22:0]
                       : _mantissa_conv_T_1037[22:0])
      : 23'h0;
  assign io_out_40_sign = enable_depth_1 & ~io_nan_2 & sign_bit_40;
  assign io_out_40_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_119 ? 8'h0 : _GEN_120 ? 8'hFF : _GEN_121 ? 8'h0 : _biased_exp_T_80[7:0])
      : 8'h0;
  assign io_out_40_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_119 | _GEN_120
               ? 23'h0
               : _GEN_121
                   ? ($signed(_sub_shift_T_490) > -10'sh1
                        ? _mantissa_conv_T_1042[22:0]
                        : _mantissa_conv_T_1050[22:0])
                   : $signed(_shift_amt_T_121) > -4'sh1
                       ? _mantissa_conv_T_1055[22:0]
                       : _mantissa_conv_T_1063[22:0])
      : 23'h0;
  assign io_out_41_sign = enable_depth_1 & ~io_nan_2 & sign_bit_41;
  assign io_out_41_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_122 ? 8'h0 : _GEN_123 ? 8'hFF : _GEN_124 ? 8'h0 : _biased_exp_T_82[7:0])
      : 8'h0;
  assign io_out_41_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_122 | _GEN_123
               ? 23'h0
               : _GEN_124
                   ? ($signed(_sub_shift_T_502) > -10'sh1
                        ? _mantissa_conv_T_1068[22:0]
                        : _mantissa_conv_T_1076[22:0])
                   : $signed(_shift_amt_T_124) > -4'sh1
                       ? _mantissa_conv_T_1081[22:0]
                       : _mantissa_conv_T_1089[22:0])
      : 23'h0;
  assign io_out_42_sign = enable_depth_1 & ~io_nan_2 & sign_bit_42;
  assign io_out_42_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_125 ? 8'h0 : _GEN_126 ? 8'hFF : _GEN_127 ? 8'h0 : _biased_exp_T_84[7:0])
      : 8'h0;
  assign io_out_42_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_125 | _GEN_126
               ? 23'h0
               : _GEN_127
                   ? ($signed(_sub_shift_T_514) > -10'sh1
                        ? _mantissa_conv_T_1094[22:0]
                        : _mantissa_conv_T_1102[22:0])
                   : $signed(_shift_amt_T_127) > -4'sh1
                       ? _mantissa_conv_T_1107[22:0]
                       : _mantissa_conv_T_1115[22:0])
      : 23'h0;
  assign io_out_43_sign = enable_depth_1 & ~io_nan_2 & sign_bit_43;
  assign io_out_43_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_128 ? 8'h0 : _GEN_129 ? 8'hFF : _GEN_130 ? 8'h0 : _biased_exp_T_86[7:0])
      : 8'h0;
  assign io_out_43_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_128 | _GEN_129
               ? 23'h0
               : _GEN_130
                   ? ($signed(_sub_shift_T_526) > -10'sh1
                        ? _mantissa_conv_T_1120[22:0]
                        : _mantissa_conv_T_1128[22:0])
                   : $signed(_shift_amt_T_130) > -4'sh1
                       ? _mantissa_conv_T_1133[22:0]
                       : _mantissa_conv_T_1141[22:0])
      : 23'h0;
  assign io_out_44_sign = enable_depth_1 & ~io_nan_2 & sign_bit_44;
  assign io_out_44_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_131 ? 8'h0 : _GEN_132 ? 8'hFF : _GEN_133 ? 8'h0 : _biased_exp_T_88[7:0])
      : 8'h0;
  assign io_out_44_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_131 | _GEN_132
               ? 23'h0
               : _GEN_133
                   ? ($signed(_sub_shift_T_538) > -10'sh1
                        ? _mantissa_conv_T_1146[22:0]
                        : _mantissa_conv_T_1154[22:0])
                   : $signed(_shift_amt_T_133) > -4'sh1
                       ? _mantissa_conv_T_1159[22:0]
                       : _mantissa_conv_T_1167[22:0])
      : 23'h0;
  assign io_out_45_sign = enable_depth_1 & ~io_nan_2 & sign_bit_45;
  assign io_out_45_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_134 ? 8'h0 : _GEN_135 ? 8'hFF : _GEN_136 ? 8'h0 : _biased_exp_T_90[7:0])
      : 8'h0;
  assign io_out_45_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_134 | _GEN_135
               ? 23'h0
               : _GEN_136
                   ? ($signed(_sub_shift_T_550) > -10'sh1
                        ? _mantissa_conv_T_1172[22:0]
                        : _mantissa_conv_T_1180[22:0])
                   : $signed(_shift_amt_T_136) > -4'sh1
                       ? _mantissa_conv_T_1185[22:0]
                       : _mantissa_conv_T_1193[22:0])
      : 23'h0;
  assign io_out_46_sign = enable_depth_1 & ~io_nan_2 & sign_bit_46;
  assign io_out_46_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_137 ? 8'h0 : _GEN_138 ? 8'hFF : _GEN_139 ? 8'h0 : _biased_exp_T_92[7:0])
      : 8'h0;
  assign io_out_46_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_137 | _GEN_138
               ? 23'h0
               : _GEN_139
                   ? ($signed(_sub_shift_T_562) > -10'sh1
                        ? _mantissa_conv_T_1198[22:0]
                        : _mantissa_conv_T_1206[22:0])
                   : $signed(_shift_amt_T_139) > -4'sh1
                       ? _mantissa_conv_T_1211[22:0]
                       : _mantissa_conv_T_1219[22:0])
      : 23'h0;
  assign io_out_47_sign = enable_depth_1 & ~io_nan_2 & sign_bit_47;
  assign io_out_47_exponent =
    enable_depth_1
      ? (io_nan_2
           ? 8'hFF
           : _GEN_140 ? 8'h0 : _GEN_141 ? 8'hFF : _GEN_142 ? 8'h0 : _biased_exp_T_94[7:0])
      : 8'h0;
  assign io_out_47_mantissa =
    enable_depth_1
      ? (io_nan_2
           ? 23'h400000
           : _GEN_140 | _GEN_141
               ? 23'h0
               : _GEN_142
                   ? ($signed(_sub_shift_T_574) > -10'sh1
                        ? _mantissa_conv_T_1224[22:0]
                        : _mantissa_conv_T_1232[22:0])
                   : $signed(_shift_amt_T_142) > -4'sh1
                       ? _mantissa_conv_T_1237[22:0]
                       : _mantissa_conv_T_1245[22:0])
      : 23'h0;
  assign io_out_48_sign = enable_depth_1 & ~io_nan_3 & sign_bit_48;
  assign io_out_48_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_143 ? 8'h0 : _GEN_144 ? 8'hFF : _GEN_145 ? 8'h0 : _biased_exp_T_96[7:0])
      : 8'h0;
  assign io_out_48_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_143 | _GEN_144
               ? 23'h0
               : _GEN_145
                   ? ($signed(_sub_shift_T_586) > -10'sh1
                        ? _mantissa_conv_T_1250[22:0]
                        : _mantissa_conv_T_1258[22:0])
                   : $signed(_shift_amt_T_145) > -4'sh1
                       ? _mantissa_conv_T_1263[22:0]
                       : _mantissa_conv_T_1271[22:0])
      : 23'h0;
  assign io_out_49_sign = enable_depth_1 & ~io_nan_3 & sign_bit_49;
  assign io_out_49_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_146 ? 8'h0 : _GEN_147 ? 8'hFF : _GEN_148 ? 8'h0 : _biased_exp_T_98[7:0])
      : 8'h0;
  assign io_out_49_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_146 | _GEN_147
               ? 23'h0
               : _GEN_148
                   ? ($signed(_sub_shift_T_598) > -10'sh1
                        ? _mantissa_conv_T_1276[22:0]
                        : _mantissa_conv_T_1284[22:0])
                   : $signed(_shift_amt_T_148) > -4'sh1
                       ? _mantissa_conv_T_1289[22:0]
                       : _mantissa_conv_T_1297[22:0])
      : 23'h0;
  assign io_out_50_sign = enable_depth_1 & ~io_nan_3 & sign_bit_50;
  assign io_out_50_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_149
               ? 8'h0
               : _GEN_150 ? 8'hFF : _GEN_151 ? 8'h0 : _biased_exp_T_100[7:0])
      : 8'h0;
  assign io_out_50_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_149 | _GEN_150
               ? 23'h0
               : _GEN_151
                   ? ($signed(_sub_shift_T_610) > -10'sh1
                        ? _mantissa_conv_T_1302[22:0]
                        : _mantissa_conv_T_1310[22:0])
                   : $signed(_shift_amt_T_151) > -4'sh1
                       ? _mantissa_conv_T_1315[22:0]
                       : _mantissa_conv_T_1323[22:0])
      : 23'h0;
  assign io_out_51_sign = enable_depth_1 & ~io_nan_3 & sign_bit_51;
  assign io_out_51_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_152
               ? 8'h0
               : _GEN_153 ? 8'hFF : _GEN_154 ? 8'h0 : _biased_exp_T_102[7:0])
      : 8'h0;
  assign io_out_51_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_152 | _GEN_153
               ? 23'h0
               : _GEN_154
                   ? ($signed(_sub_shift_T_622) > -10'sh1
                        ? _mantissa_conv_T_1328[22:0]
                        : _mantissa_conv_T_1336[22:0])
                   : $signed(_shift_amt_T_154) > -4'sh1
                       ? _mantissa_conv_T_1341[22:0]
                       : _mantissa_conv_T_1349[22:0])
      : 23'h0;
  assign io_out_52_sign = enable_depth_1 & ~io_nan_3 & sign_bit_52;
  assign io_out_52_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_155
               ? 8'h0
               : _GEN_156 ? 8'hFF : _GEN_157 ? 8'h0 : _biased_exp_T_104[7:0])
      : 8'h0;
  assign io_out_52_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_155 | _GEN_156
               ? 23'h0
               : _GEN_157
                   ? ($signed(_sub_shift_T_634) > -10'sh1
                        ? _mantissa_conv_T_1354[22:0]
                        : _mantissa_conv_T_1362[22:0])
                   : $signed(_shift_amt_T_157) > -4'sh1
                       ? _mantissa_conv_T_1367[22:0]
                       : _mantissa_conv_T_1375[22:0])
      : 23'h0;
  assign io_out_53_sign = enable_depth_1 & ~io_nan_3 & sign_bit_53;
  assign io_out_53_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_158
               ? 8'h0
               : _GEN_159 ? 8'hFF : _GEN_160 ? 8'h0 : _biased_exp_T_106[7:0])
      : 8'h0;
  assign io_out_53_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_158 | _GEN_159
               ? 23'h0
               : _GEN_160
                   ? ($signed(_sub_shift_T_646) > -10'sh1
                        ? _mantissa_conv_T_1380[22:0]
                        : _mantissa_conv_T_1388[22:0])
                   : $signed(_shift_amt_T_160) > -4'sh1
                       ? _mantissa_conv_T_1393[22:0]
                       : _mantissa_conv_T_1401[22:0])
      : 23'h0;
  assign io_out_54_sign = enable_depth_1 & ~io_nan_3 & sign_bit_54;
  assign io_out_54_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_161
               ? 8'h0
               : _GEN_162 ? 8'hFF : _GEN_163 ? 8'h0 : _biased_exp_T_108[7:0])
      : 8'h0;
  assign io_out_54_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_161 | _GEN_162
               ? 23'h0
               : _GEN_163
                   ? ($signed(_sub_shift_T_658) > -10'sh1
                        ? _mantissa_conv_T_1406[22:0]
                        : _mantissa_conv_T_1414[22:0])
                   : $signed(_shift_amt_T_163) > -4'sh1
                       ? _mantissa_conv_T_1419[22:0]
                       : _mantissa_conv_T_1427[22:0])
      : 23'h0;
  assign io_out_55_sign = enable_depth_1 & ~io_nan_3 & sign_bit_55;
  assign io_out_55_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_164
               ? 8'h0
               : _GEN_165 ? 8'hFF : _GEN_166 ? 8'h0 : _biased_exp_T_110[7:0])
      : 8'h0;
  assign io_out_55_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_164 | _GEN_165
               ? 23'h0
               : _GEN_166
                   ? ($signed(_sub_shift_T_670) > -10'sh1
                        ? _mantissa_conv_T_1432[22:0]
                        : _mantissa_conv_T_1440[22:0])
                   : $signed(_shift_amt_T_166) > -4'sh1
                       ? _mantissa_conv_T_1445[22:0]
                       : _mantissa_conv_T_1453[22:0])
      : 23'h0;
  assign io_out_56_sign = enable_depth_1 & ~io_nan_3 & sign_bit_56;
  assign io_out_56_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_167
               ? 8'h0
               : _GEN_168 ? 8'hFF : _GEN_169 ? 8'h0 : _biased_exp_T_112[7:0])
      : 8'h0;
  assign io_out_56_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_167 | _GEN_168
               ? 23'h0
               : _GEN_169
                   ? ($signed(_sub_shift_T_682) > -10'sh1
                        ? _mantissa_conv_T_1458[22:0]
                        : _mantissa_conv_T_1466[22:0])
                   : $signed(_shift_amt_T_169) > -4'sh1
                       ? _mantissa_conv_T_1471[22:0]
                       : _mantissa_conv_T_1479[22:0])
      : 23'h0;
  assign io_out_57_sign = enable_depth_1 & ~io_nan_3 & sign_bit_57;
  assign io_out_57_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_170
               ? 8'h0
               : _GEN_171 ? 8'hFF : _GEN_172 ? 8'h0 : _biased_exp_T_114[7:0])
      : 8'h0;
  assign io_out_57_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_170 | _GEN_171
               ? 23'h0
               : _GEN_172
                   ? ($signed(_sub_shift_T_694) > -10'sh1
                        ? _mantissa_conv_T_1484[22:0]
                        : _mantissa_conv_T_1492[22:0])
                   : $signed(_shift_amt_T_172) > -4'sh1
                       ? _mantissa_conv_T_1497[22:0]
                       : _mantissa_conv_T_1505[22:0])
      : 23'h0;
  assign io_out_58_sign = enable_depth_1 & ~io_nan_3 & sign_bit_58;
  assign io_out_58_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_173
               ? 8'h0
               : _GEN_174 ? 8'hFF : _GEN_175 ? 8'h0 : _biased_exp_T_116[7:0])
      : 8'h0;
  assign io_out_58_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_173 | _GEN_174
               ? 23'h0
               : _GEN_175
                   ? ($signed(_sub_shift_T_706) > -10'sh1
                        ? _mantissa_conv_T_1510[22:0]
                        : _mantissa_conv_T_1518[22:0])
                   : $signed(_shift_amt_T_175) > -4'sh1
                       ? _mantissa_conv_T_1523[22:0]
                       : _mantissa_conv_T_1531[22:0])
      : 23'h0;
  assign io_out_59_sign = enable_depth_1 & ~io_nan_3 & sign_bit_59;
  assign io_out_59_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_176
               ? 8'h0
               : _GEN_177 ? 8'hFF : _GEN_178 ? 8'h0 : _biased_exp_T_118[7:0])
      : 8'h0;
  assign io_out_59_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_176 | _GEN_177
               ? 23'h0
               : _GEN_178
                   ? ($signed(_sub_shift_T_718) > -10'sh1
                        ? _mantissa_conv_T_1536[22:0]
                        : _mantissa_conv_T_1544[22:0])
                   : $signed(_shift_amt_T_178) > -4'sh1
                       ? _mantissa_conv_T_1549[22:0]
                       : _mantissa_conv_T_1557[22:0])
      : 23'h0;
  assign io_out_60_sign = enable_depth_1 & ~io_nan_3 & sign_bit_60;
  assign io_out_60_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_179
               ? 8'h0
               : _GEN_180 ? 8'hFF : _GEN_181 ? 8'h0 : _biased_exp_T_120[7:0])
      : 8'h0;
  assign io_out_60_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_179 | _GEN_180
               ? 23'h0
               : _GEN_181
                   ? ($signed(_sub_shift_T_730) > -10'sh1
                        ? _mantissa_conv_T_1562[22:0]
                        : _mantissa_conv_T_1570[22:0])
                   : $signed(_shift_amt_T_181) > -4'sh1
                       ? _mantissa_conv_T_1575[22:0]
                       : _mantissa_conv_T_1583[22:0])
      : 23'h0;
  assign io_out_61_sign = enable_depth_1 & ~io_nan_3 & sign_bit_61;
  assign io_out_61_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_182
               ? 8'h0
               : _GEN_183 ? 8'hFF : _GEN_184 ? 8'h0 : _biased_exp_T_122[7:0])
      : 8'h0;
  assign io_out_61_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_182 | _GEN_183
               ? 23'h0
               : _GEN_184
                   ? ($signed(_sub_shift_T_742) > -10'sh1
                        ? _mantissa_conv_T_1588[22:0]
                        : _mantissa_conv_T_1596[22:0])
                   : $signed(_shift_amt_T_184) > -4'sh1
                       ? _mantissa_conv_T_1601[22:0]
                       : _mantissa_conv_T_1609[22:0])
      : 23'h0;
  assign io_out_62_sign = enable_depth_1 & ~io_nan_3 & sign_bit_62;
  assign io_out_62_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_185
               ? 8'h0
               : _GEN_186 ? 8'hFF : _GEN_187 ? 8'h0 : _biased_exp_T_124[7:0])
      : 8'h0;
  assign io_out_62_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_185 | _GEN_186
               ? 23'h0
               : _GEN_187
                   ? ($signed(_sub_shift_T_754) > -10'sh1
                        ? _mantissa_conv_T_1614[22:0]
                        : _mantissa_conv_T_1622[22:0])
                   : $signed(_shift_amt_T_187) > -4'sh1
                       ? _mantissa_conv_T_1627[22:0]
                       : _mantissa_conv_T_1635[22:0])
      : 23'h0;
  assign io_out_63_sign = enable_depth_1 & ~io_nan_3 & sign_bit_63;
  assign io_out_63_exponent =
    enable_depth_1
      ? (io_nan_3
           ? 8'hFF
           : _GEN_188
               ? 8'h0
               : _GEN_189 ? 8'hFF : _GEN_190 ? 8'h0 : _biased_exp_T_126[7:0])
      : 8'h0;
  assign io_out_63_mantissa =
    enable_depth_1
      ? (io_nan_3
           ? 23'h400000
           : _GEN_188 | _GEN_189
               ? 23'h0
               : _GEN_190
                   ? ($signed(_sub_shift_T_766) > -10'sh1
                        ? _mantissa_conv_T_1640[22:0]
                        : _mantissa_conv_T_1648[22:0])
                   : $signed(_shift_amt_T_190) > -4'sh1
                       ? _mantissa_conv_T_1653[22:0]
                       : _mantissa_conv_T_1661[22:0])
      : 23'h0;
  assign io_out_64_sign = enable_depth_1 & ~io_nan_4 & sign_bit_64;
  assign io_out_64_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_191
               ? 8'h0
               : _GEN_192 ? 8'hFF : _GEN_193 ? 8'h0 : _biased_exp_T_128[7:0])
      : 8'h0;
  assign io_out_64_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_191 | _GEN_192
               ? 23'h0
               : _GEN_193
                   ? ($signed(_sub_shift_T_778) > -10'sh1
                        ? _mantissa_conv_T_1666[22:0]
                        : _mantissa_conv_T_1674[22:0])
                   : $signed(_shift_amt_T_193) > -4'sh1
                       ? _mantissa_conv_T_1679[22:0]
                       : _mantissa_conv_T_1687[22:0])
      : 23'h0;
  assign io_out_65_sign = enable_depth_1 & ~io_nan_4 & sign_bit_65;
  assign io_out_65_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_194
               ? 8'h0
               : _GEN_195 ? 8'hFF : _GEN_196 ? 8'h0 : _biased_exp_T_130[7:0])
      : 8'h0;
  assign io_out_65_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_194 | _GEN_195
               ? 23'h0
               : _GEN_196
                   ? ($signed(_sub_shift_T_790) > -10'sh1
                        ? _mantissa_conv_T_1692[22:0]
                        : _mantissa_conv_T_1700[22:0])
                   : $signed(_shift_amt_T_196) > -4'sh1
                       ? _mantissa_conv_T_1705[22:0]
                       : _mantissa_conv_T_1713[22:0])
      : 23'h0;
  assign io_out_66_sign = enable_depth_1 & ~io_nan_4 & sign_bit_66;
  assign io_out_66_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_197
               ? 8'h0
               : _GEN_198 ? 8'hFF : _GEN_199 ? 8'h0 : _biased_exp_T_132[7:0])
      : 8'h0;
  assign io_out_66_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_197 | _GEN_198
               ? 23'h0
               : _GEN_199
                   ? ($signed(_sub_shift_T_802) > -10'sh1
                        ? _mantissa_conv_T_1718[22:0]
                        : _mantissa_conv_T_1726[22:0])
                   : $signed(_shift_amt_T_199) > -4'sh1
                       ? _mantissa_conv_T_1731[22:0]
                       : _mantissa_conv_T_1739[22:0])
      : 23'h0;
  assign io_out_67_sign = enable_depth_1 & ~io_nan_4 & sign_bit_67;
  assign io_out_67_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_200
               ? 8'h0
               : _GEN_201 ? 8'hFF : _GEN_202 ? 8'h0 : _biased_exp_T_134[7:0])
      : 8'h0;
  assign io_out_67_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_200 | _GEN_201
               ? 23'h0
               : _GEN_202
                   ? ($signed(_sub_shift_T_814) > -10'sh1
                        ? _mantissa_conv_T_1744[22:0]
                        : _mantissa_conv_T_1752[22:0])
                   : $signed(_shift_amt_T_202) > -4'sh1
                       ? _mantissa_conv_T_1757[22:0]
                       : _mantissa_conv_T_1765[22:0])
      : 23'h0;
  assign io_out_68_sign = enable_depth_1 & ~io_nan_4 & sign_bit_68;
  assign io_out_68_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_203
               ? 8'h0
               : _GEN_204 ? 8'hFF : _GEN_205 ? 8'h0 : _biased_exp_T_136[7:0])
      : 8'h0;
  assign io_out_68_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_203 | _GEN_204
               ? 23'h0
               : _GEN_205
                   ? ($signed(_sub_shift_T_826) > -10'sh1
                        ? _mantissa_conv_T_1770[22:0]
                        : _mantissa_conv_T_1778[22:0])
                   : $signed(_shift_amt_T_205) > -4'sh1
                       ? _mantissa_conv_T_1783[22:0]
                       : _mantissa_conv_T_1791[22:0])
      : 23'h0;
  assign io_out_69_sign = enable_depth_1 & ~io_nan_4 & sign_bit_69;
  assign io_out_69_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_206
               ? 8'h0
               : _GEN_207 ? 8'hFF : _GEN_208 ? 8'h0 : _biased_exp_T_138[7:0])
      : 8'h0;
  assign io_out_69_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_206 | _GEN_207
               ? 23'h0
               : _GEN_208
                   ? ($signed(_sub_shift_T_838) > -10'sh1
                        ? _mantissa_conv_T_1796[22:0]
                        : _mantissa_conv_T_1804[22:0])
                   : $signed(_shift_amt_T_208) > -4'sh1
                       ? _mantissa_conv_T_1809[22:0]
                       : _mantissa_conv_T_1817[22:0])
      : 23'h0;
  assign io_out_70_sign = enable_depth_1 & ~io_nan_4 & sign_bit_70;
  assign io_out_70_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_209
               ? 8'h0
               : _GEN_210 ? 8'hFF : _GEN_211 ? 8'h0 : _biased_exp_T_140[7:0])
      : 8'h0;
  assign io_out_70_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_209 | _GEN_210
               ? 23'h0
               : _GEN_211
                   ? ($signed(_sub_shift_T_850) > -10'sh1
                        ? _mantissa_conv_T_1822[22:0]
                        : _mantissa_conv_T_1830[22:0])
                   : $signed(_shift_amt_T_211) > -4'sh1
                       ? _mantissa_conv_T_1835[22:0]
                       : _mantissa_conv_T_1843[22:0])
      : 23'h0;
  assign io_out_71_sign = enable_depth_1 & ~io_nan_4 & sign_bit_71;
  assign io_out_71_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_212
               ? 8'h0
               : _GEN_213 ? 8'hFF : _GEN_214 ? 8'h0 : _biased_exp_T_142[7:0])
      : 8'h0;
  assign io_out_71_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_212 | _GEN_213
               ? 23'h0
               : _GEN_214
                   ? ($signed(_sub_shift_T_862) > -10'sh1
                        ? _mantissa_conv_T_1848[22:0]
                        : _mantissa_conv_T_1856[22:0])
                   : $signed(_shift_amt_T_214) > -4'sh1
                       ? _mantissa_conv_T_1861[22:0]
                       : _mantissa_conv_T_1869[22:0])
      : 23'h0;
  assign io_out_72_sign = enable_depth_1 & ~io_nan_4 & sign_bit_72;
  assign io_out_72_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_215
               ? 8'h0
               : _GEN_216 ? 8'hFF : _GEN_217 ? 8'h0 : _biased_exp_T_144[7:0])
      : 8'h0;
  assign io_out_72_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_215 | _GEN_216
               ? 23'h0
               : _GEN_217
                   ? ($signed(_sub_shift_T_874) > -10'sh1
                        ? _mantissa_conv_T_1874[22:0]
                        : _mantissa_conv_T_1882[22:0])
                   : $signed(_shift_amt_T_217) > -4'sh1
                       ? _mantissa_conv_T_1887[22:0]
                       : _mantissa_conv_T_1895[22:0])
      : 23'h0;
  assign io_out_73_sign = enable_depth_1 & ~io_nan_4 & sign_bit_73;
  assign io_out_73_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_218
               ? 8'h0
               : _GEN_219 ? 8'hFF : _GEN_220 ? 8'h0 : _biased_exp_T_146[7:0])
      : 8'h0;
  assign io_out_73_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_218 | _GEN_219
               ? 23'h0
               : _GEN_220
                   ? ($signed(_sub_shift_T_886) > -10'sh1
                        ? _mantissa_conv_T_1900[22:0]
                        : _mantissa_conv_T_1908[22:0])
                   : $signed(_shift_amt_T_220) > -4'sh1
                       ? _mantissa_conv_T_1913[22:0]
                       : _mantissa_conv_T_1921[22:0])
      : 23'h0;
  assign io_out_74_sign = enable_depth_1 & ~io_nan_4 & sign_bit_74;
  assign io_out_74_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_221
               ? 8'h0
               : _GEN_222 ? 8'hFF : _GEN_223 ? 8'h0 : _biased_exp_T_148[7:0])
      : 8'h0;
  assign io_out_74_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_221 | _GEN_222
               ? 23'h0
               : _GEN_223
                   ? ($signed(_sub_shift_T_898) > -10'sh1
                        ? _mantissa_conv_T_1926[22:0]
                        : _mantissa_conv_T_1934[22:0])
                   : $signed(_shift_amt_T_223) > -4'sh1
                       ? _mantissa_conv_T_1939[22:0]
                       : _mantissa_conv_T_1947[22:0])
      : 23'h0;
  assign io_out_75_sign = enable_depth_1 & ~io_nan_4 & sign_bit_75;
  assign io_out_75_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_224
               ? 8'h0
               : _GEN_225 ? 8'hFF : _GEN_226 ? 8'h0 : _biased_exp_T_150[7:0])
      : 8'h0;
  assign io_out_75_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_224 | _GEN_225
               ? 23'h0
               : _GEN_226
                   ? ($signed(_sub_shift_T_910) > -10'sh1
                        ? _mantissa_conv_T_1952[22:0]
                        : _mantissa_conv_T_1960[22:0])
                   : $signed(_shift_amt_T_226) > -4'sh1
                       ? _mantissa_conv_T_1965[22:0]
                       : _mantissa_conv_T_1973[22:0])
      : 23'h0;
  assign io_out_76_sign = enable_depth_1 & ~io_nan_4 & sign_bit_76;
  assign io_out_76_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_227
               ? 8'h0
               : _GEN_228 ? 8'hFF : _GEN_229 ? 8'h0 : _biased_exp_T_152[7:0])
      : 8'h0;
  assign io_out_76_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_227 | _GEN_228
               ? 23'h0
               : _GEN_229
                   ? ($signed(_sub_shift_T_922) > -10'sh1
                        ? _mantissa_conv_T_1978[22:0]
                        : _mantissa_conv_T_1986[22:0])
                   : $signed(_shift_amt_T_229) > -4'sh1
                       ? _mantissa_conv_T_1991[22:0]
                       : _mantissa_conv_T_1999[22:0])
      : 23'h0;
  assign io_out_77_sign = enable_depth_1 & ~io_nan_4 & sign_bit_77;
  assign io_out_77_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_230
               ? 8'h0
               : _GEN_231 ? 8'hFF : _GEN_232 ? 8'h0 : _biased_exp_T_154[7:0])
      : 8'h0;
  assign io_out_77_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_230 | _GEN_231
               ? 23'h0
               : _GEN_232
                   ? ($signed(_sub_shift_T_934) > -10'sh1
                        ? _mantissa_conv_T_2004[22:0]
                        : _mantissa_conv_T_2012[22:0])
                   : $signed(_shift_amt_T_232) > -4'sh1
                       ? _mantissa_conv_T_2017[22:0]
                       : _mantissa_conv_T_2025[22:0])
      : 23'h0;
  assign io_out_78_sign = enable_depth_1 & ~io_nan_4 & sign_bit_78;
  assign io_out_78_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_233
               ? 8'h0
               : _GEN_234 ? 8'hFF : _GEN_235 ? 8'h0 : _biased_exp_T_156[7:0])
      : 8'h0;
  assign io_out_78_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_233 | _GEN_234
               ? 23'h0
               : _GEN_235
                   ? ($signed(_sub_shift_T_946) > -10'sh1
                        ? _mantissa_conv_T_2030[22:0]
                        : _mantissa_conv_T_2038[22:0])
                   : $signed(_shift_amt_T_235) > -4'sh1
                       ? _mantissa_conv_T_2043[22:0]
                       : _mantissa_conv_T_2051[22:0])
      : 23'h0;
  assign io_out_79_sign = enable_depth_1 & ~io_nan_4 & sign_bit_79;
  assign io_out_79_exponent =
    enable_depth_1
      ? (io_nan_4
           ? 8'hFF
           : _GEN_236
               ? 8'h0
               : _GEN_237 ? 8'hFF : _GEN_238 ? 8'h0 : _biased_exp_T_158[7:0])
      : 8'h0;
  assign io_out_79_mantissa =
    enable_depth_1
      ? (io_nan_4
           ? 23'h400000
           : _GEN_236 | _GEN_237
               ? 23'h0
               : _GEN_238
                   ? ($signed(_sub_shift_T_958) > -10'sh1
                        ? _mantissa_conv_T_2056[22:0]
                        : _mantissa_conv_T_2064[22:0])
                   : $signed(_shift_amt_T_238) > -4'sh1
                       ? _mantissa_conv_T_2069[22:0]
                       : _mantissa_conv_T_2077[22:0])
      : 23'h0;
  assign io_out_80_sign = enable_depth_1 & ~io_nan_5 & sign_bit_80;
  assign io_out_80_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_239
               ? 8'h0
               : _GEN_240 ? 8'hFF : _GEN_241 ? 8'h0 : _biased_exp_T_160[7:0])
      : 8'h0;
  assign io_out_80_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_239 | _GEN_240
               ? 23'h0
               : _GEN_241
                   ? ($signed(_sub_shift_T_970) > -10'sh1
                        ? _mantissa_conv_T_2082[22:0]
                        : _mantissa_conv_T_2090[22:0])
                   : $signed(_shift_amt_T_241) > -4'sh1
                       ? _mantissa_conv_T_2095[22:0]
                       : _mantissa_conv_T_2103[22:0])
      : 23'h0;
  assign io_out_81_sign = enable_depth_1 & ~io_nan_5 & sign_bit_81;
  assign io_out_81_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_242
               ? 8'h0
               : _GEN_243 ? 8'hFF : _GEN_244 ? 8'h0 : _biased_exp_T_162[7:0])
      : 8'h0;
  assign io_out_81_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_242 | _GEN_243
               ? 23'h0
               : _GEN_244
                   ? ($signed(_sub_shift_T_982) > -10'sh1
                        ? _mantissa_conv_T_2108[22:0]
                        : _mantissa_conv_T_2116[22:0])
                   : $signed(_shift_amt_T_244) > -4'sh1
                       ? _mantissa_conv_T_2121[22:0]
                       : _mantissa_conv_T_2129[22:0])
      : 23'h0;
  assign io_out_82_sign = enable_depth_1 & ~io_nan_5 & sign_bit_82;
  assign io_out_82_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_245
               ? 8'h0
               : _GEN_246 ? 8'hFF : _GEN_247 ? 8'h0 : _biased_exp_T_164[7:0])
      : 8'h0;
  assign io_out_82_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_245 | _GEN_246
               ? 23'h0
               : _GEN_247
                   ? ($signed(_sub_shift_T_994) > -10'sh1
                        ? _mantissa_conv_T_2134[22:0]
                        : _mantissa_conv_T_2142[22:0])
                   : $signed(_shift_amt_T_247) > -4'sh1
                       ? _mantissa_conv_T_2147[22:0]
                       : _mantissa_conv_T_2155[22:0])
      : 23'h0;
  assign io_out_83_sign = enable_depth_1 & ~io_nan_5 & sign_bit_83;
  assign io_out_83_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_248
               ? 8'h0
               : _GEN_249 ? 8'hFF : _GEN_250 ? 8'h0 : _biased_exp_T_166[7:0])
      : 8'h0;
  assign io_out_83_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_248 | _GEN_249
               ? 23'h0
               : _GEN_250
                   ? ($signed(_sub_shift_T_1006) > -10'sh1
                        ? _mantissa_conv_T_2160[22:0]
                        : _mantissa_conv_T_2168[22:0])
                   : $signed(_shift_amt_T_250) > -4'sh1
                       ? _mantissa_conv_T_2173[22:0]
                       : _mantissa_conv_T_2181[22:0])
      : 23'h0;
  assign io_out_84_sign = enable_depth_1 & ~io_nan_5 & sign_bit_84;
  assign io_out_84_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_251
               ? 8'h0
               : _GEN_252 ? 8'hFF : _GEN_253 ? 8'h0 : _biased_exp_T_168[7:0])
      : 8'h0;
  assign io_out_84_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_251 | _GEN_252
               ? 23'h0
               : _GEN_253
                   ? ($signed(_sub_shift_T_1018) > -10'sh1
                        ? _mantissa_conv_T_2186[22:0]
                        : _mantissa_conv_T_2194[22:0])
                   : $signed(_shift_amt_T_253) > -4'sh1
                       ? _mantissa_conv_T_2199[22:0]
                       : _mantissa_conv_T_2207[22:0])
      : 23'h0;
  assign io_out_85_sign = enable_depth_1 & ~io_nan_5 & sign_bit_85;
  assign io_out_85_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_254
               ? 8'h0
               : _GEN_255 ? 8'hFF : _GEN_256 ? 8'h0 : _biased_exp_T_170[7:0])
      : 8'h0;
  assign io_out_85_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_254 | _GEN_255
               ? 23'h0
               : _GEN_256
                   ? ($signed(_sub_shift_T_1030) > -10'sh1
                        ? _mantissa_conv_T_2212[22:0]
                        : _mantissa_conv_T_2220[22:0])
                   : $signed(_shift_amt_T_256) > -4'sh1
                       ? _mantissa_conv_T_2225[22:0]
                       : _mantissa_conv_T_2233[22:0])
      : 23'h0;
  assign io_out_86_sign = enable_depth_1 & ~io_nan_5 & sign_bit_86;
  assign io_out_86_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_257
               ? 8'h0
               : _GEN_258 ? 8'hFF : _GEN_259 ? 8'h0 : _biased_exp_T_172[7:0])
      : 8'h0;
  assign io_out_86_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_257 | _GEN_258
               ? 23'h0
               : _GEN_259
                   ? ($signed(_sub_shift_T_1042) > -10'sh1
                        ? _mantissa_conv_T_2238[22:0]
                        : _mantissa_conv_T_2246[22:0])
                   : $signed(_shift_amt_T_259) > -4'sh1
                       ? _mantissa_conv_T_2251[22:0]
                       : _mantissa_conv_T_2259[22:0])
      : 23'h0;
  assign io_out_87_sign = enable_depth_1 & ~io_nan_5 & sign_bit_87;
  assign io_out_87_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_260
               ? 8'h0
               : _GEN_261 ? 8'hFF : _GEN_262 ? 8'h0 : _biased_exp_T_174[7:0])
      : 8'h0;
  assign io_out_87_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_260 | _GEN_261
               ? 23'h0
               : _GEN_262
                   ? ($signed(_sub_shift_T_1054) > -10'sh1
                        ? _mantissa_conv_T_2264[22:0]
                        : _mantissa_conv_T_2272[22:0])
                   : $signed(_shift_amt_T_262) > -4'sh1
                       ? _mantissa_conv_T_2277[22:0]
                       : _mantissa_conv_T_2285[22:0])
      : 23'h0;
  assign io_out_88_sign = enable_depth_1 & ~io_nan_5 & sign_bit_88;
  assign io_out_88_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_263
               ? 8'h0
               : _GEN_264 ? 8'hFF : _GEN_265 ? 8'h0 : _biased_exp_T_176[7:0])
      : 8'h0;
  assign io_out_88_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_263 | _GEN_264
               ? 23'h0
               : _GEN_265
                   ? ($signed(_sub_shift_T_1066) > -10'sh1
                        ? _mantissa_conv_T_2290[22:0]
                        : _mantissa_conv_T_2298[22:0])
                   : $signed(_shift_amt_T_265) > -4'sh1
                       ? _mantissa_conv_T_2303[22:0]
                       : _mantissa_conv_T_2311[22:0])
      : 23'h0;
  assign io_out_89_sign = enable_depth_1 & ~io_nan_5 & sign_bit_89;
  assign io_out_89_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_266
               ? 8'h0
               : _GEN_267 ? 8'hFF : _GEN_268 ? 8'h0 : _biased_exp_T_178[7:0])
      : 8'h0;
  assign io_out_89_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_266 | _GEN_267
               ? 23'h0
               : _GEN_268
                   ? ($signed(_sub_shift_T_1078) > -10'sh1
                        ? _mantissa_conv_T_2316[22:0]
                        : _mantissa_conv_T_2324[22:0])
                   : $signed(_shift_amt_T_268) > -4'sh1
                       ? _mantissa_conv_T_2329[22:0]
                       : _mantissa_conv_T_2337[22:0])
      : 23'h0;
  assign io_out_90_sign = enable_depth_1 & ~io_nan_5 & sign_bit_90;
  assign io_out_90_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_269
               ? 8'h0
               : _GEN_270 ? 8'hFF : _GEN_271 ? 8'h0 : _biased_exp_T_180[7:0])
      : 8'h0;
  assign io_out_90_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_269 | _GEN_270
               ? 23'h0
               : _GEN_271
                   ? ($signed(_sub_shift_T_1090) > -10'sh1
                        ? _mantissa_conv_T_2342[22:0]
                        : _mantissa_conv_T_2350[22:0])
                   : $signed(_shift_amt_T_271) > -4'sh1
                       ? _mantissa_conv_T_2355[22:0]
                       : _mantissa_conv_T_2363[22:0])
      : 23'h0;
  assign io_out_91_sign = enable_depth_1 & ~io_nan_5 & sign_bit_91;
  assign io_out_91_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_272
               ? 8'h0
               : _GEN_273 ? 8'hFF : _GEN_274 ? 8'h0 : _biased_exp_T_182[7:0])
      : 8'h0;
  assign io_out_91_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_272 | _GEN_273
               ? 23'h0
               : _GEN_274
                   ? ($signed(_sub_shift_T_1102) > -10'sh1
                        ? _mantissa_conv_T_2368[22:0]
                        : _mantissa_conv_T_2376[22:0])
                   : $signed(_shift_amt_T_274) > -4'sh1
                       ? _mantissa_conv_T_2381[22:0]
                       : _mantissa_conv_T_2389[22:0])
      : 23'h0;
  assign io_out_92_sign = enable_depth_1 & ~io_nan_5 & sign_bit_92;
  assign io_out_92_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_275
               ? 8'h0
               : _GEN_276 ? 8'hFF : _GEN_277 ? 8'h0 : _biased_exp_T_184[7:0])
      : 8'h0;
  assign io_out_92_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_275 | _GEN_276
               ? 23'h0
               : _GEN_277
                   ? ($signed(_sub_shift_T_1114) > -10'sh1
                        ? _mantissa_conv_T_2394[22:0]
                        : _mantissa_conv_T_2402[22:0])
                   : $signed(_shift_amt_T_277) > -4'sh1
                       ? _mantissa_conv_T_2407[22:0]
                       : _mantissa_conv_T_2415[22:0])
      : 23'h0;
  assign io_out_93_sign = enable_depth_1 & ~io_nan_5 & sign_bit_93;
  assign io_out_93_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_278
               ? 8'h0
               : _GEN_279 ? 8'hFF : _GEN_280 ? 8'h0 : _biased_exp_T_186[7:0])
      : 8'h0;
  assign io_out_93_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_278 | _GEN_279
               ? 23'h0
               : _GEN_280
                   ? ($signed(_sub_shift_T_1126) > -10'sh1
                        ? _mantissa_conv_T_2420[22:0]
                        : _mantissa_conv_T_2428[22:0])
                   : $signed(_shift_amt_T_280) > -4'sh1
                       ? _mantissa_conv_T_2433[22:0]
                       : _mantissa_conv_T_2441[22:0])
      : 23'h0;
  assign io_out_94_sign = enable_depth_1 & ~io_nan_5 & sign_bit_94;
  assign io_out_94_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_281
               ? 8'h0
               : _GEN_282 ? 8'hFF : _GEN_283 ? 8'h0 : _biased_exp_T_188[7:0])
      : 8'h0;
  assign io_out_94_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_281 | _GEN_282
               ? 23'h0
               : _GEN_283
                   ? ($signed(_sub_shift_T_1138) > -10'sh1
                        ? _mantissa_conv_T_2446[22:0]
                        : _mantissa_conv_T_2454[22:0])
                   : $signed(_shift_amt_T_283) > -4'sh1
                       ? _mantissa_conv_T_2459[22:0]
                       : _mantissa_conv_T_2467[22:0])
      : 23'h0;
  assign io_out_95_sign = enable_depth_1 & ~io_nan_5 & sign_bit_95;
  assign io_out_95_exponent =
    enable_depth_1
      ? (io_nan_5
           ? 8'hFF
           : _GEN_284
               ? 8'h0
               : _GEN_285 ? 8'hFF : _GEN_286 ? 8'h0 : _biased_exp_T_190[7:0])
      : 8'h0;
  assign io_out_95_mantissa =
    enable_depth_1
      ? (io_nan_5
           ? 23'h400000
           : _GEN_284 | _GEN_285
               ? 23'h0
               : _GEN_286
                   ? ($signed(_sub_shift_T_1150) > -10'sh1
                        ? _mantissa_conv_T_2472[22:0]
                        : _mantissa_conv_T_2480[22:0])
                   : $signed(_shift_amt_T_286) > -4'sh1
                       ? _mantissa_conv_T_2485[22:0]
                       : _mantissa_conv_T_2493[22:0])
      : 23'h0;
  assign io_out_96_sign = enable_depth_1 & ~io_nan_6 & sign_bit_96;
  assign io_out_96_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_287
               ? 8'h0
               : _GEN_288 ? 8'hFF : _GEN_289 ? 8'h0 : _biased_exp_T_192[7:0])
      : 8'h0;
  assign io_out_96_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_287 | _GEN_288
               ? 23'h0
               : _GEN_289
                   ? ($signed(_sub_shift_T_1162) > -10'sh1
                        ? _mantissa_conv_T_2498[22:0]
                        : _mantissa_conv_T_2506[22:0])
                   : $signed(_shift_amt_T_289) > -4'sh1
                       ? _mantissa_conv_T_2511[22:0]
                       : _mantissa_conv_T_2519[22:0])
      : 23'h0;
  assign io_out_97_sign = enable_depth_1 & ~io_nan_6 & sign_bit_97;
  assign io_out_97_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_290
               ? 8'h0
               : _GEN_291 ? 8'hFF : _GEN_292 ? 8'h0 : _biased_exp_T_194[7:0])
      : 8'h0;
  assign io_out_97_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_290 | _GEN_291
               ? 23'h0
               : _GEN_292
                   ? ($signed(_sub_shift_T_1174) > -10'sh1
                        ? _mantissa_conv_T_2524[22:0]
                        : _mantissa_conv_T_2532[22:0])
                   : $signed(_shift_amt_T_292) > -4'sh1
                       ? _mantissa_conv_T_2537[22:0]
                       : _mantissa_conv_T_2545[22:0])
      : 23'h0;
  assign io_out_98_sign = enable_depth_1 & ~io_nan_6 & sign_bit_98;
  assign io_out_98_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_293
               ? 8'h0
               : _GEN_294 ? 8'hFF : _GEN_295 ? 8'h0 : _biased_exp_T_196[7:0])
      : 8'h0;
  assign io_out_98_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_293 | _GEN_294
               ? 23'h0
               : _GEN_295
                   ? ($signed(_sub_shift_T_1186) > -10'sh1
                        ? _mantissa_conv_T_2550[22:0]
                        : _mantissa_conv_T_2558[22:0])
                   : $signed(_shift_amt_T_295) > -4'sh1
                       ? _mantissa_conv_T_2563[22:0]
                       : _mantissa_conv_T_2571[22:0])
      : 23'h0;
  assign io_out_99_sign = enable_depth_1 & ~io_nan_6 & sign_bit_99;
  assign io_out_99_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_296
               ? 8'h0
               : _GEN_297 ? 8'hFF : _GEN_298 ? 8'h0 : _biased_exp_T_198[7:0])
      : 8'h0;
  assign io_out_99_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_296 | _GEN_297
               ? 23'h0
               : _GEN_298
                   ? ($signed(_sub_shift_T_1198) > -10'sh1
                        ? _mantissa_conv_T_2576[22:0]
                        : _mantissa_conv_T_2584[22:0])
                   : $signed(_shift_amt_T_298) > -4'sh1
                       ? _mantissa_conv_T_2589[22:0]
                       : _mantissa_conv_T_2597[22:0])
      : 23'h0;
  assign io_out_100_sign = enable_depth_1 & ~io_nan_6 & sign_bit_100;
  assign io_out_100_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_299
               ? 8'h0
               : _GEN_300 ? 8'hFF : _GEN_301 ? 8'h0 : _biased_exp_T_200[7:0])
      : 8'h0;
  assign io_out_100_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_299 | _GEN_300
               ? 23'h0
               : _GEN_301
                   ? ($signed(_sub_shift_T_1210) > -10'sh1
                        ? _mantissa_conv_T_2602[22:0]
                        : _mantissa_conv_T_2610[22:0])
                   : $signed(_shift_amt_T_301) > -4'sh1
                       ? _mantissa_conv_T_2615[22:0]
                       : _mantissa_conv_T_2623[22:0])
      : 23'h0;
  assign io_out_101_sign = enable_depth_1 & ~io_nan_6 & sign_bit_101;
  assign io_out_101_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_302
               ? 8'h0
               : _GEN_303 ? 8'hFF : _GEN_304 ? 8'h0 : _biased_exp_T_202[7:0])
      : 8'h0;
  assign io_out_101_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_302 | _GEN_303
               ? 23'h0
               : _GEN_304
                   ? ($signed(_sub_shift_T_1222) > -10'sh1
                        ? _mantissa_conv_T_2628[22:0]
                        : _mantissa_conv_T_2636[22:0])
                   : $signed(_shift_amt_T_304) > -4'sh1
                       ? _mantissa_conv_T_2641[22:0]
                       : _mantissa_conv_T_2649[22:0])
      : 23'h0;
  assign io_out_102_sign = enable_depth_1 & ~io_nan_6 & sign_bit_102;
  assign io_out_102_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_305
               ? 8'h0
               : _GEN_306 ? 8'hFF : _GEN_307 ? 8'h0 : _biased_exp_T_204[7:0])
      : 8'h0;
  assign io_out_102_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_305 | _GEN_306
               ? 23'h0
               : _GEN_307
                   ? ($signed(_sub_shift_T_1234) > -10'sh1
                        ? _mantissa_conv_T_2654[22:0]
                        : _mantissa_conv_T_2662[22:0])
                   : $signed(_shift_amt_T_307) > -4'sh1
                       ? _mantissa_conv_T_2667[22:0]
                       : _mantissa_conv_T_2675[22:0])
      : 23'h0;
  assign io_out_103_sign = enable_depth_1 & ~io_nan_6 & sign_bit_103;
  assign io_out_103_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_308
               ? 8'h0
               : _GEN_309 ? 8'hFF : _GEN_310 ? 8'h0 : _biased_exp_T_206[7:0])
      : 8'h0;
  assign io_out_103_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_308 | _GEN_309
               ? 23'h0
               : _GEN_310
                   ? ($signed(_sub_shift_T_1246) > -10'sh1
                        ? _mantissa_conv_T_2680[22:0]
                        : _mantissa_conv_T_2688[22:0])
                   : $signed(_shift_amt_T_310) > -4'sh1
                       ? _mantissa_conv_T_2693[22:0]
                       : _mantissa_conv_T_2701[22:0])
      : 23'h0;
  assign io_out_104_sign = enable_depth_1 & ~io_nan_6 & sign_bit_104;
  assign io_out_104_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_311
               ? 8'h0
               : _GEN_312 ? 8'hFF : _GEN_313 ? 8'h0 : _biased_exp_T_208[7:0])
      : 8'h0;
  assign io_out_104_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_311 | _GEN_312
               ? 23'h0
               : _GEN_313
                   ? ($signed(_sub_shift_T_1258) > -10'sh1
                        ? _mantissa_conv_T_2706[22:0]
                        : _mantissa_conv_T_2714[22:0])
                   : $signed(_shift_amt_T_313) > -4'sh1
                       ? _mantissa_conv_T_2719[22:0]
                       : _mantissa_conv_T_2727[22:0])
      : 23'h0;
  assign io_out_105_sign = enable_depth_1 & ~io_nan_6 & sign_bit_105;
  assign io_out_105_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_314
               ? 8'h0
               : _GEN_315 ? 8'hFF : _GEN_316 ? 8'h0 : _biased_exp_T_210[7:0])
      : 8'h0;
  assign io_out_105_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_314 | _GEN_315
               ? 23'h0
               : _GEN_316
                   ? ($signed(_sub_shift_T_1270) > -10'sh1
                        ? _mantissa_conv_T_2732[22:0]
                        : _mantissa_conv_T_2740[22:0])
                   : $signed(_shift_amt_T_316) > -4'sh1
                       ? _mantissa_conv_T_2745[22:0]
                       : _mantissa_conv_T_2753[22:0])
      : 23'h0;
  assign io_out_106_sign = enable_depth_1 & ~io_nan_6 & sign_bit_106;
  assign io_out_106_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_317
               ? 8'h0
               : _GEN_318 ? 8'hFF : _GEN_319 ? 8'h0 : _biased_exp_T_212[7:0])
      : 8'h0;
  assign io_out_106_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_317 | _GEN_318
               ? 23'h0
               : _GEN_319
                   ? ($signed(_sub_shift_T_1282) > -10'sh1
                        ? _mantissa_conv_T_2758[22:0]
                        : _mantissa_conv_T_2766[22:0])
                   : $signed(_shift_amt_T_319) > -4'sh1
                       ? _mantissa_conv_T_2771[22:0]
                       : _mantissa_conv_T_2779[22:0])
      : 23'h0;
  assign io_out_107_sign = enable_depth_1 & ~io_nan_6 & sign_bit_107;
  assign io_out_107_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_320
               ? 8'h0
               : _GEN_321 ? 8'hFF : _GEN_322 ? 8'h0 : _biased_exp_T_214[7:0])
      : 8'h0;
  assign io_out_107_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_320 | _GEN_321
               ? 23'h0
               : _GEN_322
                   ? ($signed(_sub_shift_T_1294) > -10'sh1
                        ? _mantissa_conv_T_2784[22:0]
                        : _mantissa_conv_T_2792[22:0])
                   : $signed(_shift_amt_T_322) > -4'sh1
                       ? _mantissa_conv_T_2797[22:0]
                       : _mantissa_conv_T_2805[22:0])
      : 23'h0;
  assign io_out_108_sign = enable_depth_1 & ~io_nan_6 & sign_bit_108;
  assign io_out_108_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_323
               ? 8'h0
               : _GEN_324 ? 8'hFF : _GEN_325 ? 8'h0 : _biased_exp_T_216[7:0])
      : 8'h0;
  assign io_out_108_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_323 | _GEN_324
               ? 23'h0
               : _GEN_325
                   ? ($signed(_sub_shift_T_1306) > -10'sh1
                        ? _mantissa_conv_T_2810[22:0]
                        : _mantissa_conv_T_2818[22:0])
                   : $signed(_shift_amt_T_325) > -4'sh1
                       ? _mantissa_conv_T_2823[22:0]
                       : _mantissa_conv_T_2831[22:0])
      : 23'h0;
  assign io_out_109_sign = enable_depth_1 & ~io_nan_6 & sign_bit_109;
  assign io_out_109_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_326
               ? 8'h0
               : _GEN_327 ? 8'hFF : _GEN_328 ? 8'h0 : _biased_exp_T_218[7:0])
      : 8'h0;
  assign io_out_109_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_326 | _GEN_327
               ? 23'h0
               : _GEN_328
                   ? ($signed(_sub_shift_T_1318) > -10'sh1
                        ? _mantissa_conv_T_2836[22:0]
                        : _mantissa_conv_T_2844[22:0])
                   : $signed(_shift_amt_T_328) > -4'sh1
                       ? _mantissa_conv_T_2849[22:0]
                       : _mantissa_conv_T_2857[22:0])
      : 23'h0;
  assign io_out_110_sign = enable_depth_1 & ~io_nan_6 & sign_bit_110;
  assign io_out_110_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_329
               ? 8'h0
               : _GEN_330 ? 8'hFF : _GEN_331 ? 8'h0 : _biased_exp_T_220[7:0])
      : 8'h0;
  assign io_out_110_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_329 | _GEN_330
               ? 23'h0
               : _GEN_331
                   ? ($signed(_sub_shift_T_1330) > -10'sh1
                        ? _mantissa_conv_T_2862[22:0]
                        : _mantissa_conv_T_2870[22:0])
                   : $signed(_shift_amt_T_331) > -4'sh1
                       ? _mantissa_conv_T_2875[22:0]
                       : _mantissa_conv_T_2883[22:0])
      : 23'h0;
  assign io_out_111_sign = enable_depth_1 & ~io_nan_6 & sign_bit_111;
  assign io_out_111_exponent =
    enable_depth_1
      ? (io_nan_6
           ? 8'hFF
           : _GEN_332
               ? 8'h0
               : _GEN_333 ? 8'hFF : _GEN_334 ? 8'h0 : _biased_exp_T_222[7:0])
      : 8'h0;
  assign io_out_111_mantissa =
    enable_depth_1
      ? (io_nan_6
           ? 23'h400000
           : _GEN_332 | _GEN_333
               ? 23'h0
               : _GEN_334
                   ? ($signed(_sub_shift_T_1342) > -10'sh1
                        ? _mantissa_conv_T_2888[22:0]
                        : _mantissa_conv_T_2896[22:0])
                   : $signed(_shift_amt_T_334) > -4'sh1
                       ? _mantissa_conv_T_2901[22:0]
                       : _mantissa_conv_T_2909[22:0])
      : 23'h0;
  assign io_out_112_sign = enable_depth_1 & ~io_nan_7 & sign_bit_112;
  assign io_out_112_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_335
               ? 8'h0
               : _GEN_336 ? 8'hFF : _GEN_337 ? 8'h0 : _biased_exp_T_224[7:0])
      : 8'h0;
  assign io_out_112_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_335 | _GEN_336
               ? 23'h0
               : _GEN_337
                   ? ($signed(_sub_shift_T_1354) > -10'sh1
                        ? _mantissa_conv_T_2914[22:0]
                        : _mantissa_conv_T_2922[22:0])
                   : $signed(_shift_amt_T_337) > -4'sh1
                       ? _mantissa_conv_T_2927[22:0]
                       : _mantissa_conv_T_2935[22:0])
      : 23'h0;
  assign io_out_113_sign = enable_depth_1 & ~io_nan_7 & sign_bit_113;
  assign io_out_113_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_338
               ? 8'h0
               : _GEN_339 ? 8'hFF : _GEN_340 ? 8'h0 : _biased_exp_T_226[7:0])
      : 8'h0;
  assign io_out_113_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_338 | _GEN_339
               ? 23'h0
               : _GEN_340
                   ? ($signed(_sub_shift_T_1366) > -10'sh1
                        ? _mantissa_conv_T_2940[22:0]
                        : _mantissa_conv_T_2948[22:0])
                   : $signed(_shift_amt_T_340) > -4'sh1
                       ? _mantissa_conv_T_2953[22:0]
                       : _mantissa_conv_T_2961[22:0])
      : 23'h0;
  assign io_out_114_sign = enable_depth_1 & ~io_nan_7 & sign_bit_114;
  assign io_out_114_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_341
               ? 8'h0
               : _GEN_342 ? 8'hFF : _GEN_343 ? 8'h0 : _biased_exp_T_228[7:0])
      : 8'h0;
  assign io_out_114_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_341 | _GEN_342
               ? 23'h0
               : _GEN_343
                   ? ($signed(_sub_shift_T_1378) > -10'sh1
                        ? _mantissa_conv_T_2966[22:0]
                        : _mantissa_conv_T_2974[22:0])
                   : $signed(_shift_amt_T_343) > -4'sh1
                       ? _mantissa_conv_T_2979[22:0]
                       : _mantissa_conv_T_2987[22:0])
      : 23'h0;
  assign io_out_115_sign = enable_depth_1 & ~io_nan_7 & sign_bit_115;
  assign io_out_115_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_344
               ? 8'h0
               : _GEN_345 ? 8'hFF : _GEN_346 ? 8'h0 : _biased_exp_T_230[7:0])
      : 8'h0;
  assign io_out_115_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_344 | _GEN_345
               ? 23'h0
               : _GEN_346
                   ? ($signed(_sub_shift_T_1390) > -10'sh1
                        ? _mantissa_conv_T_2992[22:0]
                        : _mantissa_conv_T_3000[22:0])
                   : $signed(_shift_amt_T_346) > -4'sh1
                       ? _mantissa_conv_T_3005[22:0]
                       : _mantissa_conv_T_3013[22:0])
      : 23'h0;
  assign io_out_116_sign = enable_depth_1 & ~io_nan_7 & sign_bit_116;
  assign io_out_116_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_347
               ? 8'h0
               : _GEN_348 ? 8'hFF : _GEN_349 ? 8'h0 : _biased_exp_T_232[7:0])
      : 8'h0;
  assign io_out_116_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_347 | _GEN_348
               ? 23'h0
               : _GEN_349
                   ? ($signed(_sub_shift_T_1402) > -10'sh1
                        ? _mantissa_conv_T_3018[22:0]
                        : _mantissa_conv_T_3026[22:0])
                   : $signed(_shift_amt_T_349) > -4'sh1
                       ? _mantissa_conv_T_3031[22:0]
                       : _mantissa_conv_T_3039[22:0])
      : 23'h0;
  assign io_out_117_sign = enable_depth_1 & ~io_nan_7 & sign_bit_117;
  assign io_out_117_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_350
               ? 8'h0
               : _GEN_351 ? 8'hFF : _GEN_352 ? 8'h0 : _biased_exp_T_234[7:0])
      : 8'h0;
  assign io_out_117_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_350 | _GEN_351
               ? 23'h0
               : _GEN_352
                   ? ($signed(_sub_shift_T_1414) > -10'sh1
                        ? _mantissa_conv_T_3044[22:0]
                        : _mantissa_conv_T_3052[22:0])
                   : $signed(_shift_amt_T_352) > -4'sh1
                       ? _mantissa_conv_T_3057[22:0]
                       : _mantissa_conv_T_3065[22:0])
      : 23'h0;
  assign io_out_118_sign = enable_depth_1 & ~io_nan_7 & sign_bit_118;
  assign io_out_118_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_353
               ? 8'h0
               : _GEN_354 ? 8'hFF : _GEN_355 ? 8'h0 : _biased_exp_T_236[7:0])
      : 8'h0;
  assign io_out_118_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_353 | _GEN_354
               ? 23'h0
               : _GEN_355
                   ? ($signed(_sub_shift_T_1426) > -10'sh1
                        ? _mantissa_conv_T_3070[22:0]
                        : _mantissa_conv_T_3078[22:0])
                   : $signed(_shift_amt_T_355) > -4'sh1
                       ? _mantissa_conv_T_3083[22:0]
                       : _mantissa_conv_T_3091[22:0])
      : 23'h0;
  assign io_out_119_sign = enable_depth_1 & ~io_nan_7 & sign_bit_119;
  assign io_out_119_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_356
               ? 8'h0
               : _GEN_357 ? 8'hFF : _GEN_358 ? 8'h0 : _biased_exp_T_238[7:0])
      : 8'h0;
  assign io_out_119_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_356 | _GEN_357
               ? 23'h0
               : _GEN_358
                   ? ($signed(_sub_shift_T_1438) > -10'sh1
                        ? _mantissa_conv_T_3096[22:0]
                        : _mantissa_conv_T_3104[22:0])
                   : $signed(_shift_amt_T_358) > -4'sh1
                       ? _mantissa_conv_T_3109[22:0]
                       : _mantissa_conv_T_3117[22:0])
      : 23'h0;
  assign io_out_120_sign = enable_depth_1 & ~io_nan_7 & sign_bit_120;
  assign io_out_120_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_359
               ? 8'h0
               : _GEN_360 ? 8'hFF : _GEN_361 ? 8'h0 : _biased_exp_T_240[7:0])
      : 8'h0;
  assign io_out_120_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_359 | _GEN_360
               ? 23'h0
               : _GEN_361
                   ? ($signed(_sub_shift_T_1450) > -10'sh1
                        ? _mantissa_conv_T_3122[22:0]
                        : _mantissa_conv_T_3130[22:0])
                   : $signed(_shift_amt_T_361) > -4'sh1
                       ? _mantissa_conv_T_3135[22:0]
                       : _mantissa_conv_T_3143[22:0])
      : 23'h0;
  assign io_out_121_sign = enable_depth_1 & ~io_nan_7 & sign_bit_121;
  assign io_out_121_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_362
               ? 8'h0
               : _GEN_363 ? 8'hFF : _GEN_364 ? 8'h0 : _biased_exp_T_242[7:0])
      : 8'h0;
  assign io_out_121_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_362 | _GEN_363
               ? 23'h0
               : _GEN_364
                   ? ($signed(_sub_shift_T_1462) > -10'sh1
                        ? _mantissa_conv_T_3148[22:0]
                        : _mantissa_conv_T_3156[22:0])
                   : $signed(_shift_amt_T_364) > -4'sh1
                       ? _mantissa_conv_T_3161[22:0]
                       : _mantissa_conv_T_3169[22:0])
      : 23'h0;
  assign io_out_122_sign = enable_depth_1 & ~io_nan_7 & sign_bit_122;
  assign io_out_122_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_365
               ? 8'h0
               : _GEN_366 ? 8'hFF : _GEN_367 ? 8'h0 : _biased_exp_T_244[7:0])
      : 8'h0;
  assign io_out_122_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_365 | _GEN_366
               ? 23'h0
               : _GEN_367
                   ? ($signed(_sub_shift_T_1474) > -10'sh1
                        ? _mantissa_conv_T_3174[22:0]
                        : _mantissa_conv_T_3182[22:0])
                   : $signed(_shift_amt_T_367) > -4'sh1
                       ? _mantissa_conv_T_3187[22:0]
                       : _mantissa_conv_T_3195[22:0])
      : 23'h0;
  assign io_out_123_sign = enable_depth_1 & ~io_nan_7 & sign_bit_123;
  assign io_out_123_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_368
               ? 8'h0
               : _GEN_369 ? 8'hFF : _GEN_370 ? 8'h0 : _biased_exp_T_246[7:0])
      : 8'h0;
  assign io_out_123_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_368 | _GEN_369
               ? 23'h0
               : _GEN_370
                   ? ($signed(_sub_shift_T_1486) > -10'sh1
                        ? _mantissa_conv_T_3200[22:0]
                        : _mantissa_conv_T_3208[22:0])
                   : $signed(_shift_amt_T_370) > -4'sh1
                       ? _mantissa_conv_T_3213[22:0]
                       : _mantissa_conv_T_3221[22:0])
      : 23'h0;
  assign io_out_124_sign = enable_depth_1 & ~io_nan_7 & sign_bit_124;
  assign io_out_124_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_371
               ? 8'h0
               : _GEN_372 ? 8'hFF : _GEN_373 ? 8'h0 : _biased_exp_T_248[7:0])
      : 8'h0;
  assign io_out_124_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_371 | _GEN_372
               ? 23'h0
               : _GEN_373
                   ? ($signed(_sub_shift_T_1498) > -10'sh1
                        ? _mantissa_conv_T_3226[22:0]
                        : _mantissa_conv_T_3234[22:0])
                   : $signed(_shift_amt_T_373) > -4'sh1
                       ? _mantissa_conv_T_3239[22:0]
                       : _mantissa_conv_T_3247[22:0])
      : 23'h0;
  assign io_out_125_sign = enable_depth_1 & ~io_nan_7 & sign_bit_125;
  assign io_out_125_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_374
               ? 8'h0
               : _GEN_375 ? 8'hFF : _GEN_376 ? 8'h0 : _biased_exp_T_250[7:0])
      : 8'h0;
  assign io_out_125_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_374 | _GEN_375
               ? 23'h0
               : _GEN_376
                   ? ($signed(_sub_shift_T_1510) > -10'sh1
                        ? _mantissa_conv_T_3252[22:0]
                        : _mantissa_conv_T_3260[22:0])
                   : $signed(_shift_amt_T_376) > -4'sh1
                       ? _mantissa_conv_T_3265[22:0]
                       : _mantissa_conv_T_3273[22:0])
      : 23'h0;
  assign io_out_126_sign = enable_depth_1 & ~io_nan_7 & sign_bit_126;
  assign io_out_126_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_377
               ? 8'h0
               : _GEN_378 ? 8'hFF : _GEN_379 ? 8'h0 : _biased_exp_T_252[7:0])
      : 8'h0;
  assign io_out_126_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_377 | _GEN_378
               ? 23'h0
               : _GEN_379
                   ? ($signed(_sub_shift_T_1522) > -10'sh1
                        ? _mantissa_conv_T_3278[22:0]
                        : _mantissa_conv_T_3286[22:0])
                   : $signed(_shift_amt_T_379) > -4'sh1
                       ? _mantissa_conv_T_3291[22:0]
                       : _mantissa_conv_T_3299[22:0])
      : 23'h0;
  assign io_out_127_sign = enable_depth_1 & ~io_nan_7 & sign_bit_127;
  assign io_out_127_exponent =
    enable_depth_1
      ? (io_nan_7
           ? 8'hFF
           : _GEN_380
               ? 8'h0
               : _GEN_381 ? 8'hFF : _GEN_382 ? 8'h0 : _biased_exp_T_254[7:0])
      : 8'h0;
  assign io_out_127_mantissa =
    enable_depth_1
      ? (io_nan_7
           ? 23'h400000
           : _GEN_380 | _GEN_381
               ? 23'h0
               : _GEN_382
                   ? ($signed(_sub_shift_T_1534) > -10'sh1
                        ? _mantissa_conv_T_3304[22:0]
                        : _mantissa_conv_T_3312[22:0])
                   : $signed(_shift_amt_T_382) > -4'sh1
                       ? _mantissa_conv_T_3317[22:0]
                       : _mantissa_conv_T_3325[22:0])
      : 23'h0;
  assign io_debug_real_exp_0 = _real_exp_T;
  assign io_debug_real_exp_1 = _real_exp_T_2;
  assign io_debug_real_exp_2 = _real_exp_T_4;
  assign io_debug_real_exp_3 = _real_exp_T_6;
  assign io_debug_real_exp_4 = _real_exp_T_8;
  assign io_debug_real_exp_5 = _real_exp_T_10;
  assign io_debug_real_exp_6 = _real_exp_T_12;
  assign io_debug_real_exp_7 = _real_exp_T_14;
  assign io_debug_real_exp_8 = _real_exp_T_16;
  assign io_debug_real_exp_9 = _real_exp_T_18;
  assign io_debug_real_exp_10 = _real_exp_T_20;
  assign io_debug_real_exp_11 = _real_exp_T_22;
  assign io_debug_real_exp_12 = _real_exp_T_24;
  assign io_debug_real_exp_13 = _real_exp_T_26;
  assign io_debug_real_exp_14 = _real_exp_T_28;
  assign io_debug_real_exp_15 = _real_exp_T_30;
  assign io_debug_real_exp_16 = _real_exp_T_32;
  assign io_debug_real_exp_17 = _real_exp_T_34;
  assign io_debug_real_exp_18 = _real_exp_T_36;
  assign io_debug_real_exp_19 = _real_exp_T_38;
  assign io_debug_real_exp_20 = _real_exp_T_40;
  assign io_debug_real_exp_21 = _real_exp_T_42;
  assign io_debug_real_exp_22 = _real_exp_T_44;
  assign io_debug_real_exp_23 = _real_exp_T_46;
  assign io_debug_real_exp_24 = _real_exp_T_48;
  assign io_debug_real_exp_25 = _real_exp_T_50;
  assign io_debug_real_exp_26 = _real_exp_T_52;
  assign io_debug_real_exp_27 = _real_exp_T_54;
  assign io_debug_real_exp_28 = _real_exp_T_56;
  assign io_debug_real_exp_29 = _real_exp_T_58;
  assign io_debug_real_exp_30 = _real_exp_T_60;
  assign io_debug_real_exp_31 = _real_exp_T_62;
  assign io_debug_real_exp_32 = _real_exp_T_64;
  assign io_debug_real_exp_33 = _real_exp_T_66;
  assign io_debug_real_exp_34 = _real_exp_T_68;
  assign io_debug_real_exp_35 = _real_exp_T_70;
  assign io_debug_real_exp_36 = _real_exp_T_72;
  assign io_debug_real_exp_37 = _real_exp_T_74;
  assign io_debug_real_exp_38 = _real_exp_T_76;
  assign io_debug_real_exp_39 = _real_exp_T_78;
  assign io_debug_real_exp_40 = _real_exp_T_80;
  assign io_debug_real_exp_41 = _real_exp_T_82;
  assign io_debug_real_exp_42 = _real_exp_T_84;
  assign io_debug_real_exp_43 = _real_exp_T_86;
  assign io_debug_real_exp_44 = _real_exp_T_88;
  assign io_debug_real_exp_45 = _real_exp_T_90;
  assign io_debug_real_exp_46 = _real_exp_T_92;
  assign io_debug_real_exp_47 = _real_exp_T_94;
  assign io_debug_real_exp_48 = _real_exp_T_96;
  assign io_debug_real_exp_49 = _real_exp_T_98;
  assign io_debug_real_exp_50 = _real_exp_T_100;
  assign io_debug_real_exp_51 = _real_exp_T_102;
  assign io_debug_real_exp_52 = _real_exp_T_104;
  assign io_debug_real_exp_53 = _real_exp_T_106;
  assign io_debug_real_exp_54 = _real_exp_T_108;
  assign io_debug_real_exp_55 = _real_exp_T_110;
  assign io_debug_real_exp_56 = _real_exp_T_112;
  assign io_debug_real_exp_57 = _real_exp_T_114;
  assign io_debug_real_exp_58 = _real_exp_T_116;
  assign io_debug_real_exp_59 = _real_exp_T_118;
  assign io_debug_real_exp_60 = _real_exp_T_120;
  assign io_debug_real_exp_61 = _real_exp_T_122;
  assign io_debug_real_exp_62 = _real_exp_T_124;
  assign io_debug_real_exp_63 = _real_exp_T_126;
  assign io_debug_real_exp_64 = _real_exp_T_128;
  assign io_debug_real_exp_65 = _real_exp_T_130;
  assign io_debug_real_exp_66 = _real_exp_T_132;
  assign io_debug_real_exp_67 = _real_exp_T_134;
  assign io_debug_real_exp_68 = _real_exp_T_136;
  assign io_debug_real_exp_69 = _real_exp_T_138;
  assign io_debug_real_exp_70 = _real_exp_T_140;
  assign io_debug_real_exp_71 = _real_exp_T_142;
  assign io_debug_real_exp_72 = _real_exp_T_144;
  assign io_debug_real_exp_73 = _real_exp_T_146;
  assign io_debug_real_exp_74 = _real_exp_T_148;
  assign io_debug_real_exp_75 = _real_exp_T_150;
  assign io_debug_real_exp_76 = _real_exp_T_152;
  assign io_debug_real_exp_77 = _real_exp_T_154;
  assign io_debug_real_exp_78 = _real_exp_T_156;
  assign io_debug_real_exp_79 = _real_exp_T_158;
  assign io_debug_real_exp_80 = _real_exp_T_160;
  assign io_debug_real_exp_81 = _real_exp_T_162;
  assign io_debug_real_exp_82 = _real_exp_T_164;
  assign io_debug_real_exp_83 = _real_exp_T_166;
  assign io_debug_real_exp_84 = _real_exp_T_168;
  assign io_debug_real_exp_85 = _real_exp_T_170;
  assign io_debug_real_exp_86 = _real_exp_T_172;
  assign io_debug_real_exp_87 = _real_exp_T_174;
  assign io_debug_real_exp_88 = _real_exp_T_176;
  assign io_debug_real_exp_89 = _real_exp_T_178;
  assign io_debug_real_exp_90 = _real_exp_T_180;
  assign io_debug_real_exp_91 = _real_exp_T_182;
  assign io_debug_real_exp_92 = _real_exp_T_184;
  assign io_debug_real_exp_93 = _real_exp_T_186;
  assign io_debug_real_exp_94 = _real_exp_T_188;
  assign io_debug_real_exp_95 = _real_exp_T_190;
  assign io_debug_real_exp_96 = _real_exp_T_192;
  assign io_debug_real_exp_97 = _real_exp_T_194;
  assign io_debug_real_exp_98 = _real_exp_T_196;
  assign io_debug_real_exp_99 = _real_exp_T_198;
  assign io_debug_real_exp_100 = _real_exp_T_200;
  assign io_debug_real_exp_101 = _real_exp_T_202;
  assign io_debug_real_exp_102 = _real_exp_T_204;
  assign io_debug_real_exp_103 = _real_exp_T_206;
  assign io_debug_real_exp_104 = _real_exp_T_208;
  assign io_debug_real_exp_105 = _real_exp_T_210;
  assign io_debug_real_exp_106 = _real_exp_T_212;
  assign io_debug_real_exp_107 = _real_exp_T_214;
  assign io_debug_real_exp_108 = _real_exp_T_216;
  assign io_debug_real_exp_109 = _real_exp_T_218;
  assign io_debug_real_exp_110 = _real_exp_T_220;
  assign io_debug_real_exp_111 = _real_exp_T_222;
  assign io_debug_real_exp_112 = _real_exp_T_224;
  assign io_debug_real_exp_113 = _real_exp_T_226;
  assign io_debug_real_exp_114 = _real_exp_T_228;
  assign io_debug_real_exp_115 = _real_exp_T_230;
  assign io_debug_real_exp_116 = _real_exp_T_232;
  assign io_debug_real_exp_117 = _real_exp_T_234;
  assign io_debug_real_exp_118 = _real_exp_T_236;
  assign io_debug_real_exp_119 = _real_exp_T_238;
  assign io_debug_real_exp_120 = _real_exp_T_240;
  assign io_debug_real_exp_121 = _real_exp_T_242;
  assign io_debug_real_exp_122 = _real_exp_T_244;
  assign io_debug_real_exp_123 = _real_exp_T_246;
  assign io_debug_real_exp_124 = _real_exp_T_248;
  assign io_debug_real_exp_125 = _real_exp_T_250;
  assign io_debug_real_exp_126 = _real_exp_T_252;
  assign io_debug_real_exp_127 = _real_exp_T_254;
  assign io_debug_biased_exp_0 = _biased_exp_T;
  assign io_debug_biased_exp_1 = _biased_exp_T_2;
  assign io_debug_biased_exp_2 = _biased_exp_T_4;
  assign io_debug_biased_exp_3 = _biased_exp_T_6;
  assign io_debug_biased_exp_4 = _biased_exp_T_8;
  assign io_debug_biased_exp_5 = _biased_exp_T_10;
  assign io_debug_biased_exp_6 = _biased_exp_T_12;
  assign io_debug_biased_exp_7 = _biased_exp_T_14;
  assign io_debug_biased_exp_8 = _biased_exp_T_16;
  assign io_debug_biased_exp_9 = _biased_exp_T_18;
  assign io_debug_biased_exp_10 = _biased_exp_T_20;
  assign io_debug_biased_exp_11 = _biased_exp_T_22;
  assign io_debug_biased_exp_12 = _biased_exp_T_24;
  assign io_debug_biased_exp_13 = _biased_exp_T_26;
  assign io_debug_biased_exp_14 = _biased_exp_T_28;
  assign io_debug_biased_exp_15 = _biased_exp_T_30;
  assign io_debug_biased_exp_16 = _biased_exp_T_32;
  assign io_debug_biased_exp_17 = _biased_exp_T_34;
  assign io_debug_biased_exp_18 = _biased_exp_T_36;
  assign io_debug_biased_exp_19 = _biased_exp_T_38;
  assign io_debug_biased_exp_20 = _biased_exp_T_40;
  assign io_debug_biased_exp_21 = _biased_exp_T_42;
  assign io_debug_biased_exp_22 = _biased_exp_T_44;
  assign io_debug_biased_exp_23 = _biased_exp_T_46;
  assign io_debug_biased_exp_24 = _biased_exp_T_48;
  assign io_debug_biased_exp_25 = _biased_exp_T_50;
  assign io_debug_biased_exp_26 = _biased_exp_T_52;
  assign io_debug_biased_exp_27 = _biased_exp_T_54;
  assign io_debug_biased_exp_28 = _biased_exp_T_56;
  assign io_debug_biased_exp_29 = _biased_exp_T_58;
  assign io_debug_biased_exp_30 = _biased_exp_T_60;
  assign io_debug_biased_exp_31 = _biased_exp_T_62;
  assign io_debug_biased_exp_32 = _biased_exp_T_64;
  assign io_debug_biased_exp_33 = _biased_exp_T_66;
  assign io_debug_biased_exp_34 = _biased_exp_T_68;
  assign io_debug_biased_exp_35 = _biased_exp_T_70;
  assign io_debug_biased_exp_36 = _biased_exp_T_72;
  assign io_debug_biased_exp_37 = _biased_exp_T_74;
  assign io_debug_biased_exp_38 = _biased_exp_T_76;
  assign io_debug_biased_exp_39 = _biased_exp_T_78;
  assign io_debug_biased_exp_40 = _biased_exp_T_80;
  assign io_debug_biased_exp_41 = _biased_exp_T_82;
  assign io_debug_biased_exp_42 = _biased_exp_T_84;
  assign io_debug_biased_exp_43 = _biased_exp_T_86;
  assign io_debug_biased_exp_44 = _biased_exp_T_88;
  assign io_debug_biased_exp_45 = _biased_exp_T_90;
  assign io_debug_biased_exp_46 = _biased_exp_T_92;
  assign io_debug_biased_exp_47 = _biased_exp_T_94;
  assign io_debug_biased_exp_48 = _biased_exp_T_96;
  assign io_debug_biased_exp_49 = _biased_exp_T_98;
  assign io_debug_biased_exp_50 = _biased_exp_T_100;
  assign io_debug_biased_exp_51 = _biased_exp_T_102;
  assign io_debug_biased_exp_52 = _biased_exp_T_104;
  assign io_debug_biased_exp_53 = _biased_exp_T_106;
  assign io_debug_biased_exp_54 = _biased_exp_T_108;
  assign io_debug_biased_exp_55 = _biased_exp_T_110;
  assign io_debug_biased_exp_56 = _biased_exp_T_112;
  assign io_debug_biased_exp_57 = _biased_exp_T_114;
  assign io_debug_biased_exp_58 = _biased_exp_T_116;
  assign io_debug_biased_exp_59 = _biased_exp_T_118;
  assign io_debug_biased_exp_60 = _biased_exp_T_120;
  assign io_debug_biased_exp_61 = _biased_exp_T_122;
  assign io_debug_biased_exp_62 = _biased_exp_T_124;
  assign io_debug_biased_exp_63 = _biased_exp_T_126;
  assign io_debug_biased_exp_64 = _biased_exp_T_128;
  assign io_debug_biased_exp_65 = _biased_exp_T_130;
  assign io_debug_biased_exp_66 = _biased_exp_T_132;
  assign io_debug_biased_exp_67 = _biased_exp_T_134;
  assign io_debug_biased_exp_68 = _biased_exp_T_136;
  assign io_debug_biased_exp_69 = _biased_exp_T_138;
  assign io_debug_biased_exp_70 = _biased_exp_T_140;
  assign io_debug_biased_exp_71 = _biased_exp_T_142;
  assign io_debug_biased_exp_72 = _biased_exp_T_144;
  assign io_debug_biased_exp_73 = _biased_exp_T_146;
  assign io_debug_biased_exp_74 = _biased_exp_T_148;
  assign io_debug_biased_exp_75 = _biased_exp_T_150;
  assign io_debug_biased_exp_76 = _biased_exp_T_152;
  assign io_debug_biased_exp_77 = _biased_exp_T_154;
  assign io_debug_biased_exp_78 = _biased_exp_T_156;
  assign io_debug_biased_exp_79 = _biased_exp_T_158;
  assign io_debug_biased_exp_80 = _biased_exp_T_160;
  assign io_debug_biased_exp_81 = _biased_exp_T_162;
  assign io_debug_biased_exp_82 = _biased_exp_T_164;
  assign io_debug_biased_exp_83 = _biased_exp_T_166;
  assign io_debug_biased_exp_84 = _biased_exp_T_168;
  assign io_debug_biased_exp_85 = _biased_exp_T_170;
  assign io_debug_biased_exp_86 = _biased_exp_T_172;
  assign io_debug_biased_exp_87 = _biased_exp_T_174;
  assign io_debug_biased_exp_88 = _biased_exp_T_176;
  assign io_debug_biased_exp_89 = _biased_exp_T_178;
  assign io_debug_biased_exp_90 = _biased_exp_T_180;
  assign io_debug_biased_exp_91 = _biased_exp_T_182;
  assign io_debug_biased_exp_92 = _biased_exp_T_184;
  assign io_debug_biased_exp_93 = _biased_exp_T_186;
  assign io_debug_biased_exp_94 = _biased_exp_T_188;
  assign io_debug_biased_exp_95 = _biased_exp_T_190;
  assign io_debug_biased_exp_96 = _biased_exp_T_192;
  assign io_debug_biased_exp_97 = _biased_exp_T_194;
  assign io_debug_biased_exp_98 = _biased_exp_T_196;
  assign io_debug_biased_exp_99 = _biased_exp_T_198;
  assign io_debug_biased_exp_100 = _biased_exp_T_200;
  assign io_debug_biased_exp_101 = _biased_exp_T_202;
  assign io_debug_biased_exp_102 = _biased_exp_T_204;
  assign io_debug_biased_exp_103 = _biased_exp_T_206;
  assign io_debug_biased_exp_104 = _biased_exp_T_208;
  assign io_debug_biased_exp_105 = _biased_exp_T_210;
  assign io_debug_biased_exp_106 = _biased_exp_T_212;
  assign io_debug_biased_exp_107 = _biased_exp_T_214;
  assign io_debug_biased_exp_108 = _biased_exp_T_216;
  assign io_debug_biased_exp_109 = _biased_exp_T_218;
  assign io_debug_biased_exp_110 = _biased_exp_T_220;
  assign io_debug_biased_exp_111 = _biased_exp_T_222;
  assign io_debug_biased_exp_112 = _biased_exp_T_224;
  assign io_debug_biased_exp_113 = _biased_exp_T_226;
  assign io_debug_biased_exp_114 = _biased_exp_T_228;
  assign io_debug_biased_exp_115 = _biased_exp_T_230;
  assign io_debug_biased_exp_116 = _biased_exp_T_232;
  assign io_debug_biased_exp_117 = _biased_exp_T_234;
  assign io_debug_biased_exp_118 = _biased_exp_T_236;
  assign io_debug_biased_exp_119 = _biased_exp_T_238;
  assign io_debug_biased_exp_120 = _biased_exp_T_240;
  assign io_debug_biased_exp_121 = _biased_exp_T_242;
  assign io_debug_biased_exp_122 = _biased_exp_T_244;
  assign io_debug_biased_exp_123 = _biased_exp_T_246;
  assign io_debug_biased_exp_124 = _biased_exp_T_248;
  assign io_debug_biased_exp_125 = _biased_exp_T_250;
  assign io_debug_biased_exp_126 = _biased_exp_T_252;
  assign io_debug_biased_exp_127 = _biased_exp_T_254;
  assign io_debug_shift_amt_0 = {_shift_amt_T_1[3], _shift_amt_T_1};
  assign io_debug_shift_amt_1 = {_shift_amt_T_4[3], _shift_amt_T_4};
  assign io_debug_shift_amt_2 = {_shift_amt_T_7[3], _shift_amt_T_7};
  assign io_debug_shift_amt_3 = {_shift_amt_T_10[3], _shift_amt_T_10};
  assign io_debug_shift_amt_4 = {_shift_amt_T_13[3], _shift_amt_T_13};
  assign io_debug_shift_amt_5 = {_shift_amt_T_16[3], _shift_amt_T_16};
  assign io_debug_shift_amt_6 = {_shift_amt_T_19[3], _shift_amt_T_19};
  assign io_debug_shift_amt_7 = {_shift_amt_T_22[3], _shift_amt_T_22};
  assign io_debug_shift_amt_8 = {_shift_amt_T_25[3], _shift_amt_T_25};
  assign io_debug_shift_amt_9 = {_shift_amt_T_28[3], _shift_amt_T_28};
  assign io_debug_shift_amt_10 = {_shift_amt_T_31[3], _shift_amt_T_31};
  assign io_debug_shift_amt_11 = {_shift_amt_T_34[3], _shift_amt_T_34};
  assign io_debug_shift_amt_12 = {_shift_amt_T_37[3], _shift_amt_T_37};
  assign io_debug_shift_amt_13 = {_shift_amt_T_40[3], _shift_amt_T_40};
  assign io_debug_shift_amt_14 = {_shift_amt_T_43[3], _shift_amt_T_43};
  assign io_debug_shift_amt_15 = {_shift_amt_T_46[3], _shift_amt_T_46};
  assign io_debug_shift_amt_16 = {_shift_amt_T_49[3], _shift_amt_T_49};
  assign io_debug_shift_amt_17 = {_shift_amt_T_52[3], _shift_amt_T_52};
  assign io_debug_shift_amt_18 = {_shift_amt_T_55[3], _shift_amt_T_55};
  assign io_debug_shift_amt_19 = {_shift_amt_T_58[3], _shift_amt_T_58};
  assign io_debug_shift_amt_20 = {_shift_amt_T_61[3], _shift_amt_T_61};
  assign io_debug_shift_amt_21 = {_shift_amt_T_64[3], _shift_amt_T_64};
  assign io_debug_shift_amt_22 = {_shift_amt_T_67[3], _shift_amt_T_67};
  assign io_debug_shift_amt_23 = {_shift_amt_T_70[3], _shift_amt_T_70};
  assign io_debug_shift_amt_24 = {_shift_amt_T_73[3], _shift_amt_T_73};
  assign io_debug_shift_amt_25 = {_shift_amt_T_76[3], _shift_amt_T_76};
  assign io_debug_shift_amt_26 = {_shift_amt_T_79[3], _shift_amt_T_79};
  assign io_debug_shift_amt_27 = {_shift_amt_T_82[3], _shift_amt_T_82};
  assign io_debug_shift_amt_28 = {_shift_amt_T_85[3], _shift_amt_T_85};
  assign io_debug_shift_amt_29 = {_shift_amt_T_88[3], _shift_amt_T_88};
  assign io_debug_shift_amt_30 = {_shift_amt_T_91[3], _shift_amt_T_91};
  assign io_debug_shift_amt_31 = {_shift_amt_T_94[3], _shift_amt_T_94};
  assign io_debug_shift_amt_32 = {_shift_amt_T_97[3], _shift_amt_T_97};
  assign io_debug_shift_amt_33 = {_shift_amt_T_100[3], _shift_amt_T_100};
  assign io_debug_shift_amt_34 = {_shift_amt_T_103[3], _shift_amt_T_103};
  assign io_debug_shift_amt_35 = {_shift_amt_T_106[3], _shift_amt_T_106};
  assign io_debug_shift_amt_36 = {_shift_amt_T_109[3], _shift_amt_T_109};
  assign io_debug_shift_amt_37 = {_shift_amt_T_112[3], _shift_amt_T_112};
  assign io_debug_shift_amt_38 = {_shift_amt_T_115[3], _shift_amt_T_115};
  assign io_debug_shift_amt_39 = {_shift_amt_T_118[3], _shift_amt_T_118};
  assign io_debug_shift_amt_40 = {_shift_amt_T_121[3], _shift_amt_T_121};
  assign io_debug_shift_amt_41 = {_shift_amt_T_124[3], _shift_amt_T_124};
  assign io_debug_shift_amt_42 = {_shift_amt_T_127[3], _shift_amt_T_127};
  assign io_debug_shift_amt_43 = {_shift_amt_T_130[3], _shift_amt_T_130};
  assign io_debug_shift_amt_44 = {_shift_amt_T_133[3], _shift_amt_T_133};
  assign io_debug_shift_amt_45 = {_shift_amt_T_136[3], _shift_amt_T_136};
  assign io_debug_shift_amt_46 = {_shift_amt_T_139[3], _shift_amt_T_139};
  assign io_debug_shift_amt_47 = {_shift_amt_T_142[3], _shift_amt_T_142};
  assign io_debug_shift_amt_48 = {_shift_amt_T_145[3], _shift_amt_T_145};
  assign io_debug_shift_amt_49 = {_shift_amt_T_148[3], _shift_amt_T_148};
  assign io_debug_shift_amt_50 = {_shift_amt_T_151[3], _shift_amt_T_151};
  assign io_debug_shift_amt_51 = {_shift_amt_T_154[3], _shift_amt_T_154};
  assign io_debug_shift_amt_52 = {_shift_amt_T_157[3], _shift_amt_T_157};
  assign io_debug_shift_amt_53 = {_shift_amt_T_160[3], _shift_amt_T_160};
  assign io_debug_shift_amt_54 = {_shift_amt_T_163[3], _shift_amt_T_163};
  assign io_debug_shift_amt_55 = {_shift_amt_T_166[3], _shift_amt_T_166};
  assign io_debug_shift_amt_56 = {_shift_amt_T_169[3], _shift_amt_T_169};
  assign io_debug_shift_amt_57 = {_shift_amt_T_172[3], _shift_amt_T_172};
  assign io_debug_shift_amt_58 = {_shift_amt_T_175[3], _shift_amt_T_175};
  assign io_debug_shift_amt_59 = {_shift_amt_T_178[3], _shift_amt_T_178};
  assign io_debug_shift_amt_60 = {_shift_amt_T_181[3], _shift_amt_T_181};
  assign io_debug_shift_amt_61 = {_shift_amt_T_184[3], _shift_amt_T_184};
  assign io_debug_shift_amt_62 = {_shift_amt_T_187[3], _shift_amt_T_187};
  assign io_debug_shift_amt_63 = {_shift_amt_T_190[3], _shift_amt_T_190};
  assign io_debug_shift_amt_64 = {_shift_amt_T_193[3], _shift_amt_T_193};
  assign io_debug_shift_amt_65 = {_shift_amt_T_196[3], _shift_amt_T_196};
  assign io_debug_shift_amt_66 = {_shift_amt_T_199[3], _shift_amt_T_199};
  assign io_debug_shift_amt_67 = {_shift_amt_T_202[3], _shift_amt_T_202};
  assign io_debug_shift_amt_68 = {_shift_amt_T_205[3], _shift_amt_T_205};
  assign io_debug_shift_amt_69 = {_shift_amt_T_208[3], _shift_amt_T_208};
  assign io_debug_shift_amt_70 = {_shift_amt_T_211[3], _shift_amt_T_211};
  assign io_debug_shift_amt_71 = {_shift_amt_T_214[3], _shift_amt_T_214};
  assign io_debug_shift_amt_72 = {_shift_amt_T_217[3], _shift_amt_T_217};
  assign io_debug_shift_amt_73 = {_shift_amt_T_220[3], _shift_amt_T_220};
  assign io_debug_shift_amt_74 = {_shift_amt_T_223[3], _shift_amt_T_223};
  assign io_debug_shift_amt_75 = {_shift_amt_T_226[3], _shift_amt_T_226};
  assign io_debug_shift_amt_76 = {_shift_amt_T_229[3], _shift_amt_T_229};
  assign io_debug_shift_amt_77 = {_shift_amt_T_232[3], _shift_amt_T_232};
  assign io_debug_shift_amt_78 = {_shift_amt_T_235[3], _shift_amt_T_235};
  assign io_debug_shift_amt_79 = {_shift_amt_T_238[3], _shift_amt_T_238};
  assign io_debug_shift_amt_80 = {_shift_amt_T_241[3], _shift_amt_T_241};
  assign io_debug_shift_amt_81 = {_shift_amt_T_244[3], _shift_amt_T_244};
  assign io_debug_shift_amt_82 = {_shift_amt_T_247[3], _shift_amt_T_247};
  assign io_debug_shift_amt_83 = {_shift_amt_T_250[3], _shift_amt_T_250};
  assign io_debug_shift_amt_84 = {_shift_amt_T_253[3], _shift_amt_T_253};
  assign io_debug_shift_amt_85 = {_shift_amt_T_256[3], _shift_amt_T_256};
  assign io_debug_shift_amt_86 = {_shift_amt_T_259[3], _shift_amt_T_259};
  assign io_debug_shift_amt_87 = {_shift_amt_T_262[3], _shift_amt_T_262};
  assign io_debug_shift_amt_88 = {_shift_amt_T_265[3], _shift_amt_T_265};
  assign io_debug_shift_amt_89 = {_shift_amt_T_268[3], _shift_amt_T_268};
  assign io_debug_shift_amt_90 = {_shift_amt_T_271[3], _shift_amt_T_271};
  assign io_debug_shift_amt_91 = {_shift_amt_T_274[3], _shift_amt_T_274};
  assign io_debug_shift_amt_92 = {_shift_amt_T_277[3], _shift_amt_T_277};
  assign io_debug_shift_amt_93 = {_shift_amt_T_280[3], _shift_amt_T_280};
  assign io_debug_shift_amt_94 = {_shift_amt_T_283[3], _shift_amt_T_283};
  assign io_debug_shift_amt_95 = {_shift_amt_T_286[3], _shift_amt_T_286};
  assign io_debug_shift_amt_96 = {_shift_amt_T_289[3], _shift_amt_T_289};
  assign io_debug_shift_amt_97 = {_shift_amt_T_292[3], _shift_amt_T_292};
  assign io_debug_shift_amt_98 = {_shift_amt_T_295[3], _shift_amt_T_295};
  assign io_debug_shift_amt_99 = {_shift_amt_T_298[3], _shift_amt_T_298};
  assign io_debug_shift_amt_100 = {_shift_amt_T_301[3], _shift_amt_T_301};
  assign io_debug_shift_amt_101 = {_shift_amt_T_304[3], _shift_amt_T_304};
  assign io_debug_shift_amt_102 = {_shift_amt_T_307[3], _shift_amt_T_307};
  assign io_debug_shift_amt_103 = {_shift_amt_T_310[3], _shift_amt_T_310};
  assign io_debug_shift_amt_104 = {_shift_amt_T_313[3], _shift_amt_T_313};
  assign io_debug_shift_amt_105 = {_shift_amt_T_316[3], _shift_amt_T_316};
  assign io_debug_shift_amt_106 = {_shift_amt_T_319[3], _shift_amt_T_319};
  assign io_debug_shift_amt_107 = {_shift_amt_T_322[3], _shift_amt_T_322};
  assign io_debug_shift_amt_108 = {_shift_amt_T_325[3], _shift_amt_T_325};
  assign io_debug_shift_amt_109 = {_shift_amt_T_328[3], _shift_amt_T_328};
  assign io_debug_shift_amt_110 = {_shift_amt_T_331[3], _shift_amt_T_331};
  assign io_debug_shift_amt_111 = {_shift_amt_T_334[3], _shift_amt_T_334};
  assign io_debug_shift_amt_112 = {_shift_amt_T_337[3], _shift_amt_T_337};
  assign io_debug_shift_amt_113 = {_shift_amt_T_340[3], _shift_amt_T_340};
  assign io_debug_shift_amt_114 = {_shift_amt_T_343[3], _shift_amt_T_343};
  assign io_debug_shift_amt_115 = {_shift_amt_T_346[3], _shift_amt_T_346};
  assign io_debug_shift_amt_116 = {_shift_amt_T_349[3], _shift_amt_T_349};
  assign io_debug_shift_amt_117 = {_shift_amt_T_352[3], _shift_amt_T_352};
  assign io_debug_shift_amt_118 = {_shift_amt_T_355[3], _shift_amt_T_355};
  assign io_debug_shift_amt_119 = {_shift_amt_T_358[3], _shift_amt_T_358};
  assign io_debug_shift_amt_120 = {_shift_amt_T_361[3], _shift_amt_T_361};
  assign io_debug_shift_amt_121 = {_shift_amt_T_364[3], _shift_amt_T_364};
  assign io_debug_shift_amt_122 = {_shift_amt_T_367[3], _shift_amt_T_367};
  assign io_debug_shift_amt_123 = {_shift_amt_T_370[3], _shift_amt_T_370};
  assign io_debug_shift_amt_124 = {_shift_amt_T_373[3], _shift_amt_T_373};
  assign io_debug_shift_amt_125 = {_shift_amt_T_376[3], _shift_amt_T_376};
  assign io_debug_shift_amt_126 = {_shift_amt_T_379[3], _shift_amt_T_379};
  assign io_debug_shift_amt_127 = {_shift_amt_T_382[3], _shift_amt_T_382};
  assign io_debug_PE_0 = PE;
  assign io_debug_PE_1 = PE_1;
  assign io_debug_PE_2 = PE_2;
  assign io_debug_PE_3 = PE_3;
  assign io_debug_PE_4 = PE_4;
  assign io_debug_PE_5 = PE_5;
  assign io_debug_PE_6 = PE_6;
  assign io_debug_PE_7 = PE_7;
  assign io_debug_PE_8 = PE_8;
  assign io_debug_PE_9 = PE_9;
  assign io_debug_PE_10 = PE_10;
  assign io_debug_PE_11 = PE_11;
  assign io_debug_PE_12 = PE_12;
  assign io_debug_PE_13 = PE_13;
  assign io_debug_PE_14 = PE_14;
  assign io_debug_PE_15 = PE_15;
  assign io_debug_PE_16 = PE_16;
  assign io_debug_PE_17 = PE_17;
  assign io_debug_PE_18 = PE_18;
  assign io_debug_PE_19 = PE_19;
  assign io_debug_PE_20 = PE_20;
  assign io_debug_PE_21 = PE_21;
  assign io_debug_PE_22 = PE_22;
  assign io_debug_PE_23 = PE_23;
  assign io_debug_PE_24 = PE_24;
  assign io_debug_PE_25 = PE_25;
  assign io_debug_PE_26 = PE_26;
  assign io_debug_PE_27 = PE_27;
  assign io_debug_PE_28 = PE_28;
  assign io_debug_PE_29 = PE_29;
  assign io_debug_PE_30 = PE_30;
  assign io_debug_PE_31 = PE_31;
  assign io_debug_PE_32 = PE_32;
  assign io_debug_PE_33 = PE_33;
  assign io_debug_PE_34 = PE_34;
  assign io_debug_PE_35 = PE_35;
  assign io_debug_PE_36 = PE_36;
  assign io_debug_PE_37 = PE_37;
  assign io_debug_PE_38 = PE_38;
  assign io_debug_PE_39 = PE_39;
  assign io_debug_PE_40 = PE_40;
  assign io_debug_PE_41 = PE_41;
  assign io_debug_PE_42 = PE_42;
  assign io_debug_PE_43 = PE_43;
  assign io_debug_PE_44 = PE_44;
  assign io_debug_PE_45 = PE_45;
  assign io_debug_PE_46 = PE_46;
  assign io_debug_PE_47 = PE_47;
  assign io_debug_PE_48 = PE_48;
  assign io_debug_PE_49 = PE_49;
  assign io_debug_PE_50 = PE_50;
  assign io_debug_PE_51 = PE_51;
  assign io_debug_PE_52 = PE_52;
  assign io_debug_PE_53 = PE_53;
  assign io_debug_PE_54 = PE_54;
  assign io_debug_PE_55 = PE_55;
  assign io_debug_PE_56 = PE_56;
  assign io_debug_PE_57 = PE_57;
  assign io_debug_PE_58 = PE_58;
  assign io_debug_PE_59 = PE_59;
  assign io_debug_PE_60 = PE_60;
  assign io_debug_PE_61 = PE_61;
  assign io_debug_PE_62 = PE_62;
  assign io_debug_PE_63 = PE_63;
  assign io_debug_PE_64 = PE_64;
  assign io_debug_PE_65 = PE_65;
  assign io_debug_PE_66 = PE_66;
  assign io_debug_PE_67 = PE_67;
  assign io_debug_PE_68 = PE_68;
  assign io_debug_PE_69 = PE_69;
  assign io_debug_PE_70 = PE_70;
  assign io_debug_PE_71 = PE_71;
  assign io_debug_PE_72 = PE_72;
  assign io_debug_PE_73 = PE_73;
  assign io_debug_PE_74 = PE_74;
  assign io_debug_PE_75 = PE_75;
  assign io_debug_PE_76 = PE_76;
  assign io_debug_PE_77 = PE_77;
  assign io_debug_PE_78 = PE_78;
  assign io_debug_PE_79 = PE_79;
  assign io_debug_PE_80 = PE_80;
  assign io_debug_PE_81 = PE_81;
  assign io_debug_PE_82 = PE_82;
  assign io_debug_PE_83 = PE_83;
  assign io_debug_PE_84 = PE_84;
  assign io_debug_PE_85 = PE_85;
  assign io_debug_PE_86 = PE_86;
  assign io_debug_PE_87 = PE_87;
  assign io_debug_PE_88 = PE_88;
  assign io_debug_PE_89 = PE_89;
  assign io_debug_PE_90 = PE_90;
  assign io_debug_PE_91 = PE_91;
  assign io_debug_PE_92 = PE_92;
  assign io_debug_PE_93 = PE_93;
  assign io_debug_PE_94 = PE_94;
  assign io_debug_PE_95 = PE_95;
  assign io_debug_PE_96 = PE_96;
  assign io_debug_PE_97 = PE_97;
  assign io_debug_PE_98 = PE_98;
  assign io_debug_PE_99 = PE_99;
  assign io_debug_PE_100 = PE_100;
  assign io_debug_PE_101 = PE_101;
  assign io_debug_PE_102 = PE_102;
  assign io_debug_PE_103 = PE_103;
  assign io_debug_PE_104 = PE_104;
  assign io_debug_PE_105 = PE_105;
  assign io_debug_PE_106 = PE_106;
  assign io_debug_PE_107 = PE_107;
  assign io_debug_PE_108 = PE_108;
  assign io_debug_PE_109 = PE_109;
  assign io_debug_PE_110 = PE_110;
  assign io_debug_PE_111 = PE_111;
  assign io_debug_PE_112 = PE_112;
  assign io_debug_PE_113 = PE_113;
  assign io_debug_PE_114 = PE_114;
  assign io_debug_PE_115 = PE_115;
  assign io_debug_PE_116 = PE_116;
  assign io_debug_PE_117 = PE_117;
  assign io_debug_PE_118 = PE_118;
  assign io_debug_PE_119 = PE_119;
  assign io_debug_PE_120 = PE_120;
  assign io_debug_PE_121 = PE_121;
  assign io_debug_PE_122 = PE_122;
  assign io_debug_PE_123 = PE_123;
  assign io_debug_PE_124 = PE_124;
  assign io_debug_PE_125 = PE_125;
  assign io_debug_PE_126 = PE_126;
  assign io_debug_PE_127 = PE_127;
  assign io_debug_abs_in_0 = _abs_val_full_T_4;
  assign io_debug_abs_in_1 = _abs_val_full_T_9;
  assign io_debug_abs_in_2 = _abs_val_full_T_14;
  assign io_debug_abs_in_3 = _abs_val_full_T_19;
  assign io_debug_abs_in_4 = _abs_val_full_T_24;
  assign io_debug_abs_in_5 = _abs_val_full_T_29;
  assign io_debug_abs_in_6 = _abs_val_full_T_34;
  assign io_debug_abs_in_7 = _abs_val_full_T_39;
  assign io_debug_abs_in_8 = _abs_val_full_T_44;
  assign io_debug_abs_in_9 = _abs_val_full_T_49;
  assign io_debug_abs_in_10 = _abs_val_full_T_54;
  assign io_debug_abs_in_11 = _abs_val_full_T_59;
  assign io_debug_abs_in_12 = _abs_val_full_T_64;
  assign io_debug_abs_in_13 = _abs_val_full_T_69;
  assign io_debug_abs_in_14 = _abs_val_full_T_74;
  assign io_debug_abs_in_15 = _abs_val_full_T_79;
  assign io_debug_abs_in_16 = _abs_val_full_T_84;
  assign io_debug_abs_in_17 = _abs_val_full_T_89;
  assign io_debug_abs_in_18 = _abs_val_full_T_94;
  assign io_debug_abs_in_19 = _abs_val_full_T_99;
  assign io_debug_abs_in_20 = _abs_val_full_T_104;
  assign io_debug_abs_in_21 = _abs_val_full_T_109;
  assign io_debug_abs_in_22 = _abs_val_full_T_114;
  assign io_debug_abs_in_23 = _abs_val_full_T_119;
  assign io_debug_abs_in_24 = _abs_val_full_T_124;
  assign io_debug_abs_in_25 = _abs_val_full_T_129;
  assign io_debug_abs_in_26 = _abs_val_full_T_134;
  assign io_debug_abs_in_27 = _abs_val_full_T_139;
  assign io_debug_abs_in_28 = _abs_val_full_T_144;
  assign io_debug_abs_in_29 = _abs_val_full_T_149;
  assign io_debug_abs_in_30 = _abs_val_full_T_154;
  assign io_debug_abs_in_31 = _abs_val_full_T_159;
  assign io_debug_abs_in_32 = _abs_val_full_T_164;
  assign io_debug_abs_in_33 = _abs_val_full_T_169;
  assign io_debug_abs_in_34 = _abs_val_full_T_174;
  assign io_debug_abs_in_35 = _abs_val_full_T_179;
  assign io_debug_abs_in_36 = _abs_val_full_T_184;
  assign io_debug_abs_in_37 = _abs_val_full_T_189;
  assign io_debug_abs_in_38 = _abs_val_full_T_194;
  assign io_debug_abs_in_39 = _abs_val_full_T_199;
  assign io_debug_abs_in_40 = _abs_val_full_T_204;
  assign io_debug_abs_in_41 = _abs_val_full_T_209;
  assign io_debug_abs_in_42 = _abs_val_full_T_214;
  assign io_debug_abs_in_43 = _abs_val_full_T_219;
  assign io_debug_abs_in_44 = _abs_val_full_T_224;
  assign io_debug_abs_in_45 = _abs_val_full_T_229;
  assign io_debug_abs_in_46 = _abs_val_full_T_234;
  assign io_debug_abs_in_47 = _abs_val_full_T_239;
  assign io_debug_abs_in_48 = _abs_val_full_T_244;
  assign io_debug_abs_in_49 = _abs_val_full_T_249;
  assign io_debug_abs_in_50 = _abs_val_full_T_254;
  assign io_debug_abs_in_51 = _abs_val_full_T_259;
  assign io_debug_abs_in_52 = _abs_val_full_T_264;
  assign io_debug_abs_in_53 = _abs_val_full_T_269;
  assign io_debug_abs_in_54 = _abs_val_full_T_274;
  assign io_debug_abs_in_55 = _abs_val_full_T_279;
  assign io_debug_abs_in_56 = _abs_val_full_T_284;
  assign io_debug_abs_in_57 = _abs_val_full_T_289;
  assign io_debug_abs_in_58 = _abs_val_full_T_294;
  assign io_debug_abs_in_59 = _abs_val_full_T_299;
  assign io_debug_abs_in_60 = _abs_val_full_T_304;
  assign io_debug_abs_in_61 = _abs_val_full_T_309;
  assign io_debug_abs_in_62 = _abs_val_full_T_314;
  assign io_debug_abs_in_63 = _abs_val_full_T_319;
  assign io_debug_abs_in_64 = _abs_val_full_T_324;
  assign io_debug_abs_in_65 = _abs_val_full_T_329;
  assign io_debug_abs_in_66 = _abs_val_full_T_334;
  assign io_debug_abs_in_67 = _abs_val_full_T_339;
  assign io_debug_abs_in_68 = _abs_val_full_T_344;
  assign io_debug_abs_in_69 = _abs_val_full_T_349;
  assign io_debug_abs_in_70 = _abs_val_full_T_354;
  assign io_debug_abs_in_71 = _abs_val_full_T_359;
  assign io_debug_abs_in_72 = _abs_val_full_T_364;
  assign io_debug_abs_in_73 = _abs_val_full_T_369;
  assign io_debug_abs_in_74 = _abs_val_full_T_374;
  assign io_debug_abs_in_75 = _abs_val_full_T_379;
  assign io_debug_abs_in_76 = _abs_val_full_T_384;
  assign io_debug_abs_in_77 = _abs_val_full_T_389;
  assign io_debug_abs_in_78 = _abs_val_full_T_394;
  assign io_debug_abs_in_79 = _abs_val_full_T_399;
  assign io_debug_abs_in_80 = _abs_val_full_T_404;
  assign io_debug_abs_in_81 = _abs_val_full_T_409;
  assign io_debug_abs_in_82 = _abs_val_full_T_414;
  assign io_debug_abs_in_83 = _abs_val_full_T_419;
  assign io_debug_abs_in_84 = _abs_val_full_T_424;
  assign io_debug_abs_in_85 = _abs_val_full_T_429;
  assign io_debug_abs_in_86 = _abs_val_full_T_434;
  assign io_debug_abs_in_87 = _abs_val_full_T_439;
  assign io_debug_abs_in_88 = _abs_val_full_T_444;
  assign io_debug_abs_in_89 = _abs_val_full_T_449;
  assign io_debug_abs_in_90 = _abs_val_full_T_454;
  assign io_debug_abs_in_91 = _abs_val_full_T_459;
  assign io_debug_abs_in_92 = _abs_val_full_T_464;
  assign io_debug_abs_in_93 = _abs_val_full_T_469;
  assign io_debug_abs_in_94 = _abs_val_full_T_474;
  assign io_debug_abs_in_95 = _abs_val_full_T_479;
  assign io_debug_abs_in_96 = _abs_val_full_T_484;
  assign io_debug_abs_in_97 = _abs_val_full_T_489;
  assign io_debug_abs_in_98 = _abs_val_full_T_494;
  assign io_debug_abs_in_99 = _abs_val_full_T_499;
  assign io_debug_abs_in_100 = _abs_val_full_T_504;
  assign io_debug_abs_in_101 = _abs_val_full_T_509;
  assign io_debug_abs_in_102 = _abs_val_full_T_514;
  assign io_debug_abs_in_103 = _abs_val_full_T_519;
  assign io_debug_abs_in_104 = _abs_val_full_T_524;
  assign io_debug_abs_in_105 = _abs_val_full_T_529;
  assign io_debug_abs_in_106 = _abs_val_full_T_534;
  assign io_debug_abs_in_107 = _abs_val_full_T_539;
  assign io_debug_abs_in_108 = _abs_val_full_T_544;
  assign io_debug_abs_in_109 = _abs_val_full_T_549;
  assign io_debug_abs_in_110 = _abs_val_full_T_554;
  assign io_debug_abs_in_111 = _abs_val_full_T_559;
  assign io_debug_abs_in_112 = _abs_val_full_T_564;
  assign io_debug_abs_in_113 = _abs_val_full_T_569;
  assign io_debug_abs_in_114 = _abs_val_full_T_574;
  assign io_debug_abs_in_115 = _abs_val_full_T_579;
  assign io_debug_abs_in_116 = _abs_val_full_T_584;
  assign io_debug_abs_in_117 = _abs_val_full_T_589;
  assign io_debug_abs_in_118 = _abs_val_full_T_594;
  assign io_debug_abs_in_119 = _abs_val_full_T_599;
  assign io_debug_abs_in_120 = _abs_val_full_T_604;
  assign io_debug_abs_in_121 = _abs_val_full_T_609;
  assign io_debug_abs_in_122 = _abs_val_full_T_614;
  assign io_debug_abs_in_123 = _abs_val_full_T_619;
  assign io_debug_abs_in_124 = _abs_val_full_T_624;
  assign io_debug_abs_in_125 = _abs_val_full_T_629;
  assign io_debug_abs_in_126 = _abs_val_full_T_634;
  assign io_debug_abs_in_127 = _abs_val_full_T_639;
endmodule

