// Seed: 2383450478
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  assign module_1.id_6 = 0;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd90,
    parameter id_2 = 32'd36,
    parameter id_5 = 32'd60,
    parameter id_6 = 32'd18
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  input wire _id_1;
  logic [7:0][id_2 : -1 'b0] id_3;
  assign id_2 = id_1;
  wire id_4[1 : ( $realtime )], _id_5;
  wire _id_6;
  logic [1 : id_2] id_7[!  id_6 : id_5  -  id_5];
  ;
  assign id_3[-1] = -1;
  logic [id_5 : id_1] id_8;
  assign id_7[1 :-1] = id_8 || {id_2, id_3 - 1'b0};
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_8,
      id_8,
      id_4,
      id_4,
      id_8,
      id_8
  );
endmodule
