
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ipc1_public/server_002.champsimtrace.xz
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 0 Entangling TLB prefetcher
cpu0_L1D next line prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2504079 heartbeat IPC: 3.99348 cumulative IPC: 3.99348 (Simulation time: 0 hr 0 min 23 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5033731 heartbeat IPC: 3.95311 cumulative IPC: 3.9732 (Simulation time: 0 hr 0 min 47 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6283731 (Simulation time: 0 hr 0 min 59 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 10269292 heartbeat IPC: 1.91001 cumulative IPC: 1.25453 (Simulation time: 0 hr 1 min 24 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 17622526 heartbeat IPC: 1.35995 cumulative IPC: 1.32289 (Simulation time: 0 hr 2 min 18 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 24974226 heartbeat IPC: 1.36023 cumulative IPC: 1.33758 (Simulation time: 0 hr 3 min 13 sec) 
Finished CPU 0 instructions: 25000002 cycles: 18690499 cumulative IPC: 1.33758 (Simulation time: 0 hr 3 min 13 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.33758 instructions: 25000002 cycles: 18690499
cpu0_DTLB TOTAL     ACCESS:    5228413  HIT:    5103357  MISS:     125056
cpu0_DTLB LOAD      ACCESS:    2643217  HIT:    2529986  MISS:     113231
cpu0_DTLB RFO       ACCESS:    2585196  HIT:    2573371  MISS:      11825
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.26298 cycles
cpu0_ITLB TOTAL     ACCESS:    1659024  HIT:    1558022  MISS:     101002
cpu0_ITLB LOAD      ACCESS:    1659024  HIT:    1558022  MISS:     101002
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.01408 cycles
cpu0_L1I TOTAL     ACCESS:    3119626  HIT:    2725766  MISS:     393860
cpu0_L1I LOAD      ACCESS:    3119626  HIT:    2725766  MISS:     393860
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 11.4097 cycles
cpu0_STLB TOTAL     ACCESS:     226058  HIT:     225812  MISS:        246
cpu0_STLB LOAD      ACCESS:     214233  HIT:     213989  MISS:        244
cpu0_STLB RFO       ACCESS:      11825  HIT:      11823  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:      62565  ISSUED:        128  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 119.634 cycles
cpu0_L1D TOTAL     ACCESS:   10639726  HIT:   10602064  MISS:      37662
cpu0_L1D LOAD      ACCESS:    3218482  HIT:    3205115  MISS:      13367
cpu0_L1D RFO       ACCESS:    4223761  HIT:    4219127  MISS:       4634
cpu0_L1D PREFETCH  ACCESS:    3197250  HIT:    3177608  MISS:      19642
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        233  HIT:        214  MISS:         19
cpu0_L1D PREFETCH  REQUESTED:    3219072  ISSUED:    3202282  USEFUL:      12052  USELESS:       7783
cpu0_L1D AVERAGE MISS LATENCY: 50.1656 cycles
cpu0_L2C TOTAL     ACCESS:     439270  HIT:     435082  MISS:       4188
cpu0_L2C LOAD      ACCESS:     407050  HIT:     404799  MISS:       2251
cpu0_L2C RFO       ACCESS:       4632  HIT:       4464  MISS:        168
cpu0_L2C PREFETCH  ACCESS:      19821  HIT:      18057  MISS:       1764
cpu0_L2C WRITEBACK ACCESS:       7748  HIT:       7748  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         19  HIT:         14  MISS:          5
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 403.84 cycles
LLC TOTAL     ACCESS:       5886  HIT:       2120  MISS:       3766
LLC LOAD      ACCESS:       2251  HIT:        262  MISS:       1989
LLC RFO       ACCESS:        168  HIT:         25  MISS:        143
LLC PREFETCH  ACCESS:       1764  HIT:        142  MISS:       1622
LLC WRITEBACK ACCESS:       1698  HIT:       1688  MISS:         10
LLC TRANSLATION ACCESS:          5  HIT:          3  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 425.739 cycles
CPU 0 TLB Entangling prefetcher final stats
ACCESS:0 HIT:0 MISS:0
IP accesses: 95f4 95f4000 12283 / 214233
IP misses: 813 813000 3 / 244
IP hits: 0 0 0 / 0
IP late: de93 de93000 2 / 34
IP wrong: 0 0 0 / 0
miss rate: 0.00113895
coverage: 0
coverage_late: 0.139344
accuracy: 0
accuracy_late: 1
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 29
max bb size: 2
formats: 55 8 19 33 55 72 0 
hist_lookups: 208 205 91 39 21 11 13 13 8 4 1 0 0 0 0 0 0 0 
hist_lookups_evict: 0 %
hist_lookups_shortlat: 0 %
bb_found_hist: 0 5778 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_found_summary: 5778 5778 1
entangled_found_hist: 0 38979 8760 54 23 10 0 0 
entangled_found_summary: 56803 47826 1.1877
bb_ent_found_hist: 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_ent_found_summary: 1 1 1

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        230  ROW_BUFFER_MISS:       3526
 DBUS AVG_CONGESTED_CYCLE:     3.9427
 WQ ROW_BUFFER_HIT:         39  ROW_BUFFER_MISS:       2372  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4984% MPKI: 4.21604 Average ROB Occupancy at Mispredict: 234.549
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.001
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.0288
BRANCH_DIRECT_CALL: 0.00296
BRANCH_INDIRECT_CALL: 0.00768
BRANCH_RETURN: 0.1756

