$date
	Mon Nov 21 16:05:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module upCounter_tb $end
$var wire 4 ! Q [0:3] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module upCounterq $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 $ Q [3:0] $end
$scope module ff1 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 # reset $end
$var reg 1 & q $end
$upscope $end
$scope module ff2 $end
$var wire 1 ' clk $end
$var wire 1 ( d $end
$var wire 1 # reset $end
$var reg 1 ) q $end
$upscope $end
$scope module ff3 $end
$var wire 1 * clk $end
$var wire 1 + d $end
$var wire 1 # reset $end
$var reg 1 , q $end
$upscope $end
$scope module ff4 $end
$var wire 1 - clk $end
$var wire 1 . d $end
$var wire 1 # reset $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
1.
1-
0,
1+
1*
0)
1(
1'
0&
1%
b0 $
1#
0"
b0 !
$end
#10
1"
#20
0"
0#
#30
0'
0%
b1 !
b1 $
1&
1"
#40
0"
#50
0*
0(
1)
1'
1%
b10 !
b10 $
0&
1"
#60
0"
#70
0'
0%
b11 !
b11 $
1&
1"
#80
0"
#90
0-
0+
1,
1*
1(
0)
1'
1%
b100 !
b100 $
0&
1"
#100
0"
