<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_n_out_primitive.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_n_out_primitive.v</a>
defines: 
time_elapsed: 0.079s
ram usage: 9868 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_n_out_primitive.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_n_out_primitive.v</a>
module n_out_primitive;
	wire out;
	wire out_0;
	wire out_1;
	wire out_2;
	wire out_3;
	wire out_a;
	wire out_b;
	wire out_c;
	wire in;
	buf u_buf0 (out, in);
	buf u_buf1 (out_0, out_1, out_2, out_3, in);
	not u_not0 (out_a, out_b, out_c, in);
endmodule

</pre>
</body>