C:/scuba2_repository/cards/all_cards/slot_id/source/tb/slot_id_test_wrapper.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/slot_id/source/tb/slot_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Compiling entity slot_id_test_wrapper
-- Compiling architecture rtl of slot_id_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/all_cards/slot_id/source/tb/slot_id_test_wrapper.vhd(145): No default binding for component: "slot_id". (No entity named "slot_id" was found)
-- Loading entity hex2ascii

} {10.0 11.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd {0 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd(49): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd(49): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd(51): VHDL Compiler exiting

} {7.0 11.0} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package wishbone_pack
-- Compiling package slot_id_pack

} {} {}} C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling package card_id_pack

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/async_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/rtl/async_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package async_pack

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/async_rx.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/async/source/rtl/async_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity async_rx
-- Compiling architecture behaviour of async_rx
WARNING: C:/scuba2_repository/cards/all_cards/async/source/rtl/async_rx.vhd(132): Synthesis Warning: Signal "stb_i" appears in process "ack_sync"'s senstivity list, but it is not used in the clock expression or reset expression.
WARNING: C:/scuba2_repository/cards/all_cards/async/source/rtl/async_rx.vhd(132): Synthesis Warning: Signal "cyc_i" appears in process "ack_sync"'s senstivity list, but it is not used in the clock expression or reset expression.

} {7.0 9.0} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/async_mux.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/async/source/rtl/async_mux.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package async_pack
-- Compiling entity async_mux
-- Compiling architecture behaviour of async_mux
WARNING: C:/scuba2_repository/cards/all_cards/async/source/rtl/async_mux.vhd(50): Synthesis Warning: Signal "sel_i" appears in process "line__50"'s senstivity list, but it is not used in the clock expression or reset expression.
WARNING: C:/scuba2_repository/cards/all_cards/async/source/rtl/async_mux.vhd(50): Synthesis Warning: Signal "in_i" appears in process "line__50"'s senstivity list, but it is not used in the clock expression or reset expression.

} {9.0 11.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/us_timer.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/us_timer.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Compiling entity us_timer
-- Compiling architecture behav of us_timer
WARNING: C:/scuba2_repository/cards/library/components/source/rtl/us_timer.vhd(95): Synthesis Warning: Signal slow_clk is read by the process 
but is NOT in the sensitivity list

} {10.0 11.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/crc.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/crc.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity crc
-- Compiling architecture behav of crc

} {} {}} C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd(49): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd(49): Unknown field: component_pack.
-- Loading package wishbone_pack
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd(55): VHDL Compiler exiting

} {5.0 8.0 9.0 10.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_array_id.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_array_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Compiling entity s_array_id
-- Compiling architecture rtl of s_array_id
WARNING[1]: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_array_id.vhd(137): No default binding for component: "array_id". (No entity named "array_id" was found)
-- Loading entity hex2ascii

} {10.0 11.0} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd {1 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package frame_timing_pack
-- Loading package general_pack
-- Compiling entity tb_frame_timing
-- Compiling architecture beh of tb_frame_timing
WARNING[1]: C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd(54): No default binding for component: "frame_timing". (No entity named "frame_timing" was found)
-- Compiling configuration tb_frame_timing_conf
-- Loading entity tb_frame_timing
-- Loading architecture beh of tb_frame_timing

} {11.0 12.0} {}} C:/scuba2_repository/cards/all_cards/io_led/source/rtl/io_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/io_led/source/rtl/io_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package io_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_read_data_1_wire.vhd {0 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_read_data_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_read_data_1_wire.vhd(5): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_read_data_1_wire.vhd(5): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_read_data_1_wire.vhd(7): VHDL Compiler exiting

} {5.0 9.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Loading package array_id_pack
-- Compiling package s_pack

} {} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package slot_id_pack
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id.vhd(28): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id.vhd(28): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id.vhd(30): VHDL Compiler exiting

} {8.0 12.0} {}} C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(46): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(46): Unknown field: component_pack.
-- Loading package wishbone_pack
-- Loading package card_id_pack
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(55): VHDL Compiler exiting

} {6.0 9.0 11.0 12.0} {}} C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Compiling entity array_id_test_wrapper
-- Compiling architecture rtl of array_id_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id_test_wrapper.vhd(140): No default binding for component: "array_id". (No entity named "array_id" was found)
-- Loading entity hex2ascii
WARNING: C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id_test_wrapper.vhd(274): Synthesis Warning: Signal array_id_ascii is read by the process 
but is NOT in the sensitivity list

} {10.0 11.0 12.0 13.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/slave_ctrl.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/slave_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling entity slave_ctrl
-- Compiling architecture rtl of slave_ctrl

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/async_tb.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/async/source/tb/async_tb.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package async_pack
-- Compiling entity async_tb
-- Compiling architecture behaviour of async_tb
-- Loading entity async_rx
-- Loading entity async_tx
WARNING: C:/scuba2_repository/cards/all_cards/async/source/tb/async_tb.vhd(102): Synthesis Warning: Reset signal "reset" is not in process "transmit"'s senstivity list.
WARNING: C:/scuba2_repository/cards/all_cards/async/source/tb/async_tb.vhd(128): Synthesis Warning: Signal tx_data is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/all_cards/async/source/tb/async_tb.vhd(128): Synthesis Warning: Signal tx_data is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/all_cards/async/source/tb/async_tb.vhd(129): Synthesis Warning: Signal tx_data is read by the process 
but is NOT in the sensitivity list

} {11.0 13.0 14.0 15.0 16.0 17.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/tb/tb_sram_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/cc_test/source/tb/tb_sram_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_sram_test_wrapper
-- Compiling architecture beh of tb_sram_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/tb_sram_test_wrapper.vhd(122): No default binding for component: "sram_test_wrapper". (No entity named "sram_test_wrapper" was found)
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity sram_pass

} {7.0 8.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity counter
-- Compiling architecture behav of counter

} {} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/tb/s_watchdog_tb.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/cc_test/source/tb/s_watchdog_tb.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Loading package array_id_pack
-- Loading package s_pack
-- Compiling entity s_led_tb
-- Compiling architecture behaviour of s_led_tb
-- Loading package io_pack
-- Loading entity s_led

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_init_1_wire.vhd {0 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_init_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_init_1_wire.vhd(43): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_init_1_wire.vhd(43): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_init_1_wire.vhd(45): VHDL Compiler exiting

} {5.0 9.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity tri_state_buf
-- Compiling architecture rtl of tri_state_buf

} {} {}} C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling package dip_switch_pack

} {} {}} C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd(54): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd(54): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd(57): VHDL Compiler exiting

} {7.0 11.0} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/general_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/sys_param/source/rtl/general_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package general_pack

} {} {}} C:/scuba2_repository/cards/all_cards/watchdog/source/tb/tb_watchdog.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/watchdog/source/tb/tb_watchdog.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package watchdog_pack
-- Loading package general_pack
-- Compiling entity tb_watchdog
-- Compiling architecture beh of tb_watchdog
WARNING[1]: C:/scuba2_repository/cards/all_cards/watchdog/source/tb/tb_watchdog.vhd(80): No default binding for component: "watchdog". (No entity named "watchdog" was found)

} {12.0 13.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/tb/s_led_tb.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/cc_test/source/tb/s_led_tb.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Loading package array_id_pack
-- Loading package s_pack
-- Compiling entity s_led_tb
-- Compiling architecture behaviour of s_led_tb
-- Loading package io_pack
-- Loading entity s_led

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity reg
-- Compiling architecture behav of reg

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd {0 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd(46): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd(46): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd(48): VHDL Compiler exiting

} {6.0 10.0} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Compiling entity tb_slot_id
-- Compiling architecture beh of tb_slot_id
WARNING[1]: C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id.vhd(85): No default binding for component: "slot_id". (No entity named "slot_id" was found)

} {11.0 12.0} {}} C:/scuba2_repository/cards/library/components/source/tb/async_tb.vhd {0 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/async_tb.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
** Error: (vcom-11) Could not find ../../objects/modelsim/components.async_pack.
** Error: C:/scuba2_repository/cards/library/components/source/tb/async_tb.vhd(31): cannot find expanded name: work.async_pack
** Error: C:/scuba2_repository/cards/library/components/source/tb/async_tb.vhd(31): Unknown field: async_pack.
** Error: C:/scuba2_repository/cards/library/components/source/tb/async_tb.vhd(33): VHDL Compiler exiting

} {6.0 10.0} {}} C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package array_id_pack
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id.vhd(48): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id.vhd(48): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id.vhd(50): VHDL Compiler exiting

} {8.0 12.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/ns_timer.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/ns_timer.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Compiling entity ns_timer
-- Compiling architecture rtl of ns_timer

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_counter.vhd {1 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_counter.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_counter
-- Compiling architecture beh of tb_counter
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_us_timer.vhd {1 {vcom -work components -87 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_us_timer.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_us_timer
-- Compiling architecture beh of tb_us_timer
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity us_timer

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/async_tx.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/async/source/rtl/async_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity async_tx
-- Compiling architecture behaviour of async_tx

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/frame_timing.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/components/source/rtl/frame_timing.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package frame_timing_pack
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/frame_timing.vhd(55): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/library/components/source/rtl/frame_timing.vhd(55): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/frame_timing.vhd(57): VHDL Compiler exiting

} {7.0 11.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/cc_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/cc_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package async_pack
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Loading package array_id_pack
-- Loading package s_pack
-- Compiling entity cc_test
-- Compiling architecture behaviour of cc_test
-- Loading entity async_rx
-- Loading entity async_tx
-- Loading entity async_clk
-- Loading entity async_mux
-- Loading entity s_reset
-- Loading entity s_idle
-- Loading package io_pack
-- Loading entity s_led
-- Loading package watchdog_pack
-- Loading entity s_watchdog
WARNING[1]: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/cc_test.vhd(335): No default binding for component: "s_lvds_tx". (No entity named "s_lvds_tx" was found)
WARNING[1]: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/cc_test.vhd(388): No default binding for component: "sram_test_wrapper". (No entity named "sram_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/cc_test.vhd(427): No default binding for component: "slot_id_test_wrapper". (No entity named "slot_id_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/cc_test.vhd(443): No default binding for component: "card_id_test_wrapper". (No entity named "card_id_test_wrapper" was found)
-- Loading entity s_array_id
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/cc_test.vhd(498): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/cc_test.vhd(508): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/cc_test.vhd(512): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/cc_test.vhd(522): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/cc_test.vhd(530): Case choice must be a locally static expression.

} {23.0 27.0 28.0 33.0} {}} C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd(51): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd(51): Unknown field: component_pack.
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package eeprom_ctrl_pack
** Error: C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd(60): VHDL Compiler exiting

} {6.0 9.0 12.0 13.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_lvds_tx.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_lvds_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package async_pack
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_lvds_tx.vhd(34): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_lvds_tx.vhd(34): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_lvds_tx.vhd(36): VHDL Compiler exiting

} {7.0 11.0} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_write_data_1_wire.vhd {0 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_write_data_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_write_data_1_wire.vhd(5): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_write_data_1_wire.vhd(5): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_write_data_1_wire.vhd(7): VHDL Compiler exiting

} {5.0 9.0} {}} C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling package array_id_pack

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd(54): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd(54): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd(57): VHDL Compiler exiting

} {8.0 12.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/tb/s_idle_tb.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/cc_test/source/tb/s_idle_tb.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package async_pack
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Loading package array_id_pack
-- Loading package s_pack
-- Compiling entity s_idle_tb
-- Compiling architecture behaviour of s_idle_tb
-- Loading entity async_tx
-- Loading entity async_rx
-- Loading entity async_clk
-- Loading entity s_idle

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd {0 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd(46): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd(46): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd(48): VHDL Compiler exiting

} {6.0 10.0} {}} C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package dip_switch_pack
-- Compiling entity dip_switch
-- Compiling architecture behav of dip_switch

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf_vec.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf_vec.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity tri_state_buf_vec
-- Compiling architecture rtl of tri_state_buf_vec

} {} {}} C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package leds_pack
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd(49): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd(49): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd(52): VHDL Compiler exiting

} {8.0 12.0} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_sram
-- Compiling architecture beh of tb_sram
WARNING[1]: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram.vhd(83): No default binding for component: "sram". (No entity named "sram" was found)

} {7.0 8.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/tb/s_array_id_tb.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/cc_test/source/tb/s_array_id_tb.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/s_array_id_tb.vhd(47): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/s_array_id_tb.vhd(47): Unknown field: component_pack.
-- Loading package wishbone_pack
-- Loading package std_logic_arith
-- Loading package array_id_pack
** Error: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/s_array_id_tb.vhd(55): VHDL Compiler exiting

} {5.0 8.0 11.0 12.0} {}} C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/tb/tb_eeprom_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/tb/tb_eeprom_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package eeprom_ctrl_pack
-- Compiling entity tb_eeprom_ctrl
-- Compiling architecture beh of tb_eeprom_ctrl
WARNING[1]: C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/tb/tb_eeprom_ctrl.vhd(135): No default binding for component: "eeprom_ctrl". (No entity named "eeprom_ctrl" was found)

} {10.0 11.0} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/command_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/sys_param/source/rtl/command_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package command_pack

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/addr_card_io_connectivity_chk.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/addr_card_io_connectivity_chk.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity addr_card_io_connectivity_chk
-- Compiling architecture rtl of addr_card_io_connectivity_chk

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package general_pack
-- Compiling entity tb_sram_ctrl
-- Compiling architecture beh of tb_sram_ctrl
WARNING[1]: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd(156): No default binding for component: "sram_ctrl". (No entity named "sram_ctrl" was found)
WARNING[1]: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd(167): No default binding for component: "sram". (No entity named "sram" was found)

} {11.0 13.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_watchdog.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_watchdog.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package watchdog_pack
-- Compiling entity s_watchdog
-- Compiling architecture behaviour of s_watchdog
WARNING[1]: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_watchdog.vhd(102): No default binding for component: "watchdog". (No entity named "watchdog" was found)

} {10.0 11.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Compiling package component_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/init_1_wire.vhd {0 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/init_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/init_1_wire.vhd(45): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/library/components/source/rtl/init_1_wire.vhd(45): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/init_1_wire.vhd(47): VHDL Compiler exiting

} {7.0 11.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/tb/tb_card_id_test_wrapper.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/cc_test/source/tb/tb_card_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/tb_card_id_test_wrapper.vhd(47): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/tb_card_id_test_wrapper.vhd(47): Unknown field: component_pack.
-- Loading package wishbone_pack
** Error: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/tb_card_id_test_wrapper.vhd(53): VHDL Compiler exiting

} {5.0 8.0 9.0 10.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/tb/tb_slot_id_test_wrapper.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/cc_test/source/tb/tb_slot_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/tb_slot_id_test_wrapper.vhd(48): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/tb_slot_id_test_wrapper.vhd(48): Unknown field: component_pack.
-- Loading package wishbone_pack
** Error: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/tb_slot_id_test_wrapper.vhd(54): VHDL Compiler exiting

} {5.0 8.0 9.0 10.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_led.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_led.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package io_pack
-- Compiling entity s_led
-- Compiling architecture behaviour of s_led
-- Loading entity io_led

} {} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/tb/cc_tb.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/cc_test/source/tb/cc_tb.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package async_pack
-- Compiling entity cc_tb
-- Compiling architecture behaviour of cc_tb
-- Loading entity async_tx
-- Loading entity async_clk
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Loading package array_id_pack
-- Loading package s_pack
-- Loading entity cc_test
WARNING[1]: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/cc_tb.vhd(95): Port "slot_id" is on entity "cc_test" used for default binding, but is not on the component declaration.
WARNING[1]: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/cc_tb.vhd(95): A use of this default binding for this component instantiation will result in an elaboration error.
WARNING[1]: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/cc_tb.vhd(95): Port "array_id" is on entity "cc_test" used for default binding, but is not on the component declaration.
WARNING[1]: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/cc_tb.vhd(95): A use of this default binding for this component instantiation will result in an elaboration error.

} {16.0 20.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/tb/s_lvds_tx_tb.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/cc_test/source/tb/s_lvds_tx_tb.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Loading package array_id_pack
-- Loading package s_pack
-- Compiling entity s_lvds_tx_tb
-- Compiling architecture behaviour of s_lvds_tx_tb
WARNING[1]: C:/scuba2_repository/cards/clk_card/cc_test/source/tb/s_lvds_tx_tb.vhd(64): No default binding for component: "s_lvds_tx". (No entity named "s_lvds_tx" was found)

} {12.0 13.0} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package wishbone_pack
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(59): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(60): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(61): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(62): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(64): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(65): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(66): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(67): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(68): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(70): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(71): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(72): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(73): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(75): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd(111): VHDL Compiler exiting

} {6.0 21.0} {}} C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Compiling package eeprom_ctrl_pack

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity sram_pass
-- Compiling architecture behav of sram_pass
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(104): Synthesis Warning: Signal write is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(118): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(119): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(120): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(121): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(122): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(123): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(124): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(125): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list

} {9.0 10.0 11.0 12.0 13.0 14.0 15.0 16.0 17.0 18.0 19.0 20.0 21.0 22.0 23.0 24.0 25.0 26.0} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd {0 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd(31): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd(31): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd(33): VHDL Compiler exiting

} {8.0 12.0} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd {0 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd(6): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd(6): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd(8): VHDL Compiler exiting

} {5.0 9.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_reset.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity s_reset
-- Compiling architecture behaviour of s_reset

} {} {}} C:/scuba2_repository/cards/all_cards/leds/source/tb/tb_leds.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/leds/source/tb/tb_leds.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package leds_pack
-- Compiling entity tb_leds
-- Compiling architecture beh of tb_leds
WARNING[1]: C:/scuba2_repository/cards/all_cards/leds/source/tb/tb_leds.vhd(98): No default binding for component: "leds". (No entity named "leds" was found)
-- Compiling configuration tb_leds_conf
-- Loading entity tb_leds
-- Loading architecture beh of tb_leds

} {11.0 12.0} {}} C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_test_wrapper.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package card_id_pack
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_test_wrapper.vhd(61): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_test_wrapper.vhd(61): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_test_wrapper.vhd(65): VHDL Compiler exiting

} {8.0 12.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/prand.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/prand.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity prand
-- Compiling architecture behaviour of prand

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity sram_fail
-- Compiling architecture behav of sram_fail
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(104): Synthesis Warning: Signal write is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(118): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(119): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(120): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(121): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(122): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(123): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(124): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(125): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list

} {9.0 10.0 11.0 12.0 13.0 14.0 15.0 16.0 17.0 18.0 19.0 20.0 21.0 22.0 23.0 24.0 25.0 26.0} {}} C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling package leds_pack

} {} {}} C:/scuba2_repository/cards/all_cards/array_id/source/tb/tb_array_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/array_id/source/tb/tb_array_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Compiling entity tb_array_id
-- Compiling architecture beh of tb_array_id
WARNING[1]: C:/scuba2_repository/cards/all_cards/array_id/source/tb/tb_array_id.vhd(88): No default binding for component: "array_id". (No entity named "array_id" was found)
-- Compiling configuration tb_array_id_conf
-- Loading entity tb_array_id
-- Loading architecture beh of tb_array_id

} {11.0 12.0} {}} C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling package watchdog_pack

} {} {}} C:/scuba2_repository/cards/all_cards/io_led/source/rtl/io_led.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/io_led/source/rtl/io_led.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package io_pack
-- Compiling entity io_led
-- Compiling architecture behaviour of io_led

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity shift_reg
-- Compiling architecture behav of shift_reg

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/read_data_1_wire.vhd {0 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/read_data_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
** Error: (vcom-11) Could not find ../../objects/modelsim/components.component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/read_data_1_wire.vhd(49): cannot find expanded name: components.component_pack
** Error: C:/scuba2_repository/cards/library/components/source/rtl/read_data_1_wire.vhd(49): Unknown field: component_pack.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/read_data_1_wire.vhd(51): VHDL Compiler exiting

} {7.0 11.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Loading package array_id_pack
-- Loading package s_pack
-- Compiling entity s_idle
-- Compiling architecture behaviour of s_idle
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd(194): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd(194): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd(194): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd(195): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd(195): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd(195): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd(198): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd(201): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd(204): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd(207): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd(210): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd(213): Case choice must be a locally static expression.
WARNING: C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/s_idle.vhd(216): Case choice must be a locally static expression.

} {12.0 25.0} {}} C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/hex2ascii.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/cc_test/source/rtl/hex2ascii.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity hex2ascii
-- Compiling architecture behav of hex2ascii

} {} {}} C:/scuba2_repository/cards/all_cards/watchdog/source/tb/watchdog_test_wrapper.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/watchdog/source/tb/watchdog_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package watchdog_pack
-- Compiling entity watchdog_test_wrapper
-- Compiling architecture behaviour of watchdog_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/all_cards/watchdog/source/tb/watchdog_test_wrapper.vhd(108): No default binding for component: "watchdog". (No entity named "watchdog" was found)

} {10.0 11.0} {}} C:/scuba2_repository/cards/addr_card/ac_test/source/rtl/ac_test.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/ac_test/source/rtl/ac_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package async_pack
** Error: (vcom-11) Could not find ../../objects/modelsim/work.test_pack.
** Error: C:/scuba2_repository/cards/addr_card/ac_test/source/rtl/ac_test.vhd(47): cannot find expanded name: work.test_pack
** Error: C:/scuba2_repository/cards/addr_card/ac_test/source/rtl/ac_test.vhd(47): Unknown field: test_pack.
** Error: C:/scuba2_repository/cards/addr_card/ac_test/source/rtl/ac_test.vhd(49): VHDL Compiler exiting

} {6.0 10.0} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/async_clk.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/async/source/rtl/async_clk.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity async_clk
-- Compiling architecture behaviour of async_clk

} {} {}} C:/scuba2_repository/cards/all_cards/dip_switch/source/tb/tb_dip_switch.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/dip_switch/source/tb/tb_dip_switch.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package dip_switch_pack
-- Compiling entity tb_dip_switch
-- Compiling architecture beh of tb_dip_switch
-- Loading entity dip_switch

} {} {}}
