\begin{table*}[t]
\centering
\caption{Cumulative latency and cache breakdown across all circuit–qubit–depth configurations.}
\label{tab:cache_all}
\resizebox{\textwidth}{!}{
\renewcommand{\arraystretch}{1.2}
\begin{tabular}{| l || r r c || r r r r r c |}
\hline
Circuit & E2E (Base) & E2E (TC) & \textbf{E2E Speedup} & Transpile (B) & Cache Search (TC) & Transpile (TC) & Cache Write (TC) & TC Sum $^\dagger$ & \textbf{Compile Speedup} \\
\hline
\hline
sumAll & $62.217$ & $18.840$ & $\textbf{3.30}$$\times$ & $57.554$ & $0.201$ & $11.639$ & $2.864$ & $14.704$ & $\textbf{3.91}$$\times$ \\
\hline
\end{tabular}
}
\end{table*}
