<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1008</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;font-family:Times;color:#000000;}
	.ft07{font-size:16px;font-family:Times;color:#0860a8;}
	.ft08{font-size:12px;font-family:Times;color:#0860a8;}
	.ft09{font-size:11px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1008-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1008.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">22-4&#160;Vol. 3B</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">ARCHITECTURE&#160;COMPATIBILITY</p>
<p style="position:absolute;top:97px;left:68px;white-space:nowrap" class="ft02">22.11 MULTI-CORE&#160;</p>
<p style="position:absolute;top:97px;left:267px;white-space:nowrap" class="ft02">TECHNOLOGY</p>
<p style="position:absolute;top:133px;left:68px;white-space:nowrap" class="ft010">The Pentium D processor and&#160;Pentium&#160;processor&#160;Extreme&#160;Edition provide two processor cores&#160;in each&#160;physical&#160;<br/>processor&#160;package.&#160;See&#160;<a href="o_fe12b1e2a880e0ce-280.html">also: Section 8.5,&#160;“Intel</a></p>
<p style="position:absolute;top:147px;left:390px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-280.html">®</a></p>
<p style="position:absolute;top:150px;left:401px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-280.html">&#160;Hyper-Threading&#160;Technology and&#160;Intel</a></p>
<p style="position:absolute;top:147px;left:661px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-280.html">®</a></p>
<p style="position:absolute;top:150px;left:671px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-280.html">&#160;Multi-Core Technology,”&#160;</a></p>
<p style="position:absolute;top:166px;left:68px;white-space:nowrap" class="ft010"><a href="o_fe12b1e2a880e0ce-287.html">and Section 8.8,&#160;“Multi-Core Architecture.”</a>&#160;Intel&#160;Core&#160;2 Duo,&#160;Intel Pentium Dual-Core&#160;processors, Intel&#160;Xeon&#160;<br/>processors 3000, 3100,&#160;5100,&#160;5200 series provide two processor&#160;cores in&#160;each physical processor package.&#160;Intel&#160;<br/>Core&#160;2 Extreme,&#160;Intel&#160;Core 2&#160;Quad processors, Intel Xeon processors 3200, 3300,&#160;5300,&#160;5400, 7300 series provide&#160;<br/>two&#160;processor&#160;cores in&#160;each physical processor package.</p>
<p style="position:absolute;top:271px;left:68px;white-space:nowrap" class="ft02">22.12&#160;&#160;SPECIFIC FEATURES OF&#160;DUAL-CORE PROCESSOR&#160;</p>
<p style="position:absolute;top:307px;left:68px;white-space:nowrap" class="ft010">Dual-core&#160;processors&#160;may have&#160;some&#160;processor-specific features. Use CPUID&#160;feature&#160;flags to&#160;detect the availability&#160;<br/>features. Note&#160;the following:</p>
<p style="position:absolute;top:346px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:346px;left:93px;white-space:nowrap" class="ft010"><b>CPUID&#160;Brand&#160;String&#160;</b>— On&#160;Pentium&#160;processor&#160;Extreme Edition, the&#160;process will report the correct brand string&#160;<br/>only&#160;after the&#160;correct microcode updates are loaded.</p>
<p style="position:absolute;top:385px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:385px;left:93px;white-space:nowrap" class="ft010"><b>Enhanced Intel SpeedStep Technology&#160;</b>—&#160;This feature&#160;is supported in Pentium D processor but&#160;not&#160;in&#160;<br/>Pentium processor Extreme&#160;Edition.&#160;</p>
<p style="position:absolute;top:457px;left:68px;white-space:nowrap" class="ft02">22.13&#160;&#160;NEW INSTRUCTIONS IN THE PENTIUM AND LATER IA-32 PROCESSORS</p>
<p style="position:absolute;top:493px;left:68px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-1008.html">Table&#160;22-1</a>&#160;identifies&#160;the&#160;instructions&#160;introduced into the IA-32 in&#160;the Pentium processor and later IA-32 processors.</p>
<p style="position:absolute;top:544px;left:68px;white-space:nowrap" class="ft07">22.13.1&#160;&#160;Instructions Added Prior to&#160;the Pentium Processor</p>
<p style="position:absolute;top:574px;left:68px;white-space:nowrap" class="ft03">The following instructions were&#160;added in&#160;the Intel486&#160;processor:</p>
<p style="position:absolute;top:596px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:597px;left:93px;white-space:nowrap" class="ft03">BSWAP&#160;(byte swap) instruction.</p>
<p style="position:absolute;top:619px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:619px;left:93px;white-space:nowrap" class="ft03">XADD (exchange and add) instruction.</p>
<p style="position:absolute;top:641px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:642px;left:93px;white-space:nowrap" class="ft03">CMPXCHG (compare and&#160;exchange)&#160;instruction.</p>
<p style="position:absolute;top:664px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:665px;left:93px;white-space:nowrap" class="ft03">ΙNVD (invalidate cache)&#160;instruction.</p>
<p style="position:absolute;top:686px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:687px;left:93px;white-space:nowrap" class="ft03">WBINVD (write-back&#160;and invalidate cache) instruction.</p>
<p style="position:absolute;top:709px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:709px;left:93px;white-space:nowrap" class="ft03">INVLPG (invalidate TLB entry)&#160;instruction.</p>
<p style="position:absolute;top:740px;left:175px;white-space:nowrap" class="ft08">Table 22-1.&#160;&#160;New&#160;Instruction&#160;in&#160;the Pentium&#160;Processor and&#160;Later IA-32 Processors</p>
<p style="position:absolute;top:765px;left:202px;white-space:nowrap" class="ft03">Instruction</p>
<p style="position:absolute;top:765px;left:447px;white-space:nowrap" class="ft03">CPUID Identification Bits</p>
<p style="position:absolute;top:765px;left:697px;white-space:nowrap" class="ft03">Introduced&#160;In</p>
<p style="position:absolute;top:789px;left:74px;white-space:nowrap" class="ft03">CMOV<i>cc</i>&#160;(conditional move)</p>
<p style="position:absolute;top:789px;left:408px;white-space:nowrap" class="ft03">EDX, Bit 15</p>
<p style="position:absolute;top:789px;left:645px;white-space:nowrap" class="ft03">Pentium&#160;Pro&#160;processor</p>
<p style="position:absolute;top:813px;left:74px;white-space:nowrap" class="ft03">FCMOV<i>cc</i>&#160;(floating-point conditional move)</p>
<p style="position:absolute;top:813px;left:409px;white-space:nowrap" class="ft03">EDX,&#160;Bits 0 and&#160;15</p>
<p style="position:absolute;top:836px;left:74px;white-space:nowrap" class="ft03">FCOMI (floating-point compare and set EFLAGS)</p>
<p style="position:absolute;top:836px;left:409px;white-space:nowrap" class="ft03">EDX, Bits 0 and&#160;15</p>
<p style="position:absolute;top:861px;left:74px;white-space:nowrap" class="ft03">RDPMC (read performance&#160;monitoring&#160;counters)</p>
<p style="position:absolute;top:861px;left:409px;white-space:nowrap" class="ft03">EAX,&#160;Bits 8-11, set to&#160;6H;&#160;</p>
<p style="position:absolute;top:877px;left:409px;white-space:nowrap" class="ft03">see Note 1</p>
<p style="position:absolute;top:901px;left:74px;white-space:nowrap" class="ft03">UD2 (undefined)</p>
<p style="position:absolute;top:901px;left:408px;white-space:nowrap" class="ft03">EAX, Bits 8-11, set to&#160;6H</p>
<p style="position:absolute;top:925px;left:74px;white-space:nowrap" class="ft03">CMPXCHG8B&#160;(compare&#160;and exchange&#160;8&#160;bytes)</p>
<p style="position:absolute;top:925px;left:409px;white-space:nowrap" class="ft03">EDX,&#160;Bit 8</p>
<p style="position:absolute;top:925px;left:645px;white-space:nowrap" class="ft03">Pentium processor</p>
<p style="position:absolute;top:949px;left:74px;white-space:nowrap" class="ft03">CPUID (CPU&#160;identification)</p>
<p style="position:absolute;top:949px;left:409px;white-space:nowrap" class="ft03">None; see Note 2</p>
<p style="position:absolute;top:973px;left:74px;white-space:nowrap" class="ft03">RDTSC (read time-stamp&#160;counter)</p>
<p style="position:absolute;top:973px;left:409px;white-space:nowrap" class="ft03">EDX,&#160;Bit 4</p>
<p style="position:absolute;top:997px;left:74px;white-space:nowrap" class="ft03">RDMSR (read model-specific&#160;register)</p>
<p style="position:absolute;top:997px;left:408px;white-space:nowrap" class="ft03">EDX, Bit 5</p>
<p style="position:absolute;top:1021px;left:74px;white-space:nowrap" class="ft03">WRMSR (write model-specific register)</p>
<p style="position:absolute;top:1021px;left:409px;white-space:nowrap" class="ft03">EDX, Bit 5</p>
<p style="position:absolute;top:1045px;left:74px;white-space:nowrap" class="ft03">MMX Instructions</p>
<p style="position:absolute;top:1045px;left:409px;white-space:nowrap" class="ft03">EDX,&#160;Bit 23</p>
</div>
</body>
</html>
