{"vcs1":{"timestamp_begin":1765807561.138422186, "rt":2.98, "ut":1.44, "st":0.13}}
{"vcselab":{"timestamp_begin":1765807564.151452234, "rt":1.70, "ut":0.25, "st":0.04}}
{"link":{"timestamp_begin":1765807565.874170107, "rt":0.17, "ut":0.12, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765807560.747545463}
{"VCS_COMP_START_TIME": 1765807560.747545463}
{"VCS_COMP_END_TIME": 1765807566.114663807}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +incdir+../ +incdir+../../rtl +incdir+../../rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/6M1L/verilog/tsl18cio250/zero +define+FUNCTIONAL +define+SIM hkspi_tb.v -o simv"}
{"vcs1": {"peak_mem": 383592}}
{"vcselab": {"peak_mem": 241036}}
