
*** Running vivado
    with args -log top_level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/tareelou/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'VecOut_mux[*]' [/users/tareelou/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:2]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/tareelou/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:24]
Finished Parsing XDC File [/users/tareelou/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1414.230 ; gain = 407.875 ; free physical = 122123 ; free virtual = 127060
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -680 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1514.266 ; gain = 92.031 ; free physical = 122017 ; free virtual = 126950

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 11f6b976c
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/tareelou/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bb0ae942

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1969.812 ; gain = 455.547 ; free physical = 120965 ; free virtual = 125897

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 1bb0ae942

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1969.812 ; gain = 455.547 ; free physical = 120919 ; free virtual = 125850

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 303 unconnected nets.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 3 Sweep | Checksum: cecb2da3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1969.812 ; gain = 455.547 ; free physical = 120907 ; free virtual = 125838

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: cecb2da3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1969.812 ; gain = 455.547 ; free physical = 120887 ; free virtual = 125819

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1969.812 ; gain = 0.000 ; free physical = 120887 ; free virtual = 125818
Ending Logic Optimization Task | Checksum: cecb2da3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1969.812 ; gain = 455.547 ; free physical = 120886 ; free virtual = 125818
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1969.812 ; gain = 555.582 ; free physical = 120886 ; free virtual = 125817
INFO: [Common 17-1381] The checkpoint '/users/tareelou/neural_network_simul/neural_network_simul.runs/impl_3/top_level_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/tareelou/neural_network_simul/neural_network_simul.runs/impl_3/top_level_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -680 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.844 ; gain = 0.000 ; free physical = 120408 ; free virtual = 125340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.844 ; gain = 0.000 ; free physical = 120407 ; free virtual = 125339

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ff341295

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.844 ; gain = 0.000 ; free physical = 120372 ; free virtual = 125304

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1ad6fd29a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.844 ; gain = 0.000 ; free physical = 120372 ; free virtual = 125304

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1ad6fd29a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.844 ; gain = 0.000 ; free physical = 120372 ; free virtual = 125304
Phase 1 Placer Initialization | Checksum: 1ad6fd29a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2033.844 ; gain = 0.000 ; free physical = 120347 ; free virtual = 125279

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f5ac5873

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120236 ; free virtual = 125168

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f5ac5873

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120236 ; free virtual = 125168

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1691e1211

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120235 ; free virtual = 125167

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20300b18a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120233 ; free virtual = 125165

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20300b18a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120233 ; free virtual = 125165

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ebd7defd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120215 ; free virtual = 125147

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ebd7defd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120215 ; free virtual = 125147

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ebd7defd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120215 ; free virtual = 125147
Phase 3 Detail Placement | Checksum: ebd7defd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120215 ; free virtual = 125147

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: ebd7defd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120214 ; free virtual = 125146

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ebd7defd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120214 ; free virtual = 125146

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ebd7defd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120214 ; free virtual = 125146

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 51218314

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120214 ; free virtual = 125146
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 51218314

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120214 ; free virtual = 125146
Ending Placer Task | Checksum: 267aa5c5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120214 ; free virtual = 125146
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2089.871 ; gain = 56.027 ; free physical = 120214 ; free virtual = 125146
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2089.871 ; gain = 0.000 ; free physical = 120211 ; free virtual = 125146
INFO: [Common 17-1381] The checkpoint '/users/tareelou/neural_network_simul/neural_network_simul.runs/impl_3/top_level_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2089.871 ; gain = 0.000 ; free physical = 120200 ; free virtual = 125133
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2089.871 ; gain = 0.000 ; free physical = 120183 ; free virtual = 125116
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2089.871 ; gain = 0.000 ; free physical = 120178 ; free virtual = 125111
Command: route_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -680 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Quick'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1c17c7b7 ConstDB: 0 ShapeSum: a62de0e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1249b3653

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2214.414 ; gain = 124.543 ; free physical = 119758 ; free virtual = 124693

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1249b3653

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2227.402 ; gain = 137.531 ; free physical = 119721 ; free virtual = 124655

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1249b3653

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2227.402 ; gain = 137.531 ; free physical = 119721 ; free virtual = 124655
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 157629b9b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 2249.809 ; gain = 159.938 ; free physical = 119680 ; free virtual = 124615

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1133ff1c7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 2249.809 ; gain = 159.938 ; free physical = 119694 ; free virtual = 124629

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: b4bed637

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2249.809 ; gain = 159.938 ; free physical = 119692 ; free virtual = 124627
Phase 4 Rip-up And Reroute | Checksum: b4bed637

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2249.809 ; gain = 159.938 ; free physical = 119692 ; free virtual = 124626

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: b4bed637

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2249.809 ; gain = 159.938 ; free physical = 119692 ; free virtual = 124626

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: b4bed637

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2249.809 ; gain = 159.938 ; free physical = 119692 ; free virtual = 124627
Phase 6 Post Hold Fix | Checksum: b4bed637

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2249.809 ; gain = 159.938 ; free physical = 119692 ; free virtual = 124627

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0216717 %
  Global Horizontal Routing Utilization  = 0.0256007 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 33.3333%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.9189%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
Phase 7 Route finalize | Checksum: b4bed637

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2249.809 ; gain = 159.938 ; free physical = 119692 ; free virtual = 124627

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b4bed637

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2251.809 ; gain = 161.938 ; free physical = 119690 ; free virtual = 124625

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f60b17f4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2251.809 ; gain = 161.938 ; free physical = 119689 ; free virtual = 124624
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2251.809 ; gain = 161.938 ; free physical = 119689 ; free virtual = 124624

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2251.809 ; gain = 161.938 ; free physical = 119689 ; free virtual = 124624
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2251.809 ; gain = 0.000 ; free physical = 119686 ; free virtual = 124623
INFO: [Common 17-1381] The checkpoint '/users/tareelou/neural_network_simul/neural_network_simul.runs/impl_3/top_level_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/tareelou/neural_network_simul/neural_network_simul.runs/impl_3/top_level_drc_routed.rpt.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/tareelou/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /users/tareelou/neural_network_simul/neural_network_simul.runs/impl_3/top_level_methodology_drc_routed.rpt.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/tareelou/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/tareelou/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
64 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Dec 11 16:30:42 2020...
