<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="slave_fifo_2flags.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/slave_fifo_dcm_2flags.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="slave_fifo_dcm_2flags.vhd"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="slave_fifo_dcm_2flags.vhi"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="slave_fifo_dcm_2flags_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="slave_fifo_main.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="slave_fifo_main.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="slave_fifo_main.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="slave_fifo_main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="slave_fifo_main.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="slave_fifo_main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="slave_fifo_main.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="slave_fifo_main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="slave_fifo_main.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="slave_fifo_main.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="slave_fifo_main.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="slave_fifo_main.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="slave_fifo_main.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="slave_fifo_main.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="slave_fifo_main.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="slave_fifo_main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="slave_fifo_main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="slave_fifo_main.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="slave_fifo_main.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="slave_fifo_main.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="slave_fifo_main.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="slave_fifo_main.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="slave_fifo_main.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="slave_fifo_main_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="slave_fifo_main_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="slave_fifo_main_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="slave_fifo_main_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="slave_fifo_main_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="slave_fifo_main_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="slave_fifo_main_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="slave_fifo_main_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="slave_fifo_main_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="slave_fifo_main_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="slave_fifo_main_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="slave_fifo_main_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="slave_fifo_main_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="slave_fifo_main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1420544983" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1420544983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420544983" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7659090416150140165" xil_pn:start_ts="1420544983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420556584" xil_pn:in_ck="-8388921613608618756" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8358645292990309973" xil_pn:start_ts="1420556584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/slave_fifo_buffer_2flags.ngc"/>
      <outfile xil_pn:name="ipcore_dir/slave_fifo_buffer_2flags.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1420544983" xil_pn:in_ck="-133252143441137941" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1420544983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420544983" xil_pn:in_ck="-5362268005611839492" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6279287696386769085" xil_pn:start_ts="1420544983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="slave_fifo_dcm_2flags.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1420544983" xil_pn:in_ck="-133252143441137941" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1420544983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420544983" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3872859172113588021" xil_pn:start_ts="1420544983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420559152" xil_pn:in_ck="8085767912390616162" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5847713650220915029" xil_pn:start_ts="1420559128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="slave_fifo_main.lso"/>
      <outfile xil_pn:name="slave_fifo_main.ngc"/>
      <outfile xil_pn:name="slave_fifo_main.ngr"/>
      <outfile xil_pn:name="slave_fifo_main.prj"/>
      <outfile xil_pn:name="slave_fifo_main.stx"/>
      <outfile xil_pn:name="slave_fifo_main.syr"/>
      <outfile xil_pn:name="slave_fifo_main.xst"/>
      <outfile xil_pn:name="slave_fifo_main_vhdl.prj"/>
      <outfile xil_pn:name="slave_fifo_main_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1420549795" xil_pn:in_ck="7967342936250181057" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8732005284660184552" xil_pn:start_ts="1420549795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420559160" xil_pn:in_ck="1140611001654299699" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5712250497717982408" xil_pn:start_ts="1420559152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="slave_fifo_main.bld"/>
      <outfile xil_pn:name="slave_fifo_main.ngd"/>
      <outfile xil_pn:name="slave_fifo_main_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1420559177" xil_pn:in_ck="-6862823751125760950" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-6210565058717344832" xil_pn:start_ts="1420559160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="slave_fifo_main.pcf"/>
      <outfile xil_pn:name="slave_fifo_main_map.map"/>
      <outfile xil_pn:name="slave_fifo_main_map.mrp"/>
      <outfile xil_pn:name="slave_fifo_main_map.ncd"/>
      <outfile xil_pn:name="slave_fifo_main_map.ngm"/>
      <outfile xil_pn:name="slave_fifo_main_map.xrpt"/>
      <outfile xil_pn:name="slave_fifo_main_summary.xml"/>
      <outfile xil_pn:name="slave_fifo_main_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1420559202" xil_pn:in_ck="3419484332451689763" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="2109159449320573919" xil_pn:start_ts="1420559177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="slave_fifo_main.ncd"/>
      <outfile xil_pn:name="slave_fifo_main.pad"/>
      <outfile xil_pn:name="slave_fifo_main.par"/>
      <outfile xil_pn:name="slave_fifo_main.ptwx"/>
      <outfile xil_pn:name="slave_fifo_main.unroutes"/>
      <outfile xil_pn:name="slave_fifo_main.xpi"/>
      <outfile xil_pn:name="slave_fifo_main_pad.csv"/>
      <outfile xil_pn:name="slave_fifo_main_pad.txt"/>
      <outfile xil_pn:name="slave_fifo_main_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1420559218" xil_pn:in_ck="8307216008071756997" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1420559202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="slave_fifo_main.bgn"/>
      <outfile xil_pn:name="slave_fifo_main.bit"/>
      <outfile xil_pn:name="slave_fifo_main.drc"/>
      <outfile xil_pn:name="slave_fifo_main.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1420539509" xil_pn:in_ck="8307216008071744143" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1420539507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1420559202" xil_pn:in_ck="2578033927500924614" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1420559198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="slave_fifo_main.twr"/>
      <outfile xil_pn:name="slave_fifo_main.twx"/>
    </transform>
  </transforms>

</generated_project>
