 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : alu
Version: R-2020.09-SP5
Date   : Thu Mar 28 20:32:26 2024
****************************************

Operating Conditions: tt_typical_max_0p90v_25c   Library: sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c
Wire Load Model Mode: segmented

  Startpoint: op_in[2] (input port)
  Endpoint: result_out[7]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                Small                 sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  op_in[2] (in)                                           0.00       0.00 r
  U146/Y (NOR2XB_X0P5M_A9TR)                              0.09       0.09 r
  U147/Y (INV_X0P5B_A9TR)                                 0.08       0.17 f
  U148/Y (NOR2_X0P5A_A9TR)                                0.17       0.34 r
  U217/Y (INV_X0P5B_A9TR)                                 0.13       0.47 f
  U277/Y (OAI211_X0P5M_A9TR)                              0.08       0.56 r
  U278/Y (XOR2_X0P5M_A9TR)                                0.08       0.63 r
  DP_OP_33J1_122_8880/U9/CO (ADDF_X1M_A9TR)               0.08       0.71 r
  DP_OP_33J1_122_8880/U8/CO (ADDF_X1M_A9TR)               0.06       0.77 r
  DP_OP_33J1_122_8880/U7/CO (ADDF_X1M_A9TR)               0.06       0.83 r
  DP_OP_33J1_122_8880/U6/CO (ADDF_X1M_A9TR)               0.06       0.89 r
  DP_OP_33J1_122_8880/U5/CO (ADDF_X1M_A9TR)               0.06       0.94 r
  DP_OP_33J1_122_8880/U4/CO (ADDF_X1M_A9TR)               0.06       1.00 r
  DP_OP_33J1_122_8880/U3/CO (ADDF_X1M_A9TR)               0.05       1.05 r
  U221/Y (XOR2_X0P5M_A9TR)                                0.04       1.09 f
  U230/Y (AOI21_X0P5M_A9TR)                               0.07       1.16 r
  U115/Y (AO1B2_X2M_A9TR)                                 0.21       1.37 f
  result_out[7] (out)                                     0.00       1.38 f
  data arrival time                                                  1.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: op_in[2] (input port)
  Endpoint: result_out[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                Small                 sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  op_in[2] (in)                                           0.00       0.00 r
  U146/Y (NOR2XB_X0P5M_A9TR)                              0.09       0.09 r
  U147/Y (INV_X0P5B_A9TR)                                 0.08       0.17 f
  U148/Y (NOR2_X0P5A_A9TR)                                0.17       0.34 r
  U217/Y (INV_X0P5B_A9TR)                                 0.13       0.47 f
  U277/Y (OAI211_X0P5M_A9TR)                              0.08       0.56 r
  U278/Y (XOR2_X0P5M_A9TR)                                0.08       0.63 r
  DP_OP_33J1_122_8880/U9/CO (ADDF_X1M_A9TR)               0.08       0.71 r
  DP_OP_33J1_122_8880/U8/CO (ADDF_X1M_A9TR)               0.06       0.77 r
  DP_OP_33J1_122_8880/U7/CO (ADDF_X1M_A9TR)               0.06       0.83 r
  DP_OP_33J1_122_8880/U6/CO (ADDF_X1M_A9TR)               0.06       0.89 r
  DP_OP_33J1_122_8880/U5/CO (ADDF_X1M_A9TR)               0.06       0.94 r
  DP_OP_33J1_122_8880/U4/S (ADDF_X1M_A9TR)                0.06       1.00 r
  U196/Y (AOI22BB_X0P5M_A9TR)                             0.04       1.04 f
  U197/Y (OAI211_X0P5M_A9TR)                              0.06       1.10 r
  U111/Y (INV_X0P5B_A9TR)                                 0.05       1.15 f
  U112/Y (INV_X2M_A9TR)                                   0.18       1.33 r
  result_out[5] (out)                                     0.00       1.34 r
  data arrival time                                                  1.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: op_in[2] (input port)
  Endpoint: result_out[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                Small                 sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  op_in[2] (in)                                           0.00       0.00 r
  U146/Y (NOR2XB_X0P5M_A9TR)                              0.09       0.09 r
  U147/Y (INV_X0P5B_A9TR)                                 0.08       0.17 f
  U148/Y (NOR2_X0P5A_A9TR)                                0.17       0.34 r
  U217/Y (INV_X0P5B_A9TR)                                 0.13       0.47 f
  U277/Y (OAI211_X0P5M_A9TR)                              0.08       0.56 r
  U278/Y (XOR2_X0P5M_A9TR)                                0.08       0.63 r
  DP_OP_33J1_122_8880/U9/CO (ADDF_X1M_A9TR)               0.08       0.71 r
  DP_OP_33J1_122_8880/U8/CO (ADDF_X1M_A9TR)               0.06       0.77 r
  DP_OP_33J1_122_8880/U7/CO (ADDF_X1M_A9TR)               0.06       0.83 r
  DP_OP_33J1_122_8880/U6/CO (ADDF_X1M_A9TR)               0.06       0.89 r
  DP_OP_33J1_122_8880/U5/CO (ADDF_X1M_A9TR)               0.06       0.94 r
  DP_OP_33J1_122_8880/U4/CO (ADDF_X1M_A9TR)               0.06       1.00 r
  DP_OP_33J1_122_8880/U3/S (ADDF_X1M_A9TR)                0.07       1.07 f
  U187/Y (NAND2_X0P5A_A9TR)                               0.04       1.11 r
  U116/Y (NAND3XXB_X3M_A9TR)                              0.21       1.31 f
  result_out[6] (out)                                     0.00       1.32 f
  data arrival time                                                  1.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: op_in[2] (input port)
  Endpoint: result_out[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                Small                 sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  op_in[2] (in)                                           0.00       0.00 r
  U146/Y (NOR2XB_X0P5M_A9TR)                              0.09       0.09 r
  U147/Y (INV_X0P5B_A9TR)                                 0.08       0.17 f
  U148/Y (NOR2_X0P5A_A9TR)                                0.17       0.34 r
  U217/Y (INV_X0P5B_A9TR)                                 0.13       0.47 f
  U277/Y (OAI211_X0P5M_A9TR)                              0.08       0.56 r
  U278/Y (XOR2_X0P5M_A9TR)                                0.08       0.63 r
  DP_OP_33J1_122_8880/U9/CO (ADDF_X1M_A9TR)               0.08       0.71 r
  DP_OP_33J1_122_8880/U8/CO (ADDF_X1M_A9TR)               0.06       0.77 r
  DP_OP_33J1_122_8880/U7/CO (ADDF_X1M_A9TR)               0.06       0.83 r
  DP_OP_33J1_122_8880/U6/CO (ADDF_X1M_A9TR)               0.06       0.89 r
  DP_OP_33J1_122_8880/U5/S (ADDF_X1M_A9TR)                0.07       0.95 f
  U207/Y (NAND2_X0P5A_A9TR)                               0.04       0.99 r
  U117/Y (NAND3XXB_X3M_A9TR)                              0.21       1.20 f
  result_out[4] (out)                                     0.00       1.21 f
  data arrival time                                                  1.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: op_in[2] (input port)
  Endpoint: result_out[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                Small                 sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  op_in[2] (in)                                           0.00       0.00 r
  U146/Y (NOR2XB_X0P5M_A9TR)                              0.09       0.09 r
  U147/Y (INV_X0P5B_A9TR)                                 0.08       0.17 f
  U148/Y (NOR2_X0P5A_A9TR)                                0.17       0.34 r
  U217/Y (INV_X0P5B_A9TR)                                 0.13       0.47 f
  U277/Y (OAI211_X0P5M_A9TR)                              0.08       0.56 r
  U278/Y (XOR2_X0P5M_A9TR)                                0.08       0.63 r
  DP_OP_33J1_122_8880/U9/CO (ADDF_X1M_A9TR)               0.08       0.71 r
  DP_OP_33J1_122_8880/U8/CO (ADDF_X1M_A9TR)               0.06       0.77 r
  DP_OP_33J1_122_8880/U7/CO (ADDF_X1M_A9TR)               0.06       0.83 r
  DP_OP_33J1_122_8880/U6/S (ADDF_X1M_A9TR)                0.07       0.90 f
  U216/Y (AOI22BB_X0P5M_A9TR)                             0.07       0.96 r
  U119/Y (OAI211_X4M_A9TR)                                0.19       1.16 f
  result_out[3] (out)                                     0.00       1.16 f
  data arrival time                                                  1.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a_in[0] (input port)
  Endpoint: ovflow_out (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                Small                 sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a_in[0] (in)                             0.00       0.00 f
  U132/Y (INV_X0P5B_A9TR)                  0.09       0.09 r
  U133/Y (NAND2_X0P5A_A9TR)                0.11       0.20 f
  U134/CON (CGENI_X1M_A9TR)                0.09       0.29 r
  U136/CON (CGENI_X1M_A9TR)                0.08       0.37 f
  U137/CON (CGENI_X1M_A9TR)                0.08       0.46 r
  U139/CON (CGENI_X1M_A9TR)                0.08       0.54 f
  U140/CON (CGENI_X1M_A9TR)                0.08       0.62 r
  U142/CON (CGENI_X1M_A9TR)                0.05       0.67 f
  U145/Y (XOR2_X0P5M_A9TR)                 0.07       0.74 f
  U155/Y (NAND2B_X0P5M_A9TR)               0.07       0.81 f
  U159/Y (OAI22_X0P5M_A9TR)                0.08       0.89 r
  U160/Y (AOI21_X0P5M_A9TR)                0.06       0.95 f
  U120/Y (AOI32_X4M_A9TR)                  0.19       1.14 r
  ovflow_out (out)                         0.00       1.14 r
  data arrival time                                   1.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: op_in[2] (input port)
  Endpoint: result_out[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                Small                 sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  op_in[2] (in)                                           0.00       0.00 r
  U146/Y (NOR2XB_X0P5M_A9TR)                              0.09       0.09 r
  U147/Y (INV_X0P5B_A9TR)                                 0.08       0.17 f
  U148/Y (NOR2_X0P5A_A9TR)                                0.17       0.34 r
  U217/Y (INV_X0P5B_A9TR)                                 0.13       0.47 f
  U277/Y (OAI211_X0P5M_A9TR)                              0.08       0.56 r
  U278/Y (XOR2_X0P5M_A9TR)                                0.08       0.63 r
  DP_OP_33J1_122_8880/U9/S (ADDF_X1M_A9TR)                0.09       0.72 f
  U272/Y (AOI22_X0P5M_A9TR)                               0.05       0.78 r
  U273/Y (OAI31_X0P5M_A9TR)                               0.06       0.83 f
  U274/Y (AOI211_X0P5M_A9TR)                              0.10       0.93 r
  U121/Y (AO21A1AI2_X4M_A9TR)                             0.20       1.14 f
  result_out[0] (out)                                     0.00       1.14 f
  data arrival time                                                  1.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: op_in[2] (input port)
  Endpoint: result_out[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                Small                 sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  op_in[2] (in)                                           0.00       0.00 r
  U146/Y (NOR2XB_X0P5M_A9TR)                              0.09       0.09 r
  U147/Y (INV_X0P5B_A9TR)                                 0.08       0.17 f
  U148/Y (NOR2_X0P5A_A9TR)                                0.17       0.34 r
  U217/Y (INV_X0P5B_A9TR)                                 0.13       0.47 f
  U277/Y (OAI211_X0P5M_A9TR)                              0.08       0.56 r
  U278/Y (XOR2_X0P5M_A9TR)                                0.08       0.63 r
  DP_OP_33J1_122_8880/U9/CO (ADDF_X1M_A9TR)               0.08       0.71 r
  DP_OP_33J1_122_8880/U8/S (ADDF_X1M_A9TR)                0.06       0.77 r
  U263/Y (AOI22BB_X0P5M_A9TR)                             0.04       0.81 f
  U264/Y (OAI211_X0P5M_A9TR)                              0.06       0.87 r
  U113/Y (INV_X0P5B_A9TR)                                 0.05       0.92 f
  U114/Y (INV_X2M_A9TR)                                   0.18       1.10 r
  result_out[1] (out)                                     0.00       1.11 r
  data arrival time                                                  1.11
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: op_in[2] (input port)
  Endpoint: result_out[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                Small                 sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  op_in[2] (in)                                           0.00       0.00 r
  U146/Y (NOR2XB_X0P5M_A9TR)                              0.09       0.09 r
  U147/Y (INV_X0P5B_A9TR)                                 0.08       0.17 f
  U148/Y (NOR2_X0P5A_A9TR)                                0.17       0.34 r
  U217/Y (INV_X0P5B_A9TR)                                 0.13       0.47 f
  U277/Y (OAI211_X0P5M_A9TR)                              0.08       0.56 r
  U278/Y (XOR2_X0P5M_A9TR)                                0.08       0.63 r
  DP_OP_33J1_122_8880/U9/CO (ADDF_X1M_A9TR)               0.08       0.71 r
  DP_OP_33J1_122_8880/U8/CO (ADDF_X1M_A9TR)               0.06       0.77 r
  DP_OP_33J1_122_8880/U7/S (ADDF_X1M_A9TR)                0.07       0.84 f
  U251/Y (NAND2_X0P5A_A9TR)                               0.04       0.88 r
  U118/Y (NAND3XXB_X3M_A9TR)                              0.21       1.09 f
  result_out[2] (out)                                     0.00       1.09 f
  data arrival time                                                  1.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
