/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 376 224)
	(text "bht_btb_controller" (rect 5 0 75 12)(font "Arial" ))
	(text "inst" (rect 8 192 20 204)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "pc_fetch[31..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "pc_fetch[31..0]" (rect 21 27 80 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "bht_btb_ram_output1_[31..0]" (rect 0 0 114 12)(font "Arial" ))
		(text "bht_btb_ram_output1_[31..0]" (rect 21 43 135 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "bht_btb_ram_output2_[31..0]" (rect 0 0 115 12)(font "Arial" ))
		(text "bht_btb_ram_output2_[31..0]" (rect 21 59 136 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "pc_fetch_update[31..0]" (rect 0 0 90 12)(font "Arial" ))
		(text "pc_fetch_update[31..0]" (rect 21 75 111 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "pc_target_update[31..0]" (rect 0 0 93 12)(font "Arial" ))
		(text "pc_target_update[31..0]" (rect 21 91 114 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "is_branch" (rect 0 0 38 12)(font "Arial" ))
		(text "is_branch" (rect 21 107 59 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "increment_counter" (rect 0 0 74 12)(font "Arial" ))
		(text "increment_counter" (rect 21 123 95 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 0 144)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 139 31 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 1))
	)
	(port
		(pt 0 160)
		(input)
		(text "reset" (rect 0 0 20 12)(font "Arial" ))
		(text "reset" (rect 21 155 41 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 1))
	)
	(port
		(pt 360 32)
		(output)
		(text "address1_[(ADDR_WIDTH-1)..0]" (rect 0 0 139 12)(font "Arial" ))
		(text "address1_[(ADDR_WIDTH-1)..0]" (rect 200 27 339 39)(font "Arial" ))
		(line (pt 360 32)(pt 344 32)(line_width 3))
	)
	(port
		(pt 360 48)
		(output)
		(text "wr_enable1_" (rect 0 0 49 12)(font "Arial" ))
		(text "wr_enable1_" (rect 290 43 339 55)(font "Arial" ))
		(line (pt 360 48)(pt 344 48)(line_width 1))
	)
	(port
		(pt 360 64)
		(output)
		(text "wr_data1_[31..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "wr_data1_[31..0]" (rect 275 59 339 71)(font "Arial" ))
		(line (pt 360 64)(pt 344 64)(line_width 3))
	)
	(port
		(pt 360 80)
		(output)
		(text "address2_[(ADDR_WIDTH-1)..0]" (rect 0 0 140 12)(font "Arial" ))
		(text "address2_[(ADDR_WIDTH-1)..0]" (rect 199 75 339 87)(font "Arial" ))
		(line (pt 360 80)(pt 344 80)(line_width 3))
	)
	(port
		(pt 360 96)
		(output)
		(text "wr_enable2_" (rect 0 0 50 12)(font "Arial" ))
		(text "wr_enable2_" (rect 289 91 339 103)(font "Arial" ))
		(line (pt 360 96)(pt 344 96)(line_width 1))
	)
	(port
		(pt 360 112)
		(output)
		(text "wr_data2_[31..0]" (rect 0 0 66 12)(font "Arial" ))
		(text "wr_data2_[31..0]" (rect 273 107 339 119)(font "Arial" ))
		(line (pt 360 112)(pt 344 112)(line_width 3))
	)
	(port
		(pt 360 128)
		(output)
		(text "pc_target_prediction[31..0]" (rect 0 0 103 12)(font "Arial" ))
		(text "pc_target_prediction[31..0]" (rect 236 123 339 135)(font "Arial" ))
		(line (pt 360 128)(pt 344 128)(line_width 3))
	)
	(port
		(pt 360 144)
		(output)
		(text "branch_prediction" (rect 0 0 69 12)(font "Arial" ))
		(text "branch_prediction" (rect 270 139 339 151)(font "Arial" ))
		(line (pt 360 144)(pt 344 144)(line_width 1))
	)
	(parameter
		"COUNTER_BITS"
		"2"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ADDR_WIDTH"
		"6"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"PC_BITS"
		"11"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 344 192)(line_width 1))
	)
	(annotation_block (parameter)(rect 376 -64 476 16))
)
