#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 25 13:09:24 2022
# Process ID: 21708
# Current directory: F:/FKNV/add_pixels_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27312 F:\FKNV\add_pixels_test\add_pixels_test.xpr
# Log file: F:/FKNV/add_pixels_test/vivado.log
# Journal file: F:/FKNV/add_pixels_test\vivado.jou
# Running On: CY-20210824MCYK, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 16805 MB
#-----------------------------------------------------------
start_gui
open_project F:/FKNV/add_pixels_test/add_pixels_test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'F:/FKNV/add_pixels_test/add_pixels_test.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/XILINX2021.2/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.285 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project get_pixel_test F:/FKNV/get_pixel_test -part xc7z020clg400-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/XILINX2021.2/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
file mkdir F:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/new
close [ open F:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/new/get_pixel_test.v w ]
add_files F:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/new/get_pixel_test.v
F:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/new/get_pixel_test.v
update_compile_order -fileset sources_1
close [ open F:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/new/get_pixel.v w ]
add_files F:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/new/get_pixel.v
export_ip_user_files -of_objects  [get_files F:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/new/get_pixel_test.v] -no_script -reset -force -quiet
remove_files  F:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/new/get_pixel_test.v
file delete -force F:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/new/get_pixel_test.v
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_signed
set_property -dict [list CONFIG.Component_Name {mult_gen_signed} CONFIG.PortAWidth {12} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {24} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {35} CONFIG.PipeStages {3} CONFIG.SyncClear {true}] [get_ips mult_gen_signed]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mult_gen_signed' to 'mult_gen_signed' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_signed/mult_gen_signed.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_signed'...
generate_target all [get_files  f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_signed/mult_gen_signed.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_signed'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_signed'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_signed'...
catch { config_ip_cache -export [get_ips -all mult_gen_signed] }
export_ip_user_files -of_objects [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_signed/mult_gen_signed.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_signed/mult_gen_signed.xci]
launch_runs mult_gen_signed_synth_1 -jobs 6
[Mon Apr 25 19:58:24 2022] Launched mult_gen_signed_synth_1...
Run output will be captured here: F:/FKNV/get_pixel_test/get_pixel_test.runs/mult_gen_signed_synth_1/runme.log
export_simulation -of_objects [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_signed/mult_gen_signed.xci] -directory F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files/sim_scripts -ip_user_files_dir F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files -ipstatic_source_dir F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/modelsim} {questa=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/questa} {riviera=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/riviera} {activehdl=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {24} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {24} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.Use_Custom_Output_Width {true} CONFIG.OutputWidthHigh {47} CONFIG.OutputWidthLow {24} CONFIG.PipeStages {4} CONFIG.SyncClear {false}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
generate_target all [get_files  f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs mult_gen_0_synth_1 -jobs 6
[Mon Apr 25 19:59:26 2022] Launched mult_gen_0_synth_1...
Run output will be captured here: F:/FKNV/get_pixel_test/get_pixel_test.runs/mult_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files/sim_scripts -ip_user_files_dir F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files -ipstatic_source_dir F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/modelsim} {questa=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/questa} {riviera=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/riviera} {activehdl=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset mult_gen_0 f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

INFO: [Project 1-386] Moving file 'f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' from fileset 'mult_gen_0' to fileset 'sources_1'.
file delete -force f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_0
file delete -force f:/FKNV/get_pixel_test/get_pixel_test.gen/sources_1/ip/mult_gen_0
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_LSB24
set_property -dict [list CONFIG.Component_Name {mult_gen_LSB24} CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {24} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {24} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.Use_Custom_Output_Width {true} CONFIG.OutputWidthHigh {47} CONFIG.OutputWidthLow {24} CONFIG.PipeStages {4} CONFIG.SyncClear {true}] [get_ips mult_gen_LSB24]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mult_gen_LSB24' to 'mult_gen_LSB24' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_LSB24/mult_gen_LSB24.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_LSB24'...
generate_target all [get_files  f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_LSB24/mult_gen_LSB24.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_LSB24'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_LSB24'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_LSB24'...
catch { config_ip_cache -export [get_ips -all mult_gen_LSB24] }
export_ip_user_files -of_objects [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_LSB24/mult_gen_LSB24.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_LSB24/mult_gen_LSB24.xci]
launch_runs mult_gen_LSB24_synth_1 -jobs 6
[Mon Apr 25 20:00:11 2022] Launched mult_gen_LSB24_synth_1...
Run output will be captured here: F:/FKNV/get_pixel_test/get_pixel_test.runs/mult_gen_LSB24_synth_1/runme.log
export_simulation -of_objects [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/mult_gen_LSB24/mult_gen_LSB24.xci] -directory F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files/sim_scripts -ip_user_files_dir F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files -ipstatic_source_dir F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/modelsim} {questa=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/questa} {riviera=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/riviera} {activehdl=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_d0Bx
set_property -dict [list CONFIG.Component_Name {c_addsub_d0Bx} CONFIG.Implementation {DSP48} CONFIG.A_Width {36} CONFIG.B_Width {36} CONFIG.Latency {2} CONFIG.CE {false} CONFIG.SCLR {true} CONFIG.Out_Width {36} CONFIG.B_Value {000000000000000000000000000000000000}] [get_ips c_addsub_d0Bx]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'c_addsub_d0Bx' to 'c_addsub_d0Bx' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d0Bx/c_addsub_d0Bx.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_addsub_d0Bx'...
generate_target all [get_files  f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d0Bx/c_addsub_d0Bx.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_addsub_d0Bx'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_addsub_d0Bx'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_addsub_d0Bx'...
catch { config_ip_cache -export [get_ips -all c_addsub_d0Bx] }
export_ip_user_files -of_objects [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d0Bx/c_addsub_d0Bx.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d0Bx/c_addsub_d0Bx.xci]
launch_runs c_addsub_d0Bx_synth_1 -jobs 6
[Mon Apr 25 20:02:11 2022] Launched c_addsub_d0Bx_synth_1...
Run output will be captured here: F:/FKNV/get_pixel_test/get_pixel_test.runs/c_addsub_d0Bx_synth_1/runme.log
export_simulation -of_objects [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d0Bx/c_addsub_d0Bx.xci] -directory F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files/sim_scripts -ip_user_files_dir F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files -ipstatic_source_dir F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/modelsim} {questa=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/questa} {riviera=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/riviera} {activehdl=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_d1Bx
set_property -dict [list CONFIG.Component_Name {c_addsub_d1Bx} CONFIG.Implementation {DSP48} CONFIG.A_Type {Signed} CONFIG.A_Width {37} CONFIG.B_Width {37} CONFIG.Latency {2} CONFIG.CE {false} CONFIG.SCLR {true} CONFIG.Out_Width {37} CONFIG.B_Value {0000000000000000000000000000000000000}] [get_ips c_addsub_d1Bx]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'c_addsub_d1Bx' to 'c_addsub_d1Bx' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d1Bx/c_addsub_d1Bx.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_addsub_d1Bx'...
generate_target all [get_files  f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d1Bx/c_addsub_d1Bx.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_addsub_d1Bx'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_addsub_d1Bx'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_addsub_d1Bx'...
catch { config_ip_cache -export [get_ips -all c_addsub_d1Bx] }
export_ip_user_files -of_objects [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d1Bx/c_addsub_d1Bx.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d1Bx/c_addsub_d1Bx.xci]
launch_runs c_addsub_d1Bx_synth_1 -jobs 6
[Mon Apr 25 20:02:47 2022] Launched c_addsub_d1Bx_synth_1...
Run output will be captured here: F:/FKNV/get_pixel_test/get_pixel_test.runs/c_addsub_d1Bx_synth_1/runme.log
export_simulation -of_objects [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d1Bx/c_addsub_d1Bx.xci] -directory F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files/sim_scripts -ip_user_files_dir F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files -ipstatic_source_dir F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/modelsim} {questa=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/questa} {riviera=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/riviera} {activehdl=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_d2Bx
set_property -dict [list CONFIG.Component_Name {c_addsub_d2Bx} CONFIG.Implementation {DSP48} CONFIG.A_Width {38} CONFIG.B_Width {38} CONFIG.Latency {2} CONFIG.CE {false} CONFIG.SCLR {true} CONFIG.Out_Width {38} CONFIG.B_Value {00000000000000000000000000000000000000}] [get_ips c_addsub_d2Bx]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'c_addsub_d2Bx' to 'c_addsub_d2Bx' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d2Bx/c_addsub_d2Bx.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_addsub_d2Bx'...
generate_target all [get_files  f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d2Bx/c_addsub_d2Bx.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_addsub_d2Bx'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_addsub_d2Bx'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_addsub_d2Bx'...
catch { config_ip_cache -export [get_ips -all c_addsub_d2Bx] }
export_ip_user_files -of_objects [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d2Bx/c_addsub_d2Bx.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d2Bx/c_addsub_d2Bx.xci]
launch_runs c_addsub_d2Bx_synth_1 -jobs 6
[Mon Apr 25 20:03:26 2022] Launched c_addsub_d2Bx_synth_1...
Run output will be captured here: F:/FKNV/get_pixel_test/get_pixel_test.runs/c_addsub_d2Bx_synth_1/runme.log
export_simulation -of_objects [get_files f:/FKNV/get_pixel_test/get_pixel_test.srcs/sources_1/ip/c_addsub_d2Bx/c_addsub_d2Bx.xci] -directory F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files/sim_scripts -ip_user_files_dir F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files -ipstatic_source_dir F:/FKNV/get_pixel_test/get_pixel_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/modelsim} {questa=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/questa} {riviera=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/riviera} {activehdl=F:/FKNV/get_pixel_test/get_pixel_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 20:30:27 2022...
