Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: ram_dual_channel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ram_dual_channel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ram_dual_channel"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ram_dual_channel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\ISE Projects\az7\ram_dual_channel.vhd" into library work
Parsing entity <ram_dual_channel>.
Parsing architecture <arch> of entity <ram_dual_channel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ram_dual_channel> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:92 - "D:\ISE Projects\az7\ram_dual_channel.vhd" Line 47: read_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\ISE Projects\az7\ram_dual_channel.vhd" Line 48: read_data should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ram_dual_channel>.
    Related source file is "D:\ISE Projects\az7\ram_dual_channel.vhd".
        w = 4
        d = 8
        c = 3
    Found 4-bit register for signal <mem_1<2>>.
    Found 4-bit register for signal <mem_1<3>>.
    Found 4-bit register for signal <mem_1<4>>.
    Found 4-bit register for signal <mem_1<5>>.
    Found 4-bit register for signal <mem_1<6>>.
    Found 4-bit register for signal <mem_1<7>>.
    Found 4-bit register for signal <mem_1<0>>.
    Found 4-bit register for signal <mem_1<1>>.
    Found 4-bit register for signal <read_data>.
    Found 4-bit 8-to-1 multiplexer for signal <addr[2]_mem_1[7][3]_wide_mux_9_OUT> created at line 44.
WARNING:Xst:737 - Found 1-bit latch for signal <write_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <write_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <write_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <write_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator equal for signal <write_data[3]_read_data[3]_equal_31_o> created at line 47
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ram_dual_channel> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 9
 4-bit register                                        : 9
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ram_dual_channel> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ram_dual_channel, actual ratio is 0.
Latch write_data_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch write_data_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch write_data_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch write_data_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ram_dual_channel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 24
#      INV                         : 1
#      LUT3                        : 1
#      LUT4                        : 9
#      LUT5                        : 1
#      LUT6                        : 8
#      MUXF7                       : 4
# FlipFlops/Latches                : 44
#      FDCE                        : 20
#      FDE                         : 4
#      FDPE                        : 12
#      LD_1                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 6
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              40  out of  126800     0%  
 Number of Slice LUTs:                   20  out of  63400     0%  
    Number used as Logic:                20  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     46
   Number with an unused Flip Flop:       6  out of     46    13%  
   Number with an unused LUT:            26  out of     46    56%  
   Number of fully used LUT-FF pairs:    14  out of     46    30%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    210     7%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                   | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------------------------+------------------------+-------+
write_data[3]_read_data[3]_equal_31_o(write_data[3]_read_data[3]_equal_31_o4:O)| NONE(*)(write_data_3)  | 8     |
clk                                                                            | BUFGP                  | 36    |
-------------------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.301ns (Maximum Frequency: 768.462MHz)
   Minimum input arrival time before clock: 1.147ns
   Maximum output required time after clock: 0.754ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.301ns (frequency: 768.462MHz)
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Delay:               1.301ns (Levels of Logic = 2)
  Source:            mem_1_6_0 (FF)
  Destination:       read_data_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mem_1_6_0 to read_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.361   0.556  mem_1_6_0 (mem_1_6_0)
     LUT6:I2->O            1   0.097   0.000  Mmux_addr[2]_mem_1[7][3]_wide_mux_9_OUT_3 (Mmux_addr[2]_mem_1[7][3]_wide_mux_9_OUT_3)
     MUXF7:I1->O           1   0.279   0.000  Mmux_addr[2]_mem_1[7][3]_wide_mux_9_OUT_2_f7 (addr[2]_mem_1[7][3]_wide_mux_9_OUT<0>)
     FDE:D                     0.008          read_data_0
    ----------------------------------------
    Total                      1.301ns (0.745ns logic, 0.556ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 192 / 72
-------------------------------------------------------------------------
Offset:              1.147ns (Levels of Logic = 3)
  Source:            addr<1> (PAD)
  Destination:       read_data_0 (FF)
  Destination Clock: clk rising

  Data Path: addr<1> to read_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.762  addr_1_IBUF (addr_1_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mmux_addr[2]_mem_1[7][3]_wide_mux_9_OUT_3 (Mmux_addr[2]_mem_1[7][3]_wide_mux_9_OUT_3)
     MUXF7:I1->O           1   0.279   0.000  Mmux_addr[2]_mem_1[7][3]_wide_mux_9_OUT_2_f7 (addr[2]_mem_1[7][3]_wide_mux_9_OUT<0>)
     FDE:D                     0.008          read_data_0
    ----------------------------------------
    Total                      1.147ns (0.385ns logic, 0.762ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.654ns (Levels of Logic = 1)
  Source:            read_data_3 (FF)
  Destination:       read_data<3> (PAD)
  Source Clock:      clk rising

  Data Path: read_data_3 to read_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.361   0.293  read_data_3 (read_data_3)
     OBUF:I->O                 0.000          read_data_3_OBUF (read_data<3>)
    ----------------------------------------
    Total                      0.654ns (0.361ns logic, 0.293ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'write_data[3]_read_data[3]_equal_31_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.754ns (Levels of Logic = 1)
  Source:            write_data_3_1 (LATCH)
  Destination:       write_data<3> (PAD)
  Source Clock:      write_data[3]_read_data[3]_equal_31_o rising

  Data Path: write_data_3_1 to write_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.475   0.279  write_data_3_1 (write_data_3_1)
     OBUF:I->O                 0.000          write_data_3_OBUF (write_data<3>)
    ----------------------------------------
    Total                      0.754ns (0.475ns logic, 0.279ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk                                  |    1.301|         |         |         |
write_data[3]_read_data[3]_equal_31_o|    0.799|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock write_data[3]_read_data[3]_equal_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.654|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.36 secs
 
--> 

Total memory usage is 4681484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

