-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pqcrystals_dilithium_29 is
port (
    ap_ready : OUT STD_LOGIC;
    a : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of pqcrystals_dilithium_29 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv9_2B : STD_LOGIC_VECTOR (8 downto 0) := "000101011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_3FF000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000001111111111000000000000";
    constant ap_const_lv32_7FE001 : STD_LOGIC_VECTOR (31 downto 0) := "00000000011111111110000000000001";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2C0B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010110000001011";
    constant ap_const_lv32_800000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000100000000000000000000000";
    constant ap_const_lv27_7FD1800 : STD_LOGIC_VECTOR (26 downto 0) := "111111111010001100000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal add_ln42_fu_50_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_fu_56_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_163_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln5_fu_70_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln47_fu_79_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln48_fu_83_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_89_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln48_fu_97_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln48_fu_103_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal a1_1_fu_111_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_172_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln52_fu_125_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of sub_ln52_fu_125_p2 : signal is "no";
    signal tmp_637_fu_130_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_fu_138_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln48_1_fu_121_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln52_1_fu_146_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sub_ln52_1_fu_146_p2 : signal is "no";
    signal grp_fu_163_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_163_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_172_p0 : STD_LOGIC_VECTOR (18 downto 0);

    component crypto_sign_mac_mjbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (24 downto 0);
        din2 : IN STD_LOGIC_VECTOR (24 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component crypto_sign_mac_mkbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    crypto_sign_mac_mjbC_U88 : component crypto_sign_mac_mjbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_163_p0,
        din1 => trunc_ln_fu_56_p4,
        din2 => grp_fu_163_p2,
        dout => grp_fu_163_p3);

    crypto_sign_mac_mkbM_U89 : component crypto_sign_mac_mkbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_172_p0,
        din1 => a1_1_fu_111_p2,
        din2 => a,
        dout => grp_fu_172_p3);




    a1_1_fu_111_p2 <= (trunc_ln5_fu_70_p4 and select_ln48_fu_103_p3);
    add_ln42_fu_50_p2 <= std_logic_vector(unsigned(ap_const_lv32_7F) + unsigned(a));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= sext_ln48_1_fu_121_p1;
    ap_return_1 <= sub_ln52_1_fu_146_p2;
    grp_fu_163_p0 <= ap_const_lv32_2C0B(15 - 1 downto 0);
    grp_fu_163_p2 <= ap_const_lv32_800000(25 - 1 downto 0);
    grp_fu_172_p0 <= ap_const_lv27_7FD1800(19 - 1 downto 0);
    select_ln48_fu_103_p3 <= 
        ap_const_lv8_FF when (xor_ln48_fu_97_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln52_fu_138_p3 <= 
        ap_const_lv32_7FE001 when (tmp_637_fu_130_p3(0) = '1') else 
        ap_const_lv32_0;
        sext_ln47_fu_79_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln5_fu_70_p4),9));

        sext_ln48_1_fu_121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a1_1_fu_111_p2),32));

    sub_ln48_fu_83_p2 <= std_logic_vector(unsigned(ap_const_lv9_2B) - unsigned(sext_ln47_fu_79_p1));
    sub_ln52_1_fu_146_p2 <= std_logic_vector(signed(grp_fu_172_p3) - signed(select_ln52_fu_138_p3));
    sub_ln52_fu_125_p2 <= std_logic_vector(unsigned(ap_const_lv32_3FF000) - unsigned(grp_fu_172_p3));
    tmp_637_fu_130_p3 <= sub_ln52_fu_125_p2(31 downto 31);
    tmp_fu_89_p3 <= sub_ln48_fu_83_p2(8 downto 8);
    trunc_ln5_fu_70_p4 <= grp_fu_163_p3(31 downto 24);
    trunc_ln_fu_56_p4 <= add_ln42_fu_50_p2(31 downto 7);
    xor_ln48_fu_97_p2 <= (tmp_fu_89_p3 xor ap_const_lv1_1);
end behav;
