\hypertarget{_u_a_r_t__private_8h_source}{}\doxysection{UART\+\_\+private.\+h}
\label{_u_a_r_t__private_8h_source}\index{COTS/MCAL/UART/UART\_private.h@{COTS/MCAL/UART/UART\_private.h}}
\mbox{\hyperlink{_u_a_r_t__private_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00009}00009 \textcolor{comment}{/* Header file guard */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00010}00010 \textcolor{preprocessor}{\#ifndef \_UART\_private\_H}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00011}00011 \textcolor{preprocessor}{\#define \_UART\_private\_H}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00012}00012 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00013}00013 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00014}00014 \textcolor{preprocessor}{\#define UART\_DIV\_SAMPLING16(\_PCLK\_, \_BAUD\_)            ((u32\_t)((((u64\_t)(\_PCLK\_))*25U)/(4U*((u64\_t)(\_BAUD\_)))))}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00015}00015 \textcolor{preprocessor}{\#define UART\_DIVMANT\_SAMPLING16(\_PCLK\_, \_BAUD\_)        (UART\_DIV\_SAMPLING16((\_PCLK\_), (\_BAUD\_))/100U)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00016}00016 \textcolor{preprocessor}{\#define UART\_DIVFRAQ\_SAMPLING16(\_PCLK\_, \_BAUD\_)        ((((UART\_DIV\_SAMPLING16((\_PCLK\_), (\_BAUD\_)) -\/ (UART\_DIVMANT\_SAMPLING16((\_PCLK\_), (\_BAUD\_)) * 100U)) * 16U) + 50U) / 100U)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00017}00017 \textcolor{comment}{/* UART BRR = mantissa + overflow + fraction}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00018}00018 \textcolor{comment}{            = (UART DIVMANT << 4) + (UART DIVFRAQ \& 0xF0) + (UART DIVFRAQ \& 0x0FU) */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00019}00019 \textcolor{preprocessor}{\#define UART\_BRR\_SAMPLING16(\_PCLK\_, \_BAUD\_)            ((UART\_DIVMANT\_SAMPLING16((\_PCLK\_), (\_BAUD\_)) << 4U) + \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00020}00020 \textcolor{preprocessor}{                                                        (UART\_DIVFRAQ\_SAMPLING16((\_PCLK\_), (\_BAUD\_)) \& 0xF0U) + \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00021}00021 \textcolor{preprocessor}{                                                        (UART\_DIVFRAQ\_SAMPLING16((\_PCLK\_), (\_BAUD\_)) \& 0x0FU))}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00022}00022 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00023}00023 \textcolor{preprocessor}{\#define UART\_DIV\_SAMPLING8(\_PCLK\_, \_BAUD\_)             ((u32\_t)((((u64\_t)(\_PCLK\_))*25U)/(2U*((u64\_t)(\_BAUD\_)))))}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00024}00024 \textcolor{preprocessor}{\#define UART\_DIVMANT\_SAMPLING8(\_PCLK\_, \_BAUD\_)         (UART\_DIV\_SAMPLING8((\_PCLK\_), (\_BAUD\_))/100U)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00025}00025 \textcolor{preprocessor}{\#define UART\_DIVFRAQ\_SAMPLING8(\_PCLK\_, \_BAUD\_)         ((((UART\_DIV\_SAMPLING8((\_PCLK\_), (\_BAUD\_)) -\/ (UART\_DIVMANT\_SAMPLING8((\_PCLK\_), (\_BAUD\_)) * 100U)) * 8U) + 50U) / 100U)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00026}00026 \textcolor{comment}{/* UART BRR = mantissa + overflow + fraction}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00027}00027 \textcolor{comment}{            = (UART DIVMANT << 4) + ((UART DIVFRAQ \& 0xF8) << 1) + (UART DIVFRAQ \& 0x07U) */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00028}00028 \textcolor{preprocessor}{\#define UART\_BRR\_SAMPLING8(\_PCLK\_, \_BAUD\_)             ((UART\_DIVMANT\_SAMPLING8((\_PCLK\_), (\_BAUD\_)) << 4U) + \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00029}00029 \textcolor{preprocessor}{                                                        ((UART\_DIVFRAQ\_SAMPLING8((\_PCLK\_), (\_BAUD\_)) \& 0xF8U) << 1U) + \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00030}00030 \textcolor{preprocessor}{                                                        (UART\_DIVFRAQ\_SAMPLING8((\_PCLK\_), (\_BAUD\_)) \& 0x07U))}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00031}00031 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00032}00032 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00033}00033 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00034}00034 \textcolor{comment}{/*              SR BITS Mapping               */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00035}00035 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00036}00036 \textcolor{comment}{/*  Parity error                    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00037}00037 \textcolor{preprocessor}{\#define MUSART\_SR\_PE\_BIT    0}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00038}00038 \textcolor{comment}{/*  Framing error                   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00039}00039 \textcolor{preprocessor}{\#define MUSART\_SR\_FE\_BIT    1}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00040}00040 \textcolor{comment}{/*  Noise error flag                */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00041}00041 \textcolor{preprocessor}{\#define MUSART\_SR\_NE\_BIT    2}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00042}00042 \textcolor{comment}{/*  Overrun error                   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00043}00043 \textcolor{preprocessor}{\#define MUSART\_SR\_ORE\_BIT   3}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00044}00044 \textcolor{comment}{/*  IDLE line detected              */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00045}00045 \textcolor{preprocessor}{\#define MUSART\_SR\_IDLE\_BIT  4}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00046}00046 \textcolor{comment}{/*  Read data register not empty    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00047}00047 \textcolor{preprocessor}{\#define MUSART\_SR\_RXNE\_BIT  5}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00048}00048 \textcolor{comment}{/*  Transmission complete           */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00049}00049 \textcolor{preprocessor}{\#define MUSART\_SR\_TC\_BIT    6}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00050}00050 \textcolor{comment}{/*  Transmit data register empty    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00051}00051 \textcolor{preprocessor}{\#define MUSART\_SR\_TXE\_BIT   7}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00052}00052 \textcolor{comment}{/*  LIN break detection flag        */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00053}00053 \textcolor{preprocessor}{\#define MUSART\_SR\_LBD\_BIT   8}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00054}00054 \textcolor{comment}{/*  CTS flag                        */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00055}00055 \textcolor{preprocessor}{\#define MUSART\_SR\_CTS\_BIT   9}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00056}00056 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00057}00057 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00058}00058 \textcolor{comment}{/*              CR1 BITS Mapping              */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00059}00059 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00060}00060 \textcolor{comment}{/*  Send break  bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00061}00061 \textcolor{preprocessor}{\#define MUSART\_CR1\_SBK\_BIT  0}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00062}00062 \textcolor{comment}{/*  Recevier Wakeup bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00063}00063 \textcolor{preprocessor}{\#define MUSART\_CR1\_RWU\_BIT  1}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00064}00064 \textcolor{comment}{/*  Recevier Enable bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00065}00065 \textcolor{preprocessor}{\#define MUSART\_CR1\_RE\_BIT   2}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00066}00066 \textcolor{comment}{/*  Transmitter Enable bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00067}00067 \textcolor{preprocessor}{\#define MUSART\_CR1\_TE\_BIT   3}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00068}00068 \textcolor{comment}{/*  IDLE interrupt enable bit   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00069}00069 \textcolor{preprocessor}{\#define MUSART\_CR1\_IDLEIE\_BIT   4}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00070}00070 \textcolor{comment}{/*  RXNEIE interrupt enable bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00071}00071 \textcolor{preprocessor}{\#define MUSART\_CR1\_RXNEIE\_BIT   5}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00072}00072 \textcolor{comment}{/*  Transmission complete interrupt enable bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00073}00073 \textcolor{preprocessor}{\#define MUSART\_CR1\_TCIE\_BIT     6}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00074}00074 \textcolor{comment}{/*  TXE interrupt enable bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00075}00075 \textcolor{preprocessor}{\#define MUSART\_CR1\_TXEIE\_BIT    7}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00076}00076 \textcolor{comment}{/*  PE interrupt enable bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00077}00077 \textcolor{preprocessor}{\#define MUSART\_CR1\_PEIE\_BIT     8}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00078}00078 \textcolor{comment}{/*  Parity selection bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00079}00079 \textcolor{preprocessor}{\#define MUSART\_CR1\_PS\_BIT       9}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00080}00080 \textcolor{comment}{/*  Parity control enable bit   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00081}00081 \textcolor{preprocessor}{\#define MUSART\_CR1\_PCE\_BIT      10}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00082}00082 \textcolor{comment}{/*  Wakeup method bit   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00083}00083 \textcolor{preprocessor}{\#define MUSART\_CR1\_WAKE\_BIT     11}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00084}00084 \textcolor{comment}{/*  Word length bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00085}00085 \textcolor{preprocessor}{\#define MUSART\_CR1\_M\_BIT        12}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00086}00086 \textcolor{comment}{/*  USART enable bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00087}00087 \textcolor{preprocessor}{\#define MUSART\_CR1\_UE\_BIT       13}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00088}00088 \textcolor{comment}{/*  USART Oversampling bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00089}00089 \textcolor{preprocessor}{\#define MUSART\_CR1\_OVER8\_BIT    15}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00090}00090 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00091}00091 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00092}00092 \textcolor{comment}{/*              CR2 BITS Mapping              */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00093}00093 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00094}00094 \textcolor{comment}{/*  Address of the USART node bits  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00095}00095 \textcolor{preprocessor}{\#define MUSART\_CR2\_ADD0\_BIT     0}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00096}00096 \textcolor{preprocessor}{\#define MUSART\_CR2\_ADD1\_BIT     1}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00097}00097 \textcolor{preprocessor}{\#define MUSART\_CR2\_ADD2\_BIT     2}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00098}00098 \textcolor{preprocessor}{\#define MUSART\_CR2\_ADD3\_BIT     3}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00099}00099 \textcolor{comment}{/*  lin break detection length bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00100}00100 \textcolor{preprocessor}{\#define MUSART\_CR2\_LBDL\_BIT 5}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00101}00101 \textcolor{comment}{/*  LIN break detection interrupt enable bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00102}00102 \textcolor{preprocessor}{\#define MUSART\_CR2\_LBDIE\_BIT        6}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00103}00103 \textcolor{comment}{/*  Last bit clock pulse bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00104}00104 \textcolor{preprocessor}{\#define MUSART\_CR2\_LBCL\_BIT     8}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00105}00105 \textcolor{comment}{/*  Clock phase bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00106}00106 \textcolor{preprocessor}{\#define MUSART\_CR2\_CPHA\_BIT     9}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00107}00107 \textcolor{comment}{/*  Clock polarity bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00108}00108 \textcolor{preprocessor}{\#define MUSART\_CR2\_CPOL\_BIT     10}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00109}00109 \textcolor{comment}{/*  Clock enable bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00110}00110 \textcolor{preprocessor}{\#define MUSART\_CR2\_CLKEN\_BIT    11}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00111}00111 \textcolor{comment}{/*  STOP bit start */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00112}00112 \textcolor{preprocessor}{\#define MUSART\_CR2\_STOP\_BIT     12}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00113}00113 \textcolor{comment}{/*  STOP bits   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00114}00114 \textcolor{preprocessor}{\#define MUSART\_CR2\_STOP0\_BIT    12}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00115}00115 \textcolor{preprocessor}{\#define MUSART\_CR2\_STOP1\_BIT    13}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00116}00116 \textcolor{comment}{/*  LIN mode enable bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00117}00117 \textcolor{preprocessor}{\#define MUSART\_CR2\_LINEN\_BIT    14}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00118}00118 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00119}00119 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00120}00120 \textcolor{comment}{/*              CR3 BITS Mapping              */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00121}00121 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00122}00122 \textcolor{comment}{/*  CTS interrupt enable bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00123}00123 \textcolor{preprocessor}{\#define MUSART\_CR3\_CTSIE\_BIT    10}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00124}00124 \textcolor{comment}{/*  CTS enable bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00125}00125 \textcolor{preprocessor}{\#define MUSART\_CR3\_CTSE\_BIT     9}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00126}00126 \textcolor{comment}{/*  RTS enable bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00127}00127 \textcolor{preprocessor}{\#define MUSART\_CR3\_RTSE\_BIT     8}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00128}00128 \textcolor{comment}{/*  DMA enable transmitter bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00129}00129 \textcolor{preprocessor}{\#define MUSART\_CR3\_DMAT\_BIT     7}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00130}00130 \textcolor{comment}{/*  DMA enable receiver bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00131}00131 \textcolor{preprocessor}{\#define MUSART\_CR3\_DMAR\_BIT     6}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00132}00132 \textcolor{comment}{/*  Smartcard mode enable bit   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00133}00133 \textcolor{preprocessor}{\#define MUSART\_CR3\_SCEN\_BIT     5}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00134}00134 \textcolor{comment}{/*  Smartcard NACK enable bit   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00135}00135 \textcolor{preprocessor}{\#define MUSART\_CR3\_NACK\_BIT     4}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00136}00136 \textcolor{comment}{/*  Half-\/duplex selection bit   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00137}00137 \textcolor{preprocessor}{\#define MUSART\_CR3\_HDSEL\_BIT    3}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00138}00138 \textcolor{comment}{/*  IrDA low-\/power bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00139}00139 \textcolor{preprocessor}{\#define MUSART\_CR3\_IRLP\_BIT     2}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00140}00140 \textcolor{comment}{/*  IrDA mode enable bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00141}00141 \textcolor{preprocessor}{\#define MUSART\_CR3\_IREN\_BIT     1}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00142}00142 \textcolor{comment}{/*  Error interrupt enable bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00143}00143 \textcolor{preprocessor}{\#define MUSART\_CR3\_EIE\_BIT      0}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00144}00144 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00145}00145 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00146}00146 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00147}00147 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00148}00148 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00149}00149 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00150}00150 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00151}00151 \textcolor{preprocessor}{\#endif }\textcolor{comment}{//\_UART\_private\_H}}

\end{DoxyCode}
