{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711945156238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711945156238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 23:19:16 2024 " "Processing started: Sun Mar 31 23:19:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711945156238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711945156238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw6p2 -c hw6p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw6p2 -c hw6p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711945156238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711945156476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711945156476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece3140_dsd/tate_finley_hw6_copy/problem_3/ttu.vhd 60 29 " "Found 60 design units, including 29 entities, in source file /ece3140_dsd/tate_finley_hw6_copy/problem_3/ttu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TTU " "Found design unit 1: TTU" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TTU-body " "Found design unit 2: TTU-body" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 EX_PACKAGE-A1 " "Found design unit 3: EX_PACKAGE-A1" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 my_INV-RTL " "Found design unit 4: my_INV-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 my_OR2-RTL " "Found design unit 5: my_OR2-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 my_OR3-RTL " "Found design unit 6: my_OR3-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 my_OR4-RTL " "Found design unit 7: my_OR4-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 my_AND2-RTL " "Found design unit 8: my_AND2-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 218 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 my_AND3-RTL " "Found design unit 9: my_AND3-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 239 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 my_AND4-RTL " "Found design unit 10: my_AND4-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 261 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 my_XOR2-RTL " "Found design unit 11: my_XOR2-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 284 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 my_XOR3-RTL " "Found design unit 12: my_XOR3-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 305 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 my_XOR4-RTL " "Found design unit 13: my_XOR4-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 327 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 my_NOR2-RTL " "Found design unit 14: my_NOR2-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 350 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 my_NOR3-RTL " "Found design unit 15: my_NOR3-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 my_NOR4-RTL " "Found design unit 16: my_NOR4-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 393 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 my_NAND2-RTL " "Found design unit 17: my_NAND2-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 416 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 my_NAND3-RTL " "Found design unit 18: my_NAND3-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 my_NAND4-RTL " "Found design unit 19: my_NAND4-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 459 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 my_XNOR2-RTL " "Found design unit 20: my_XNOR2-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 482 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 my_XNOR3-RTL " "Found design unit 21: my_XNOR3-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 503 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 my_XNOR4-RTL " "Found design unit 22: my_XNOR4-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 525 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 my_decoder_3to8-behavioral " "Found design unit 23: my_decoder_3to8-behavioral" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 546 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 my_mux_2to1-behavioral " "Found design unit 24: my_mux_2to1-behavioral" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 571 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 my_mux_4to1-behavioral " "Found design unit 25: my_mux_4to1-behavioral" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 595 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 my_SR_LATCH-RTL " "Found design unit 26: my_SR_LATCH-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 626 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 my_SRFF-RTL " "Found design unit 27: my_SRFF-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 646 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 my_DFF-RTL " "Found design unit 28: my_DFF-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 678 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 my_sevenSegment-RTL " "Found design unit 29: my_sevenSegment-RTL" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 702 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 my_UpDownCounter-arch_UpDown " "Found design unit 30: my_UpDownCounter-arch_UpDown" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 740 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 my_ripple_counter-arch_rtl " "Found design unit 31: my_ripple_counter-arch_rtl" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 788 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_PACKAGE " "Found entity 1: EX_PACKAGE" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_INV " "Found entity 2: my_INV" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_OR2 " "Found entity 3: my_OR2" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_OR3 " "Found entity 4: my_OR3" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_OR4 " "Found entity 5: my_OR4" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "6 my_AND2 " "Found entity 6: my_AND2" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_AND3 " "Found entity 7: my_AND3" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "8 my_AND4 " "Found entity 8: my_AND4" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "9 my_XOR2 " "Found entity 9: my_XOR2" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "10 my_XOR3 " "Found entity 10: my_XOR3" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "11 my_XOR4 " "Found entity 11: my_XOR4" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "12 my_NOR2 " "Found entity 12: my_NOR2" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "13 my_NOR3 " "Found entity 13: my_NOR3" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "14 my_NOR4 " "Found entity 14: my_NOR4" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "15 my_NAND2 " "Found entity 15: my_NAND2" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "16 my_NAND3 " "Found entity 16: my_NAND3" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "17 my_NAND4 " "Found entity 17: my_NAND4" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 450 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "18 my_XNOR2 " "Found entity 18: my_XNOR2" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "19 my_XNOR3 " "Found entity 19: my_XNOR3" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "20 my_XNOR4 " "Found entity 20: my_XNOR4" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "21 my_decoder_3to8 " "Found entity 21: my_decoder_3to8" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "22 my_mux_2to1 " "Found entity 22: my_mux_2to1" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "23 my_mux_4to1 " "Found entity 23: my_mux_4to1" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 589 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "24 my_SR_LATCH " "Found entity 24: my_SR_LATCH" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "25 my_SRFF " "Found entity 25: my_SRFF" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "26 my_DFF " "Found entity 26: my_DFF" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "27 my_sevenSegment " "Found entity 27: my_sevenSegment" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "28 my_UpDownCounter " "Found entity 28: my_UpDownCounter" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 730 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""} { "Info" "ISGN_ENTITY_NAME" "29 my_ripple_counter " "Found entity 29: my_ripple_counter" {  } { { "../Problem_3/TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711945162926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_counter-arch_rtl " "Found design unit 1: ripple_counter-arch_rtl" {  } { { "ripple_counter.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/ripple_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162930 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter " "Found entity 1: ripple_counter" {  } { { "ripple_counter.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/ripple_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711945162930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "ip/pll.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/ip/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162931 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/ip/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711945162931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6p2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw6p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw6p2-design " "Found design unit 1: hw6p2-design" {  } { { "hw6p2.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/hw6p2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162932 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw6p2 " "Found entity 1: hw6p2" {  } { { "hw6p2.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/hw6p2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945162932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711945162932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw6p2 " "Elaborating entity \"hw6p2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711945162969 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ARDUINO_IO12 hw6p2.vhd(65) " "VHDL Process Statement warning at hw6p2.vhd(65): inferring latch(es) for signal or variable \"ARDUINO_IO12\", which holds its previous value in one or more paths through the process" {  } { { "hw6p2.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/hw6p2.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711945162976 "|hw6p2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR0 hw6p2.vhd(65) " "VHDL Process Statement warning at hw6p2.vhd(65): inferring latch(es) for signal or variable \"LEDR0\", which holds its previous value in one or more paths through the process" {  } { { "hw6p2.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/hw6p2.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711945162976 "|hw6p2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR0 hw6p2.vhd(65) " "Inferred latch for \"LEDR0\" at hw6p2.vhd(65)" {  } { { "hw6p2.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/hw6p2.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711945162978 "|hw6p2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ARDUINO_IO12 hw6p2.vhd(65) " "Inferred latch for \"ARDUINO_IO12\" at hw6p2.vhd(65)" {  } { { "hw6p2.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/hw6p2.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711945162978 "|hw6p2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "hw6p2.vhd" "pll_inst" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/hw6p2.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711945163005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.vhd" "altpll_component" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/ip/pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711945163059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/ip/pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711945163070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000 " "Parameter \"clk0_divide_by\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16777 " "Parameter \"clk0_multiply_by\" = \"16777\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711945163070 ""}  } { { "ip/pll.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/ip/pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711945163070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711945163121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711945163121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711945163121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter ripple_counter:U0 " "Elaborating entity \"ripple_counter\" for hierarchy \"ripple_counter:U0\"" {  } { { "hw6p2.vhd" "U0" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/hw6p2.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711945163147 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ripple_counter.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/ripple_counter.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711945163513 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711945163513 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711945163624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711945164104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711945164104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711945164170 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711945164170 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711945164170 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1711945164170 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711945164170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711945164185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 23:19:24 2024 " "Processing ended: Sun Mar 31 23:19:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711945164185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711945164185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711945164185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711945164185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711945165254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711945165254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 23:19:25 2024 " "Processing started: Sun Mar 31 23:19:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711945165254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711945165254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hw6p2 -c hw6p2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hw6p2 -c hw6p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711945165254 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711945165332 ""}
{ "Info" "0" "" "Project  = hw6p2" {  } {  } 0 0 "Project  = hw6p2" 0 0 "Fitter" 0 0 1711945165332 ""}
{ "Info" "0" "" "Revision = hw6p2" {  } {  } 0 0 "Revision = hw6p2" 0 0 "Fitter" 0 0 1711945165332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711945165382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711945165382 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hw6p2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"hw6p2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711945165388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711945165415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711945165415 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 51 152 0 0 " "Implementing clock multiplication of 51, clock division of 152, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1711945165456 ""}  } { { "db/pll_altpll.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1711945165456 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711945165576 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711945165589 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711945165713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711945165713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711945165713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711945165713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711945165713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711945165713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711945165713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711945165713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711945165713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711945165713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711945165713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711945165713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711945165713 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711945165713 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711945165729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711945165729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711945165729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711945165729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711945165729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711945165729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711945165729 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711945165729 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711945165729 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711945165730 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711945165730 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711945165730 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711945165730 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711945165733 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hw6p2.sdc " "Synopsys Design Constraints File file not found: 'hw6p2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711945166269 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711945166270 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711945166270 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ARDUINO_IO12\$latch~0\|datac " "Node \"ARDUINO_IO12\$latch~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711945166271 ""} { "Warning" "WSTA_SCC_NODE" "ARDUINO_IO12\$latch~0\|combout " "Node \"ARDUINO_IO12\$latch~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711945166271 ""}  } { { "hw6p2.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/hw6p2.vhd" 65 0 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711945166271 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "LEDR0\$latch~0\|datac " "Node \"LEDR0\$latch~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711945166271 ""} { "Warning" "WSTA_SCC_NODE" "LEDR0\$latch~0\|combout " "Node \"LEDR0\$latch~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711945166271 ""}  } { { "hw6p2.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/hw6p2.vhd" 65 0 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711945166271 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711945166273 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711945166281 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711945166282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711945166331 ""}  } { { "db/pll_altpll.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_2/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711945166331 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711945166594 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711945166594 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711945166595 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711945166595 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711945166595 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711945166596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711945166596 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711945166596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711945166596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711945166596 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711945166596 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711945166630 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711945166639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711945167594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711945167865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711945167889 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711945170296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711945170296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711945172002 ""}
