class ThreadTutorial {
    constructor() {
        this.steps = this._buildSteps();
        this.currentStep = -1;
    }

    _memMap(highlighted) {
        const sections = [
            { id: 'dr',    label: '\u2464 Data Registers',    sub: 'DR0\u2013DR15  (16 \u00d7 32-bit, fixed)',        bg: '#1e0840', border: '#8040c0', text: '#b080f0' },
            { id: 'heap',  label: '\u2463 Heap \u2193',       sub: 'Size = heapWords \u00b7 NS clistCount field \u00b7 SW-defined by IDE', bg: '#002a10', border: '#20a040', text: '#60d080' },
            { id: 'free',  label: '\u2462 Freespace',         sub: 'Dynamic gap \u00b7 shrinks as stack/heap grow', bg: '#181818', border: '#404040', text: '#888'    },
            { id: 'stack', label: '\u2461 LIFO Stack \u2191', sub: 'Size = sw words \u00b7 sw field in Header[0] \u00b7 SW-defined by IDE', bg: '#002a40', border: '#2080c0', text: '#60b8f0' },
            { id: 'cap',   label: '\u2460 Capabilities',     sub: 'GT for CR0\u2013CR11  (12 words, architecture-fixed)',            bg: '#3a2c00', border: '#c8a020', text: '#f0d060' },
        ];
        const heights = { dr: 64, heap: 72, free: 56, stack: 96, cap: 72 };
        const addrLabels = {
            dr:    'word 1 \u2192',
            heap:  'word 17 \u2192',
            free:  '17+heapWords \u2192',
            stack: 'sp_max \u2192',
            cap:   'lumpSize\u221212 \u2192',
        };
        let html = '<div style="display:flex;gap:8px;margin:12px 0 4px 0;align-items:stretch;">';
        html += '<div style="display:flex;flex-direction:column;justify-content:flex-start;width:88px;flex-shrink:0;font-size:0.68rem;color:#666;font-family:monospace;">';
        for (const s of sections) {
            html += `<div style="height:${heights[s.id]}px;display:flex;align-items:flex-start;padding-top:6px;justify-content:flex-end;padding-right:4px;box-sizing:border-box;">${addrLabels[s.id]}</div>`;
        }
        html += '</div>';
        html += '<div style="flex:1;display:flex;flex-direction:column;">';
        for (const s of sections) {
            const isHL = s.id === highlighted;
            const outline = isHL ? `3px solid ${s.border}` : `1px solid ${s.border}`;
            const opacity = (!highlighted || isHL) ? '1' : '0.45';
            const shadow = isHL ? `0 0 16px ${s.border}44` : 'none';
            html += `<div style="height:${heights[s.id]}px;background:${s.bg};border:${outline};box-shadow:${shadow};opacity:${opacity};padding:6px 10px;box-sizing:border-box;display:flex;flex-direction:column;justify-content:center;transition:opacity 0.2s;">`;
            html += `<span style="color:${s.text};font-weight:700;font-size:0.85rem;">${s.label}</span>`;
            html += `<span style="color:#aaa;font-size:0.75rem;margin-top:2px;">${s.sub}</span>`;
            html += '</div>';
            if (s.id !== 'dr') html += '<div style="height:2px;background:#111;"></div>';
        }
        html += '</div></div>';
        return html;
    }

    _buildSteps() {
        return [
            {
                title: 'What Is a Thread Abstraction?',
                type: 'intro',
                content: `<p>A <strong>Thread Abstraction</strong> is the Church Machine\u2019s representation of a running computation. Like all abstractions it lives inside a <em>lump</em> (a contiguous block of namespace words), but its internal structure is different from a Programmed Abstraction: it carries both a protected capability set <em>and</em> a live execution context.</p>
<p>At boot (B:02) the machine loads a Thread Identity GT into <strong>CR12</strong> from NS Slot 1 (zero perms, Inform-type). CR12 tells the running thread where its own lump lives; its metadata defines the lump base and total size (<code>lumpSize = 2^(n-6+6)</code>). The thread header at word 0 carries two IDE-set fields: <code>sw</code> (stack words, stored in the <code>cw</code> position for typ=10 lumps) and <code>cc</code> (c-list slot count = GT zone words). The NS entry separately holds <code>heapWords</code> (NS <code>clistCount</code> field). The stack region expands downward from <code>sp_max = lumpSize \u2212 cc \u2212 1</code>; its current position is tracked by the <strong>cursor register</strong> \u2014 a 32-bit hardware-only word packing both the next instruction offset (NIA) and the stack top offset (STO, initially = sp_max).</p>
${this._memMap(null)}
<div class="sr-key-concept"><div class="sr-concept-title">Five Regions, One Lump</div>
<p>Reading top-to-bottom (word 0 \u2192 base): <strong>Header \u2192 \u2464 Data Registers \u2192 \u2463 Heap \u2192 \u2462 Freespace \u2192 \u2461 Stack \u2192 \u2460 Capabilities</strong>. Every region lives inside the same protected lump; the hardware enforces bounds on every access. The Capabilities zone at the tail (<code>lumpSize\u2212cc</code> \u2026 <code>lumpSize\u22121</code>, exactly <code>cc</code> words) is the c-list, eliminating any overlap.</p></div>
<div class="sr-key-concept"><div class="sr-concept-title">Object Garbage Collection</div>
<p>Zone \u2463 (Heap) is <strong>not individually scanned</strong> by the hardware GC. The G-bit mark-and-sweep operates at the <em>Thread object</em> level: when the system GC marks the Thread GT as reachable, the <strong>entire lump</strong> \u2014 all five zones \u2014 is considered live and left untouched. If the Thread GT becomes unreachable, the whole lump is reclaimed at once. All heap memory management within Zone \u2463 \u2014 allocation, compaction, and freeing \u2014 is a <strong>software concern</strong> left to the thread\u2019s own code.</p></div>`
            },
            {
                title: '\u2460 Capabilities \u2014 GT Zone for CR0\u2013CR11',
                type: 'capabilities',
                content: `${this._memMap('cap')}
<p>The tail <strong>12 words</strong> of the thread lump (words <code>lumpSize\u221212</code> \u2026 <code>lumpSize\u22121</code>) are the <strong>GT zone</strong>: one 32-bit Golden Token word for each of CR0\u2013CR11. The count 12 is architecture-fixed (CR0\u2013CR11 always exists); only the start address varies with <code>lumpSize</code>. Only <em>two</em> of these are hardware-defined; the remaining ten are general-purpose \u2014 exactly as DR0\u2013DR15 are general-purpose data registers.</p>
<table class="sr-table"><tr><th>Offset (lumpSize\u221212+N)</th><th>CR</th><th>Role</th><th>Controlled by</th></tr>
<tr><td>lumpSize\u221212+0</td><td>CR0</td><td>General-purpose</td><td>Programmer</td></tr>
<tr><td>lumpSize\u221212+1</td><td>CR1</td><td>CALL/RETURN ABI \u00b7 argument GT in; return GT out</td><td><strong>Architecture</strong></td></tr>
<tr><td>lumpSize\u221212+2</td><td>CR2</td><td>General-purpose</td><td>Programmer</td></tr>
<tr><td>lumpSize\u221212+3</td><td>CR3</td><td>General-purpose</td><td>Programmer</td></tr>
<tr><td>lumpSize\u221212+4</td><td>CR4</td><td>General-purpose</td><td>Programmer</td></tr>
<tr><td>lumpSize\u221212+5</td><td>CR5</td><td>Heap GT \u00b7 Zone \u2463 bounds (17 \u2026 17+heapWords\u22121) \u00b7 installed by CHANGE</td><td><strong>Convention</strong></td></tr>
<tr><td>lumpSize\u221212+6</td><td>CR6</td><td>C-list view (E+M+B?-only) \u00b7 re-derived on CALL/RETURN/CHANGE</td><td><strong>Architecture</strong></td></tr>
<tr><td>lumpSize\u221212+7</td><td>CR7</td><td>General-purpose</td><td>Programmer</td></tr>
<tr><td>lumpSize\u221212+8</td><td>CR8</td><td>General-purpose</td><td>Programmer</td></tr>
<tr><td>lumpSize\u221212+9</td><td>CR9</td><td>General-purpose</td><td>Programmer</td></tr>
<tr><td>lumpSize\u221212+10</td><td>CR10</td><td>General-purpose</td><td>Programmer</td></tr>
<tr><td>lumpSize\u221212+11</td><td>CR11</td><td>General-purpose</td><td>Programmer</td></tr>
</table>
<div class="sr-key-concept"><div class="sr-concept-title">System GTs Live in C-list Slots</div>
<p>Capabilities for system services \u2014 Scheduler, Mint, NS write authority, etc. \u2014 are held in <strong>c-list slots</strong>, not in fixed CRs. A thread LOADs the GT it needs into any free general-purpose CR immediately before use. This is identical to how data registers work: the register is a transient holder; the durable home is the c-list.</p>
<p>The architecture assigns no permanent role to CR0 or CR2\u2013CR11. Only <strong>CR1</strong> (CALL/RETURN ABI) and <strong>CR6</strong> (hardware-managed c-list view) are hardware-defined within Zone \u2460.</p></div>
<div class="sr-key-concept"><div class="sr-concept-title">mLoad Keeps the GT Zone in Sync</div>
<p>Every time mLoad executes it <strong>writes the loaded GT back into the corresponding GT-zone word</strong> (<code>(lumpSize\u2212cc)+N</code> for CR_N). This guarantees the lump\u2019s GT zone always mirrors the live CR registers. When CHANGE suspends a thread, DR0\u2013DR15 are saved into the thread image along with the <strong>cursor register</strong> (one 32-bit word encoding both NIA and STO), CR12, CR14, and CR15. Because mLoad already kept the GT zone in sync during execution, no separate save step is needed for CR0\u2013CR11.</p></div>`
            },
            {
                title: '\u2461 LIFO Stack \u2014 Grows Downward',
                type: 'stack',
                content: `${this._memMap('stack')}
<p>The <strong>LIFO call stack</strong> begins at the word offset set by the IDE (<code>sw</code> field in the thread header) and expands <em>downward</em> toward lower offsets into freespace. The current stack position is held in the <strong>cursor register</strong> \u2014 a single 32-bit hardware-only register that packs both the current instruction offset (NIA) and the current stack top offset (STO) into one word. CALL pushes a 2-word frame; LAMBDA pushes a 1-word frame. RETURN pops the correct number based on the SZ bit.</p>
<ul>
<li><strong>Stack top</strong> (<code>sp_max</code>): <code>lumpSize \u2212 cc \u2212 1</code> \u2014 derived from the thread header; initial cursor STO field = sp_max</li>
<li><strong>Stack floor</strong> (<code>sp_min</code>): <code>lumpSize \u2212 cc \u2212 sw + 2</code> \u2014 IDE-controlled via the <code>sw</code> (stack words) field in the thread header</li>
<li><strong>Overflow</strong>: hardware raises <code>STACK_OVERFLOW</code> <em>before any write</em> when STO &lt; sp_min; raises <code>STACK_CORRUPT</code> when STO &gt; sp_max</li>
<li><strong>2-word CALL frame (SZ=1)</strong>: <code>[E-GT \u00b7 frame\u202fword]</code> \u2014 cursor STO field decreases by 2</li>
<li><strong>1-word LAMBDA frame (SZ=0)</strong>: <code>[frame\u202fword only]</code> \u2014 cursor STO field decreases by 1</li>
</ul>
<div class="sr-key-concept"><div class="sr-concept-title">The Cursor Register \u2014 NIA + STO in One Word</div>
<p>The Church Machine keeps both the current instruction pointer and the current stack top in a single 32-bit hardware register that is <strong>never addressable by data instructions</strong>:</p>
<table class="sr-table"><tr><th>Bits</th><th>Field</th><th>Meaning</th></tr>
<tr><td>31</td><td>0 (live)</td><td>Always zero while running \u2014 the SZ tag only appears in stored frame words</td></tr>
<tr><td>30:16</td><td>NIA [15]</td><td>Current word offset from CR14.base (next instruction to execute)</td></tr>
<tr><td>15:0</td><td>STO [16]</td><td>Current stack top word offset from thread lump base</td></tr>
</table>
<p>A frame word pushed onto the stack is a <strong>direct snapshot</strong> of this register with bit 31 set (SZ tag) and NIA pre-incremented to the return address:</p></div>
<table class="sr-table"><tr><th>Stack slot</th><th>Contents</th></tr>
<tr><td>STO+0 \u2014 frame word (both frame types)</td><td><code>SZ[1] | return_PC[15] | prev_STO[16]</code></td></tr>
<tr><td>STO\u22121 \u2014 E-GT word (CALL only)</td><td>Caller\u2019s E-GT Word 0 \u2014 RETURN revalidates it to re-derive CR6 and CR14</td></tr>
</table>
<table class="sr-table"><tr><th>Frame word field</th><th>Bits</th><th>Meaning</th></tr>
<tr><td>SZ</td><td>31</td><td>1 = 2-word CALL frame \u00b7 0 = 1-word LAMBDA frame</td></tr>
<tr><td>return_PC</td><td>30:16</td><td>NIA + 1: word offset of the instruction <em>after</em> CALL in the caller\u2019s code</td></tr>
<tr><td>prev_STO</td><td>15:0</td><td>STO at the moment of CALL \u2014 restored into cursor register by RETURN</td></tr>
</table>
<p>RETURN recovers the full execution state in <strong>one memory read and one register write</strong>: it reads the frame word at STO+0 and writes it back into the cursor register with bit 31 cleared. Both NIA and STO are restored atomically. CHANGE saves the cursor register as <strong>one 32-bit word</strong> alongside DR0\u2013DR15 and the privileged CRs \u2014 no separate PC or STO save is needed.</p>
<div class="sr-key-concept"><div class="sr-concept-title">STO Is Hardware-Only \u2014 No Data Instruction Can Reach It</div>
<p>The cursor register (and therefore STO) is <strong>inaccessible to DREAD and DWRITE</strong>. CR5 (the Heap GT) covers only Zone \u2463 (words 17 \u2026 17+heapWords\u22121); it cannot reach the cursor register. No forged STO value can be injected through a data write. The only hardware paths that update the cursor register are CALL, RETURN, LAMBDA, and CHANGE \u2014 all of which apply the IDE-defined <code>sp_min</code> / <code>sp_max</code> bounds checks before any stack write occurs. Stack bounds are derived from the thread header <code>sw</code> field set by the IDE at thread-creation time, not from constants baked into the silicon.</p></div>
<div class="sr-key-concept"><div class="sr-concept-title">LIFO, Not FIFO</div>
<p>The stack discipline is <strong>Last-In First-Out</strong>: CALL decrements the STO field of the cursor register and RETURN increments it (via <code>prev_STO</code> in the frame word). Nested calls push sequentially deeper; unwinding always reverses that order. No frame can be forged or overwritten because all stack words are inside the thread\u2019s lump, bounds are hardware-enforced, and the cursor register is unreachable by data instructions. Initial STO = <code>sp_max = lumpSize \u2212 cc \u2212 1</code> (empty stack).</p></div>`
            },
            {
                title: '\u2462 Freespace \u2014 The Dynamic Buffer',
                type: 'freespace',
                content: `${this._memMap('free')}
<p>Between the bottom of the current stack frame and the top of the heap lies <strong>unallocated freespace</strong>. This region shrinks from two directions:</p>
<ul>
<li>\u2193 The <strong>stack grows down</strong> as calls are nested deeper</li>
<li>\u2191 The <strong>heap grows up</strong> as objects are allocated</li>
</ul>
<p>Freespace is not a named region at the hardware level \u2014 it is simply the words between the current stack pointer and the current heap pointer. The IDE sets the initial allocation so that even a fully-populated stack and a full heap leave a small safety margin.</p>
<div class="sr-key-concept"><div class="sr-concept-title">Stack Overflow = Thread Suspension (Recoverable)</div>
<p>The NS slot\u2019s limit field is the hardware guard. If the stack pointer reaches the limit, a <code>STACK_OVERFLOW</code> warning is raised <em>before any write occurs</em> and the thread is <strong>suspended</strong> for programmed recovery. The recovery handler can abort the thread, inspect state in the IDE debugger, or take corrective action \u2014 no smash is possible because the hardware blocks the write and suspends cleanly.</p></div>`
            },
            {
                title: '\u2463 Heap \u2014 Fixed-Size Object Store',
                type: 'heap',
                content: `${this._memMap('heap')}
<p>After the Data Registers, the <strong>heap</strong> holds dynamically-allocated objects. Its size is fixed at thread-creation time by the IDE slot metadata stored in the NS entry\u2019s heapSize field.</p>
<ul>
<li><strong>Heap base</strong>: word 17 (immediately after Data Registers)</li>
<li><strong>Heap limit</strong>: word <code>17+heapWords\u22121</code> (must not collide with freespace; <code>heapWords</code> from NS <code>clistCount</code> field)</li>
<li><strong>Allocation</strong>: thread objects advance the heap pointer upward (bump allocation); objects grow from heap base toward freespace</li>
<li><strong>Fixed ceiling</strong>: the heap cannot expand beyond its allocated words; each thread owns its heap region exclusively</li>
<li><strong>Object GC</strong>: Zone \u2463 is not individually scanned \u2014 the hardware G-bit GC operates at the Thread object level; the entire lump is live or reclaimed as one unit; heap memory management within Zone \u2463 is a software concern</li>
</ul>
<table class="sr-table"><tr><th>NS word1 field</th><th>Encodes</th></tr>
<tr><td>clistCount (bits 25\u201317)</td><td>Number of heap words reserved</td></tr>
<tr><td>limit (bits 16\u20130)</td><td>Total lump word count \u2212 1</td></tr>
</table>
<div class="sr-key-concept"><div class="sr-concept-title">Why Fixed at Design Time?</div>
<p>The IDE declares heap size as part of the thread\u2019s capability contract. A thread cannot silently consume unbounded memory \u2014 it must declare its maximum heap at upload time, and Navana enforces that limit at allocation. This makes memory usage auditable before the program runs.</p></div>
<div class="sr-key-concept"><div class="sr-concept-title">Object Garbage Collection</div>
<p>Zone \u2463 is <strong>not individually scanned</strong> by the hardware GC. The G-bit mark-and-sweep operates at the <em>Thread object</em> level: when the system GC marks the Thread GT as reachable, the entire lump \u2014 including Zone \u2463 \u2014 is live and untouched. If the Thread GT becomes unreachable, the whole lump is reclaimed at once. All allocation, object layout, compaction, and freeing within Zone \u2463 is a <strong>software concern</strong> left to the thread\u2019s own code running inside the lump.</p></div>`
            },
            {
                title: '\u2464 Data Registers \u2014 The Register File',
                type: 'dr',
                content: `${this._memMap('dr')}
<p>The <strong>first</strong> 16 words of the thread lump (words +1 \u2026 +16, immediately after the header) hold the <strong>Data Register file</strong>: DR0\u2013DR15. These are 32-bit general-purpose registers used by Turing-domain instructions (IADD, ISUB, BFEXT, MCMP, SHL, SHR, DREAD, DWRITE).</p>
<table class="sr-table"><tr><th>Register</th><th>Conventional use</th></tr>
<tr><td>DR0</td><td>Return value \u00b7 first argument</td></tr>
<tr><td>DR1\u2013DR3</td><td>Arguments 2\u20134</td></tr>
<tr><td>DR4</td><td>Local variable (caller-saved)</td></tr>
<tr><td>DR5</td><td><strong>Heap allocation pointer</strong> (by convention) \u00b7 offset from Zone \u2463 base to next free word \u00b7 pairs with CR5 (Heap GT)</td></tr>
<tr><td>DR6\u2013DR11</td><td>Local variables (caller-saved)</td></tr>
<tr><td>DR12\u2013DR15</td><td>Temporaries</td></tr>
</table>
<p>Because the Data Register file always occupies a <strong>fixed position at the head</strong> of the thread lump (word offset +1, immediately after the header word), the CPU derives their physical address at thread-creation time and never recalculates it: <code>lumpBase + 1</code>. This eliminates any runtime pointer arithmetic for register save/restore during CHANGE \u2014 CHANGE writes DR0\u2013DR15 directly to those fixed words and reads them back on resume without walking any indirection chain.</p>
<div class="sr-key-concept"><div class="sr-concept-title">Stack Overrun Prevention \u2014 CR12 + TPERM</div>
<p>Stack overrun is prevented not by a separate spill mechanism but by the <strong>Thread Identity GT in CR12</strong> together with the <strong>TPERM offset check</strong>. CR12 encodes the thread lump\u2019s base and total word count (allocSize). Every stack write goes through a TPERM check that validates the STO-derived offset against those bounds. If the offset would land outside the lump the instruction is blocked before the write occurs \u2014 no frame word is ever placed beyond the allocated region.</p></div>
<div class="sr-key-concept"><div class="sr-concept-title">DREAD / DWRITE</div>
<p>DR registers are addressed by the <strong>DREAD</strong> and <strong>DWRITE</strong> instructions using a Golden Token (like every other memory region). This means a TPERM check runs on every register access \u2014 no register can be read or written without the correct permission bits in the GT.</p></div>`
            },
            {
                title: 'Complete Layout \u2014 Putting It Together',
                type: 'summary',
                content: `${this._memMap(null)}
<p>The full thread lump, from word 0 to <code>allocSize \u2212 1</code>:</p>
<table class="sr-table"><tr><th>Region</th><th>Start</th><th>Size</th><th>Defined by</th></tr>
<tr><td>Header</td><td>word 0</td><td>1 word (fixed)</td><td>0xF900_020C (magic, typ=10, cc, sw)</td></tr>
<tr><td>\u2464 Data Registers</td><td>word 1</td><td>16 words (fixed)</td><td>Architecture constant (DR0\u2013DR15)</td></tr>
<tr><td>\u2463 Heap</td><td>word 17</td><td><code>heapWords</code> \u2193</td><td>NS entry <code>clistCount</code> field \u00b7 SW-defined by IDE</td></tr>
<tr><td>\u2462 Freespace</td><td>17+heapWords</td><td>dynamic</td><td>Residual gap between heap top and stack floor</td></tr>
<tr><td>\u2461 LIFO Stack</td><td><code>sp_min</code> \u2026 <code>sp_max</code></td><td><code>sw</code> words \u2193</td><td>IDE thread header <code>sw</code> field \u00b7 cursor STO = sp_max (empty)</td></tr>
<tr><td>\u2460 GT Zone (Capabilities)</td><td>lumpSize \u2212 12</td><td>12 words (architecture-fixed)</td><td>c-list tail = CR0\u2013CR11 zone</td></tr>
</table>
<div class="sr-key-concept"><div class="sr-concept-title">CR12 \u2014 Thread Identity</div>
<p>Boot step B:02 (INIT_THRD) loads <strong>one</strong> register from NS Slot 1:</p>
<ul>
<li><strong>CR12 \u2014 Thread Identity GT</strong> (Inform-type, zero perms, Priv zone CR12\u2013CR15). Loaded from NS Slot 1 via mLoad at B:02. Its <code>word0_location</code> gives the lump base address; <code>word0_limit + 1</code> gives the total lump word count (allocSize). CR12 is the self-identity marker \u2014 it tells this thread where its own lump lives and encodes the bounds from which <code>sp_max</code> and <code>sp_min</code> are derived using the <code>sw</code> (stack words) field in the thread header. The actual stack position is tracked by the <strong>cursor register</strong> (hardware-only 32-bit word: NIA[30:16] | STO[15:0]). CR12 is per-thread and is saved / restored on every CHANGE alongside the cursor register, DR0\u2013DR15, CR14, and CR15.</li>
<li>CR8 is programmer-defined (Prog zone CR7\u2013CR11) and carries no architecture-assigned role.</li>
</ul></div>`
            },
            {
                title: 'Thread Lifecycle \u2014 mLoad, CHANGE, and Suspension',
                type: 'lifecycle',
                content: `<p>A thread moves through phases from boot to suspension and back:</p>
<div class="sr-security-list">
<div class="sr-sec-item"><span class="sr-sec-num">1</span><strong>Boot \u2014 INIT_THRD (B:02).</strong> <code>sim._bootStep()</code> loads NS Slot 1 into <strong>CR12</strong> (Thread Identity GT, zero perms, Inform-type) via mLoad. CR12 encodes the lump base and total size; the stack region and heap bounds are derived from this metadata by the hardware. The lump is now the active thread context; CR0\u201311 hold the initial capability set. CR8 is not touched at boot and is available for programmer use.</div>
<div class="sr-sec-item"><span class="sr-sec-num">2</span><strong>mLoad \u2014 GT zone maintenance.</strong> Every time mLoad loads a GT into CR_N, it <strong>writes the same GT word back to lump word N</strong>. The GT zone is always a live mirror of CR0\u2013CR11. No separate \u201csave\u201d step is needed at context-switch time.</div>
<div class="sr-sec-item"><span class="sr-sec-num">3</span><strong>CALL.</strong> Entering any abstraction pushes a <strong>2-word frame (SZ=1)</strong> onto the LIFO stack: slot STO\u22121 = caller\u2019s E-GT Word 0, slot STO+0 = frame word <code>SZ=1 | return_PC[15] | prev_STO[16]</code>. The cursor register\u2019s STO field decreases by 2. LAMBDA pushes a <strong>1-word frame (SZ=0)</strong>: slot STO+0 = frame word <code>SZ=0 | lambda_arg[15] | prev_STO[16]</code>, cursor STO field decreases by 1. Before any write, hardware checks STO against IDE-defined <code>sp_min</code> and <code>sp_max</code> derived from the thread header \u2014 a violation raises a fault and blocks the push.</div>
<div class="sr-sec-item"><span class="sr-sec-num">4</span><strong>RETURN.</strong> One memory read: the frame word at cursor STO+0. One register write: the cursor register \u2190 frame word with bit 31 cleared. Both NIA and STO are restored atomically in that single assignment. SZ=1 only: re-derives CR6 and CR14 by revalidating the caller\u2019s E-GT at slot STO\u22121. Applies the MASK literal in the RETURN instruction to clear the specified CRs.</div>
<div class="sr-sec-item"><span class="sr-sec-num">5</span><strong>CHANGE \u2014 Suspend &amp; Resume.</strong> CHANGE indexes the invoking thread\u2019s c-list at the given offset (CRd[idx]) to obtain an E-perm Thread Abstraction GT for the target thread. CR8 is <em>not</em> a CHANGE operand and is not touched by CHANGE. The outgoing thread\u2019s context is saved in two parts: (a) <strong>the GT zone (CR0\u2013CR11) is already persisted</strong> \u2014 mLoad wrote every GT back to the lump in real time, so no additional save is needed; (b) CHANGE <strong>explicitly saves</strong> the remaining per-thread live state: <strong>DR0\u2013DR15</strong>, the <strong>cursor register</strong> (one 32-bit word encoding both NIA and STO), <strong>CR12</strong> (Thread Identity), <strong>CR14</strong> (CLOOMC), and <strong>CR15</strong> (Namespace). NIA and STO are never written to heap memory \u2014 they travel only through the cursor register and the CHANGE save path. The NS slot is updated only if lump metadata has changed.</div>
<div class="sr-sec-item"><span class="sr-sec-num">6</span><strong>Resume.</strong> CHANGE restores the incoming thread\u2019s saved per-thread context: DR0\u2013DR15, the cursor register (restoring both NIA and STO atomically), CR12, CR14, and CR15 are all reloaded from the saved state. The GT zone (CR0\u2013CR11) of the incoming thread is already in its lump and is never explicitly restored \u2014 the GT zone is live at all times. CR13 (IRQ, system-wide interrupt handler) is <em>not</em> changed.</div>
<div class="sr-sec-item"><span class="sr-sec-num">7</span><strong>Heap allocation &amp; Object GC.</strong> Objects are written into the heap (Zone \u2463) via DWRITE using CR5 (Heap GT). When freespace is exhausted a <code>FAULT [HEAP_FULL]</code> fires. Zone \u2463 is <strong>not individually scanned</strong> by the hardware GC \u2014 the G-bit mark-and-sweep operates at the Thread object level. When the system GC marks the Thread GT as reachable, the entire lump including Zone \u2463 is live; if the Thread GT becomes unreachable, the whole lump is reclaimed at once. All allocation, compaction, and freeing within Zone \u2463 is a <strong>software concern</strong> left to thread code. The simulator\u2019s <strong>Run GC</strong> button provides a manual trigger for interactive demonstration only.</div>
</div>
<div class="sr-key-concept"><div class="sr-concept-title">No Stack Smash, No Heap Spray</div>
<p>Because every region has hardware-enforced bounds derived from immutable NS slot metadata, <strong>buffer overflows, stack smashes, and heap sprays are impossible</strong>. If the stack pointer reaches its limit, the hardware raises <code>STACK_OVERFLOW</code>, suspends the thread, and blocks the write \u2014 the heap is never touched. An attacker cannot forge the GTs in the capability region. All without any OS, runtime check, or compiler mitigation.</p></div>`
            }
        ];
    }

    render(containerId) {
        const container = document.getElementById(containerId);
        if (!container) return;

        let html = '<div class="sr-wrapper">';
        html += '<div class="sr-header">';
        html += '<h2>Thread Abstraction</h2>';
        html += '<p class="sr-tagline">GT Zone \u00b7 LIFO Stack \u00b7 Heap \u00b7 Data Registers \u00b7 mLoad Sync \u00b7 CHANGE Suspension</p>';
        html += '<div class="sr-controls">';
        html += `<button class="btn btn-tutorial" onclick="threadTutorial.stepBack()" ${this.currentStep <= 0 ? 'disabled' : ''}>&laquo; Back</button>`;
        html += `<span class="tutorial-progress">${Math.max(0, this.currentStep + 1)} / ${this.steps.length}</span>`;
        html += `<button class="btn btn-tutorial" onclick="threadTutorial.stepForward()">${this.currentStep >= this.steps.length - 1 ? 'Reset' : 'Next &raquo;'}</button>`;
        html += '</div>';
        html += '</div>';

        html += '<div class="sr-body">';
        if (this.currentStep >= 0 && this.currentStep < this.steps.length) {
            const step = this.steps[this.currentStep];
            html += `<div class="sr-step-container sr-type-${step.type}">`;
            html += `<div class="sr-step-title">${step.title}</div>`;
            if (step.subtitle) html += `<div class="sr-step-subtitle">${step.subtitle}</div>`;
            html += `<div class="sr-step-content">${step.content}</div>`;
            html += '</div>';
        } else {
            html += '<div class="sr-step-container sr-type-intro">';
            html += '<div class="sr-step-title">Thread Abstraction Memory Layout</div>';
            html += '<div class="sr-step-content">';
            html += '<p>This tutorial walks through the five memory regions of a Church Machine Thread Abstraction: the GT zone (CR0\u2013CR11), the LIFO call stack, the dynamic freespace buffer, the fixed-size heap, and the hardware register file at the base. It also covers mLoad\u2019s GT-zone maintenance and how CHANGE suspends and resumes threads.</p>';
            html += '<p>Click <strong>Next</strong> to begin.</p>';
            html += '</div></div>';
        }
        html += '</div>';
        html += '</div>';

        container.innerHTML = html;
    }

    stepForward() {
        if (this.currentStep >= this.steps.length - 1) { this.reset(); return; }
        this.currentStep++;
        this.render('tutorialView');
    }

    stepBack() {
        if (this.currentStep <= 0) return;
        this.currentStep--;
        this.render('tutorialView');
    }

    reset() {
        this.currentStep = -1;
        this.render('tutorialView');
    }
}
