Analysis & Synthesis report for signaldiv
Wed Jan 21 23:30:02 2026
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |RAMstate|RAM_state
 12. State Machine - |RAMstate|FFT_CT:FFT_CT_inst|FFT_state
 13. State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_s1_cur
 14. State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_s2_cur
 15. State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|sdetd
 16. State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrengen:sel_we|wc_state
 17. State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|k_state
 18. State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state
 19. State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state
 20. State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Packed Into Inferred Megafunctions
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for RAM:RAM1|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated
 29. Source assignments for RAM:RAM2|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated
 30. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay
 31. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 32. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 33. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 34. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 35. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 36. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 37. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 38. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 39. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 40. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 41. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 42. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 43. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 44. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 45. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 46. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 47. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 48. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 49. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 50. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 51. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 52. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 53. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay
 54. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 55. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 56. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 57. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 58. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 59. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 60. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 61. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 62. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 63. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 64. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 65. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 66. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 67. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 68. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 69. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 70. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 71. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 72. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 73. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 74. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 75. Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 76. Source assignments for FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0
 77. Source assignments for FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0
 78. Source assignments for FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated
 79. Source assignments for FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated
 80. Source assignments for sld_signaltap:auto_signaltap_0
 81. Parameter Settings for User Entity Instance: Top-level Entity: |RAMstate
 82. Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component
 83. Parameter Settings for User Entity Instance: RAM:RAM1|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: RAM:RAM2|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst
 86. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component
 87. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component
 88. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_xMSB_uid32_atan2Test_b_1
 89. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xMSB_uid51_atan2Test_b_1
 90. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid70_atan2Test_b_1
 91. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_xMSB_uid89_atan2Test_b_1
 92. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xMSB_uid108_atan2Test_b_1
 93. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_xMSB_uid129_atan2Test_b_1
 94. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist2_xMSB_uid146_atan2Test_b_1
 95. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist0_yip1_8_uid161_atan2Test_b_1
 96. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xip1_8_uid160_atan2Test_b_1
 97. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:xNotZero_uid17_atan2Test_delay
 98. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:yNotZero_uid15_atan2Test_delay
 99. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_signX_uid7_atan2Test_b_1
100. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_signY_uid8_atan2Test_b_1
101. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_xMSB_uid32_atan2Test_b_1
102. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xMSB_uid51_atan2Test_b_1
103. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid70_atan2Test_b_1
104. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_xMSB_uid89_atan2Test_b_1
105. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xMSB_uid108_atan2Test_b_1
106. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_xMSB_uid129_atan2Test_b_1
107. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist2_xMSB_uid146_atan2Test_b_1
108. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist0_yip1_8_uid161_atan2Test_b_1
109. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xip1_8_uid160_atan2Test_b_1
110. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:xNotZero_uid17_atan2Test_delay
111. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:yNotZero_uid15_atan2Test_delay
112. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_signX_uid7_atan2Test_b_1
113. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_signY_uid8_atan2Test_b_1
114. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component
115. Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component
116. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
117. Parameter Settings for Inferred Entity Instance: FFT_CT:FFT_CT_inst|lpm_mult:Mult1
118. Parameter Settings for Inferred Entity Instance: FFT_CT:FFT_CT_inst|lpm_mult:Mult0
119. Parameter Settings for Inferred Entity Instance: FFT_CT:FFT_CT_inst|lpm_divide:Div1
120. Parameter Settings for Inferred Entity Instance: FFT_CT:FFT_CT_inst|lpm_mult:Mult3
121. Parameter Settings for Inferred Entity Instance: FFT_CT:FFT_CT_inst|lpm_divide:Div0
122. Parameter Settings for Inferred Entity Instance: FFT_CT:FFT_CT_inst|lpm_mult:Mult2
123. altpll Parameter Settings by Entity Instance
124. altsyncram Parameter Settings by Entity Instance
125. lpm_mult Parameter Settings by Entity Instance
126. Port Connectivity Checks: "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst"
127. Port Connectivity Checks: "FFT_CT:FFT_CT_inst|fftsign:FFT_C"
128. Port Connectivity Checks: "FFT_CT:FFT_CT_inst|RAM:image_FFT"
129. Port Connectivity Checks: "FFT_CT:FFT_CT_inst|RAM:real_FFT"
130. Port Connectivity Checks: "FFT_CT:FFT_CT_inst|cordic:cordicB_inst"
131. Port Connectivity Checks: "FFT_CT:FFT_CT_inst|cordic:cordicA_inst"
132. Port Connectivity Checks: "FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst"
133. Port Connectivity Checks: "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst"
134. Port Connectivity Checks: "FFT_CT:FFT_CT_inst"
135. Port Connectivity Checks: "RAM:RAM2"
136. Port Connectivity Checks: "RAM:RAM1"
137. Signal Tap Logic Analyzer Settings
138. Post-Synthesis Netlist Statistics for Top Partition
139. Elapsed Time Per Partition
140. Connections to In-System Debugging Instance "auto_signaltap_0"
141. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 21 23:30:02 2026           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; signaldiv                                       ;
; Top-level Entity Name              ; RAMstate                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 6,327                                           ;
;     Total combinational functions  ; 4,940                                           ;
;     Dedicated logic registers      ; 3,869                                           ;
; Total registers                    ; 3869                                            ;
; Total pins                         ; 13                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 181,782                                         ;
; Embedded Multiplier 9-bit elements ; 40                                              ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C6       ;                    ;
; Top-level entity name                                            ; RAMstate           ; signaldiv          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processors 10-14       ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                 ; Library     ;
+------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+
; ../rtl/RAMstate.v                                                                  ; yes             ; User Verilog HDL File                        ; D:/3event/23H/rtl/RAMstate.v                                                                                 ;             ;
; ip_core/cordic/cordic/synthesis/cordic.v                                           ; yes             ; User Verilog HDL File                        ; D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/cordic.v                                           ; cordic      ;
; ip_core/cordic/cordic/synthesis/submodules/dspba_library_package.vhd               ; yes             ; User VHDL File                               ; D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/dspba_library_package.vhd               ; cordic      ;
; ip_core/cordic/cordic/synthesis/submodules/dspba_library.vhd                       ; yes             ; User VHDL File                               ; D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/dspba_library.vhd                       ; cordic      ;
; ip_core/cordic/cordic/synthesis/submodules/cordic_CORDIC_0.vhd                     ; yes             ; User VHDL File                               ; D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/cordic_CORDIC_0.vhd                     ; cordic      ;
; ../rtl/FFT_CT.v                                                                    ; yes             ; User Verilog HDL File                        ; D:/3event/23H/rtl/FFT_CT.v                                                                                   ;             ;
; ip_core/fft/fftsign/synthesis/fftsign.v                                            ; yes             ; User Verilog HDL File                        ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/fftsign.v                                            ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0_3n1024sin.hex            ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0_3n1024sin.hex            ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0_1n1024cos.hex            ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0_1n1024cos.hex            ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0_2n1024cos.hex            ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0_2n1024cos.hex            ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0_1n1024sin.hex            ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0_1n1024sin.hex            ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0_2n1024sin.hex            ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0_2n1024sin.hex            ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0_3n1024cos.hex            ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0_3n1024cos.hex            ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/auk_dspip_math_pkg.vhd                    ; yes             ; User VHDL File                               ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_math_pkg.vhd                    ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/auk_dspip_lib_pkg.vhd                     ; yes             ; User VHDL File                               ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_lib_pkg.vhd                     ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd       ; yes             ; User VHDL File                               ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd       ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd     ; yes             ; User VHDL File                               ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd     ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd ; yes             ; User VHDL File                               ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/altera_fft_dual_port_ram.vhd              ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_dual_port_ram.vhd              ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd                   ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd                   ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd            ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd            ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/fft_pack.vhd                              ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/fft_pack.vhd                              ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_3dp_rom.vhd                       ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_3dp_rom.vhd                       ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_4dp_ram.vhd                       ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_4dp_ram.vhd                       ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd                      ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd                      ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_i.vhd                         ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_i.vhd                         ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o.vhd                         ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o.vhd                         ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_cmult_std.vhd                     ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cmult_std.vhd                     ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_addr.vhd                      ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_addr.vhd                      ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_data.vhd                      ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_data.vhd                      ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_data_r.vhd                    ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_data_r.vhd                    ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_dataadgen.vhd                     ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dataadgen.vhd                     ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_data_ram.vhd                      ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_data_ram.vhd                      ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_dft_bfp.vhd                       ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dft_bfp.vhd                       ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_in_write_sgl.vhd                  ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_in_write_sgl.vhd                  ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpprdadgen.vhd                    ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpprdadgen.vhd                    ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp_serial.vhd                    ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp_serial.vhd                    ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_mult_add.vhd                      ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_mult_add.vhd                      ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_m_k_counter.vhd                   ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_m_k_counter.vhd                   ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_pround.vhd                        ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_pround.vhd                        ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd                    ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd                    ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl.vhd                           ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl.vhd                           ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_bit.vhd                       ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_bit.vhd                       ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_bit_rst.vhd                   ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_bit_rst.vhd                   ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_rst.vhd                       ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_rst.vhd                       ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_twadgen.vhd                       ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_twadgen.vhd                       ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_unbburst_ctrl.vhd                 ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_unbburst_ctrl.vhd                 ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_wrengen.vhd                       ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_wrengen.vhd                       ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/asj_fft_wrswgen.vhd                       ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_wrswgen.vhd                       ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/twid_rom.vhd                              ; yes             ; Encrypted User VHDL File                     ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/twid_rom.vhd                              ; fftsign     ;
; ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0.sv                       ; fftsign     ;
; ip_core/PLL/PLL.v                                                                  ; yes             ; User Wizard-Generated File                   ; D:/3event/23H/quartus_prj/ip_core/PLL/PLL.v                                                                  ;             ;
; ip_core/RAM/RAM.v                                                                  ; yes             ; User Wizard-Generated File                   ; D:/3event/23H/quartus_prj/ip_core/RAM/RAM.v                                                                  ;             ;
; ip_core/sqrt/sqrt.v                                                                ; yes             ; User Wizard-Generated File                   ; D:/3event/23H/quartus_prj/ip_core/sqrt/sqrt.v                                                                ;             ;
; altpll.tdf                                                                         ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/altpll.tdf                                                    ;             ;
; aglobal180.inc                                                                     ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/aglobal180.inc                                                ;             ;
; stratix_pll.inc                                                                    ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/stratix_pll.inc                                               ;             ;
; stratixii_pll.inc                                                                  ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                             ;             ;
; cycloneii_pll.inc                                                                  ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                             ;             ;
; db/pll_altpll1.v                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/pll_altpll1.v                                                                   ;             ;
; altsyncram.tdf                                                                     ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                ;             ;
; stratix_ram_block.inc                                                              ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;             ;
; lpm_mux.inc                                                                        ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;             ;
; lpm_decode.inc                                                                     ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                ;             ;
; a_rdenreg.inc                                                                      ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;             ;
; altrom.inc                                                                         ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/altrom.inc                                                    ;             ;
; altram.inc                                                                         ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/altram.inc                                                    ;             ;
; altdpram.inc                                                                       ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/altdpram.inc                                                  ;             ;
; db/altsyncram_3bn1.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf                                                             ;             ;
; altsqrt.tdf                                                                        ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf                                                   ;             ;
; lpm_add_sub.inc                                                                    ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;             ;
; dffpipe.inc                                                                        ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/dffpipe.inc                                                   ;             ;
; lpm_add_sub.tdf                                                                    ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                               ;             ;
; addcore.inc                                                                        ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/addcore.inc                                                   ;             ;
; look_add.inc                                                                       ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/look_add.inc                                                  ;             ;
; bypassff.inc                                                                       ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/bypassff.inc                                                  ;             ;
; altshift.inc                                                                       ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/altshift.inc                                                  ;             ;
; alt_stratix_add_sub.inc                                                            ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                       ;             ;
; db/add_sub_pqc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/add_sub_pqc.tdf                                                                 ;             ;
; db/add_sub_oqc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/add_sub_oqc.tdf                                                                 ;             ;
; db/add_sub_nqc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/add_sub_nqc.tdf                                                                 ;             ;
; db/add_sub_fpc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/add_sub_fpc.tdf                                                                 ;             ;
; db/add_sub_epc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/add_sub_epc.tdf                                                                 ;             ;
; db/add_sub_dpc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/add_sub_dpc.tdf                                                                 ;             ;
; db/add_sub_cpc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/add_sub_cpc.tdf                                                                 ;             ;
; db/add_sub_bpc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/add_sub_bpc.tdf                                                                 ;             ;
; db/add_sub_apc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/add_sub_apc.tdf                                                                 ;             ;
; db/add_sub_8pc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/add_sub_8pc.tdf                                                                 ;             ;
; dffpipe.tdf                                                                        ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/dffpipe.tdf                                                   ;             ;
; scfifo.tdf                                                                         ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/scfifo.tdf                                                    ;             ;
; a_regfifo.inc                                                                      ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                 ;             ;
; a_dpfifo.inc                                                                       ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                  ;             ;
; a_i2fifo.inc                                                                       ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                  ;             ;
; a_fffifo.inc                                                                       ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                  ;             ;
; a_f2fifo.inc                                                                       ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                  ;             ;
; db/scfifo_o2j1.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/scfifo_o2j1.tdf                                                                 ;             ;
; db/a_dpfifo_cc81.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/a_dpfifo_cc81.tdf                                                               ;             ;
; db/altsyncram_g8j1.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_g8j1.tdf                                                             ;             ;
; db/cmpr_gs8.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cmpr_gs8.tdf                                                                    ;             ;
; db/cntr_tnb.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cntr_tnb.tdf                                                                    ;             ;
; db/cntr_ao7.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cntr_ao7.tdf                                                                    ;             ;
; db/cntr_unb.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cntr_unb.tdf                                                                    ;             ;
; db/altsyncram_d0q3.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_d0q3.tdf                                                             ;             ;
; db/add_sub_inj.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/add_sub_inj.tdf                                                                 ;             ;
; altmult_add.tdf                                                                    ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/altmult_add.tdf                                               ;             ;
; stratix_mac_mult.inc                                                               ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/stratix_mac_mult.inc                                          ;             ;
; stratix_mac_out.inc                                                                ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/stratix_mac_out.inc                                           ;             ;
; db/mult_add_ll6g.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/mult_add_ll6g.tdf                                                               ;             ;
; db/ded_mult_9a91.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/ded_mult_9a91.tdf                                                               ;             ;
; db/dffpipe_63c.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/dffpipe_63c.tdf                                                                 ;             ;
; db/mult_add_kk6g.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/mult_add_kk6g.tdf                                                               ;             ;
; db/add_sub_hnj.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/add_sub_hnj.tdf                                                                 ;             ;
; db/altsyncram_1ot3.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_1ot3.tdf                                                             ;             ;
; db/altsyncram_2ot3.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_2ot3.tdf                                                             ;             ;
; db/altsyncram_3ot3.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_3ot3.tdf                                                             ;             ;
; db/altsyncram_snt3.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_snt3.tdf                                                             ;             ;
; db/altsyncram_tnt3.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_tnt3.tdf                                                             ;             ;
; db/altsyncram_unt3.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_unt3.tdf                                                             ;             ;
; sld_signaltap.vhd                                                                  ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                             ;             ;
; sld_signaltap_impl.vhd                                                             ; yes             ; Encrypted Megafunction                       ; d:/quartus18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                        ;             ;
; sld_ela_control.vhd                                                                ; yes             ; Encrypted Megafunction                       ; d:/quartus18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                           ;             ;
; lpm_shiftreg.tdf                                                                   ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                              ;             ;
; lpm_constant.inc                                                                   ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/lpm_constant.inc                                              ;             ;
; dffeea.inc                                                                         ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/dffeea.inc                                                    ;             ;
; sld_mbpmg.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; d:/quartus18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                 ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                       ; yes             ; Encrypted Megafunction                       ; d:/quartus18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                  ;             ;
; sld_buffer_manager.vhd                                                             ; yes             ; Encrypted Megafunction                       ; d:/quartus18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                        ;             ;
; db/altsyncram_0b24.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_0b24.tdf                                                             ;             ;
; altdpram.tdf                                                                       ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/altdpram.tdf                                                  ;             ;
; memmodes.inc                                                                       ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/others/maxplus2/memmodes.inc                                                ;             ;
; a_hdffe.inc                                                                        ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/a_hdffe.inc                                                   ;             ;
; alt_le_rden_reg.inc                                                                ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                           ;             ;
; altsyncram.inc                                                                     ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/altsyncram.inc                                                ;             ;
; lpm_mux.tdf                                                                        ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                   ;             ;
; muxlut.inc                                                                         ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/muxlut.inc                                                    ;             ;
; db/mux_rsc.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/mux_rsc.tdf                                                                     ;             ;
; lpm_decode.tdf                                                                     ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                ;             ;
; declut.inc                                                                         ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/declut.inc                                                    ;             ;
; lpm_compare.inc                                                                    ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/lpm_compare.inc                                               ;             ;
; db/decode_dvf.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/decode_dvf.tdf                                                                  ;             ;
; lpm_counter.tdf                                                                    ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                               ;             ;
; cmpconst.inc                                                                       ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/cmpconst.inc                                                  ;             ;
; lpm_counter.inc                                                                    ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/lpm_counter.inc                                               ;             ;
; alt_counter_stratix.inc                                                            ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                       ;             ;
; db/cntr_igi.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cntr_igi.tdf                                                                    ;             ;
; db/cmpr_sgc.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cmpr_sgc.tdf                                                                    ;             ;
; db/cntr_g9j.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cntr_g9j.tdf                                                                    ;             ;
; db/cntr_tgi.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cntr_tgi.tdf                                                                    ;             ;
; db/cmpr_rgc.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cmpr_rgc.tdf                                                                    ;             ;
; db/cntr_23j.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cntr_23j.tdf                                                                    ;             ;
; db/cmpr_ngc.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cmpr_ngc.tdf                                                                    ;             ;
; sld_rom_sr.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; d:/quartus18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/quartus18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                  ; yes             ; Encrypted Megafunction                       ; d:/quartus18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                             ;             ;
; sld_hub.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; d:/quartus18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                   ; altera_sld  ;
; db/ip/sldfb5974fe/alt_sld_fab.v                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/3event/23H/quartus_prj/db/ip/sldfb5974fe/alt_sld_fab.v                                                    ; alt_sld_fab ;
; db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab.v                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/3event/23H/quartus_prj/db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab.v                             ; alt_sld_fab ;
; db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv                      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/3event/23H/quartus_prj/db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv                      ; alt_sld_fab ;
; db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/3event/23H/quartus_prj/db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                   ; alt_sld_fab ;
; db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                 ; yes             ; Encrypted Auto-Found VHDL File               ; D:/3event/23H/quartus_prj/db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                 ; alt_sld_fab ;
; db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/3event/23H/quartus_prj/db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; d:/quartus18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                              ;             ;
; altshift_taps.tdf                                                                  ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/altshift_taps.tdf                                             ;             ;
; db/shift_taps_qnm.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/shift_taps_qnm.tdf                                                              ;             ;
; db/altsyncram_4e81.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_4e81.tdf                                                             ;             ;
; db/cntr_sqf.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cntr_sqf.tdf                                                                    ;             ;
; db/shift_taps_pnm.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/shift_taps_pnm.tdf                                                              ;             ;
; db/altsyncram_2e81.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_2e81.tdf                                                             ;             ;
; db/cntr_rqf.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cntr_rqf.tdf                                                                    ;             ;
; db/cmpr_qgc.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cmpr_qgc.tdf                                                                    ;             ;
; db/shift_taps_fpm.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/shift_taps_fpm.tdf                                                              ;             ;
; db/altsyncram_eh81.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_eh81.tdf                                                             ;             ;
; db/cntr_qqf.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cntr_qqf.tdf                                                                    ;             ;
; db/shift_taps_amm.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/shift_taps_amm.tdf                                                              ;             ;
; db/altsyncram_4b81.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_4b81.tdf                                                             ;             ;
; db/cntr_apf.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cntr_apf.tdf                                                                    ;             ;
; db/cmpr_pgc.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/cmpr_pgc.tdf                                                                    ;             ;
; db/shift_taps_dmm.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/shift_taps_dmm.tdf                                                              ;             ;
; db/altsyncram_8b81.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/altsyncram_8b81.tdf                                                             ;             ;
; lpm_mult.tdf                                                                       ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                  ;             ;
; multcore.inc                                                                       ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/multcore.inc                                                  ;             ;
; db/mult_l5t.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/mult_l5t.tdf                                                                    ;             ;
; lpm_divide.tdf                                                                     ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                ;             ;
; abs_divider.inc                                                                    ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/abs_divider.inc                                               ;             ;
; sign_div_unsign.inc                                                                ; yes             ; Megafunction                                 ; d:/quartus18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                           ;             ;
; db/lpm_divide_bkm.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/lpm_divide_bkm.tdf                                                              ;             ;
; db/sign_div_unsign_3nh.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/sign_div_unsign_3nh.tdf                                                         ;             ;
; db/alt_u_div_q9f.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/alt_u_div_q9f.tdf                                                               ;             ;
; db/add_sub_7pc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/add_sub_7pc.tdf                                                                 ;             ;
; db/mult_idt.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/3event/23H/quartus_prj/db/mult_idt.tdf                                                                    ;             ;
+------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,327                                                                            ;
;                                             ;                                                                                  ;
; Total combinational functions               ; 4940                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                  ;
;     -- 4 input functions                    ; 1691                                                                             ;
;     -- 3 input functions                    ; 2260                                                                             ;
;     -- <=2 input functions                  ; 989                                                                              ;
;                                             ;                                                                                  ;
; Logic elements by mode                      ;                                                                                  ;
;     -- normal mode                          ; 3469                                                                             ;
;     -- arithmetic mode                      ; 1471                                                                             ;
;                                             ;                                                                                  ;
; Total registers                             ; 3869                                                                             ;
;     -- Dedicated logic registers            ; 3869                                                                             ;
;     -- I/O registers                        ; 0                                                                                ;
;                                             ;                                                                                  ;
; I/O pins                                    ; 13                                                                               ;
; Total memory bits                           ; 181782                                                                           ;
;                                             ;                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 40                                                                               ;
;                                             ;                                                                                  ;
; Total PLLs                                  ; 1                                                                                ;
;     -- PLLs                                 ; 1                                                                                ;
;                                             ;                                                                                  ;
; Maximum fan-out node                        ; PLL:PLL_inst|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3336                                                                             ;
; Total fan-out                               ; 33315                                                                            ;
; Average fan-out                             ; 3.64                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |RAMstate                                                                                                                               ; 4940 (95)           ; 3869 (65)                 ; 181782      ; 40           ; 0       ; 20        ; 13   ; 0            ; |RAMstate                                                                                                                                                                                                                                                                                                                                                                                                               ; RAMstate                              ; work         ;
;    |FFT_CT:FFT_CT_inst|                                                                                                                 ; 4159 (394)          ; 2628 (212)                ; 36374       ; 40           ; 0       ; 20        ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst                                                                                                                                                                                                                                                                                                                                                                                            ; FFT_CT                                ; work         ;
;       |fftsign:FFT_C|                                                                                                                   ; 2302 (0)            ; 2374 (0)                  ; 36374       ; 24           ; 0       ; 12        ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C                                                                                                                                                                                                                                                                                                                                                                              ; fftsign                               ; fftsign      ;
;          |fftsign_fft_ii_0:fft_ii_0|                                                                                                    ; 2302 (0)            ; 2374 (0)                  ; 36374       ; 24           ; 0       ; 12        ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0                                                                                                                                                                                                                                                                                                                                                    ; fftsign_fft_ii_0                      ; fftsign      ;
;             |asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|                                                                                ; 2302 (343)          ; 2374 (331)                ; 36374       ; 24           ; 0       ; 12        ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst                                                                                                                                                                                                                                                                                                         ; asj_fft_si_se_so_b                    ; fftsign      ;
;                |asj_fft_3dp_rom:twrom|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom                                                                                                                                                                                                                                                                                   ; asj_fft_3dp_rom                       ; fftsign      ;
;                   |twid_rom:\gen_M4K:cos_1n|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n                                                                                                                                                                                                                                                          ; twid_rom                              ; fftsign      ;
;                      |altera_fft_single_port_rom:\gen_auto:rom_component|                                                               ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                                                       ; altera_fft_single_port_rom            ; fftsign      ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                             ; altsyncram                            ; work         ;
;                            |altsyncram_snt3:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_snt3:auto_generated                                                                                                                              ; altsyncram_snt3                       ; work         ;
;                   |twid_rom:\gen_M4K:cos_2n|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n                                                                                                                                                                                                                                                          ; twid_rom                              ; fftsign      ;
;                      |altera_fft_single_port_rom:\gen_auto:rom_component|                                                               ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                                                       ; altera_fft_single_port_rom            ; fftsign      ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                             ; altsyncram                            ; work         ;
;                            |altsyncram_tnt3:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tnt3:auto_generated                                                                                                                              ; altsyncram_tnt3                       ; work         ;
;                   |twid_rom:\gen_M4K:cos_3n|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n                                                                                                                                                                                                                                                          ; twid_rom                              ; fftsign      ;
;                      |altera_fft_single_port_rom:\gen_auto:rom_component|                                                               ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                                                       ; altera_fft_single_port_rom            ; fftsign      ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                             ; altsyncram                            ; work         ;
;                            |altsyncram_unt3:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_unt3:auto_generated                                                                                                                              ; altsyncram_unt3                       ; work         ;
;                   |twid_rom:\gen_M4K:sin_1n|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n                                                                                                                                                                                                                                                          ; twid_rom                              ; fftsign      ;
;                      |altera_fft_single_port_rom:\gen_auto:rom_component|                                                               ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                                                       ; altera_fft_single_port_rom            ; fftsign      ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                             ; altsyncram                            ; work         ;
;                            |altsyncram_1ot3:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1ot3:auto_generated                                                                                                                              ; altsyncram_1ot3                       ; work         ;
;                   |twid_rom:\gen_M4K:sin_2n|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n                                                                                                                                                                                                                                                          ; twid_rom                              ; fftsign      ;
;                      |altera_fft_single_port_rom:\gen_auto:rom_component|                                                               ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                                                       ; altera_fft_single_port_rom            ; fftsign      ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                             ; altsyncram                            ; work         ;
;                            |altsyncram_2ot3:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2ot3:auto_generated                                                                                                                              ; altsyncram_2ot3                       ; work         ;
;                   |twid_rom:\gen_M4K:sin_3n|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n                                                                                                                                                                                                                                                          ; twid_rom                              ; fftsign      ;
;                      |altera_fft_single_port_rom:\gen_auto:rom_component|                                                               ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                                                       ; altera_fft_single_port_rom            ; fftsign      ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                             ; altsyncram                            ; work         ;
;                            |altsyncram_3ot3:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3ot3:auto_generated                                                                                                                              ; altsyncram_3ot3                       ; work         ;
;                |asj_fft_4dp_ram:dat_A|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A                                                                                                                                                                                                                                                                                   ; asj_fft_4dp_ram                       ; fftsign      ;
;                   |asj_fft_data_ram:\gen_rams:0:dat_A|                                                                                  ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                                                                                                ; asj_fft_data_ram                      ; fftsign      ;
;                      |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                                ; altera_fft_dual_port_ram              ; fftsign      ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                      ; altsyncram                            ; work         ;
;                            |altsyncram_d0q3:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d0q3:auto_generated                                                                                                                       ; altsyncram_d0q3                       ; work         ;
;                   |asj_fft_data_ram:\gen_rams:1:dat_A|                                                                                  ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                                                                                                ; asj_fft_data_ram                      ; fftsign      ;
;                      |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                                ; altera_fft_dual_port_ram              ; fftsign      ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                      ; altsyncram                            ; work         ;
;                            |altsyncram_d0q3:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d0q3:auto_generated                                                                                                                       ; altsyncram_d0q3                       ; work         ;
;                   |asj_fft_data_ram:\gen_rams:2:dat_A|                                                                                  ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                                                                                                ; asj_fft_data_ram                      ; fftsign      ;
;                      |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                                ; altera_fft_dual_port_ram              ; fftsign      ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                      ; altsyncram                            ; work         ;
;                            |altsyncram_d0q3:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d0q3:auto_generated                                                                                                                       ; altsyncram_d0q3                       ; work         ;
;                   |asj_fft_data_ram:\gen_rams:3:dat_A|                                                                                  ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                                                                                                ; asj_fft_data_ram                      ; fftsign      ;
;                      |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                                ; altera_fft_dual_port_ram              ; fftsign      ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                      ; altsyncram                            ; work         ;
;                            |altsyncram_d0q3:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d0q3:auto_generated                                                                                                                       ; altsyncram_d0q3                       ; work         ;
;                |asj_fft_bfp_ctrl:bfpc|                                                                                                  ; 30 (20)             ; 25 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc                                                                                                                                                                                                                                                                                   ; asj_fft_bfp_ctrl                      ; fftsign      ;
;                   |asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|                                  ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass                                                                                                                                                                                                ; asj_fft_tdl_bit_rst                   ; fftsign      ;
;                |asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|                                                                 ; 3 (3)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp                                                                                                                                                                                                                                                  ; asj_fft_cxb_addr                      ; fftsign      ;
;                |asj_fft_cxb_addr:ram_cxb_rd|                                                                                            ; 18 (18)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd                                                                                                                                                                                                                                                                             ; asj_fft_cxb_addr                      ; fftsign      ;
;                |asj_fft_cxb_addr:ram_cxb_wr|                                                                                            ; 38 (18)             ; 26 (18)                   ; 282         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr                                                                                                                                                                                                                                                                             ; asj_fft_cxb_addr                      ; fftsign      ;
;                   |altshift_taps:sw_0_arr_rtl_0|                                                                                        ; 10 (0)              ; 4 (0)                     ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0                                                                                                                                                                                                                                                ; altshift_taps                         ; work         ;
;                      |shift_taps_pnm:auto_generated|                                                                                    ; 10 (0)              ; 4 (0)                     ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_pnm:auto_generated                                                                                                                                                                                                                  ; shift_taps_pnm                        ; work         ;
;                         |altsyncram_2e81:altsyncram2|                                                                                   ; 0 (0)               ; 0 (0)                     ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_pnm:auto_generated|altsyncram_2e81:altsyncram2                                                                                                                                                                                      ; altsyncram_2e81                       ; work         ;
;                         |cntr_rqf:cntr1|                                                                                                ; 10 (9)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_pnm:auto_generated|cntr_rqf:cntr1                                                                                                                                                                                                   ; cntr_rqf                              ; work         ;
;                            |cmpr_qgc:cmpr4|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_pnm:auto_generated|cntr_rqf:cntr1|cmpr_qgc:cmpr4                                                                                                                                                                                    ; cmpr_qgc                              ; work         ;
;                   |altshift_taps:sw_0_arr_rtl_1|                                                                                        ; 10 (0)              ; 4 (0)                     ; 252         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_1                                                                                                                                                                                                                                                ; altshift_taps                         ; work         ;
;                      |shift_taps_fpm:auto_generated|                                                                                    ; 10 (0)              ; 4 (0)                     ; 252         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_1|shift_taps_fpm:auto_generated                                                                                                                                                                                                                  ; shift_taps_fpm                        ; work         ;
;                         |altsyncram_eh81:altsyncram2|                                                                                   ; 0 (0)               ; 0 (0)                     ; 252         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_1|shift_taps_fpm:auto_generated|altsyncram_eh81:altsyncram2                                                                                                                                                                                      ; altsyncram_eh81                       ; work         ;
;                         |cntr_qqf:cntr1|                                                                                                ; 10 (9)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_1|shift_taps_fpm:auto_generated|cntr_qqf:cntr1                                                                                                                                                                                                   ; cntr_qqf                              ; work         ;
;                            |cmpr_qgc:cmpr4|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_1|shift_taps_fpm:auto_generated|cntr_qqf:cntr1|cmpr_qgc:cmpr4                                                                                                                                                                                    ; cmpr_qgc                              ; work         ;
;                |asj_fft_cxb_data:ram_cxb_wr_data|                                                                                       ; 80 (80)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data:ram_cxb_wr_data                                                                                                                                                                                                                                                                        ; asj_fft_cxb_data                      ; fftsign      ;
;                |asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data|                                                             ; 80 (80)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                                                                                                                                              ; asj_fft_cxb_data_r                    ; fftsign      ;
;                |asj_fft_cxb_data_r:ram_cxb_bfp_data|                                                                                    ; 80 (80)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data                                                                                                                                                                                                                                                                     ; asj_fft_cxb_data_r                    ; fftsign      ;
;                |asj_fft_dataadgen:rd_adgen|                                                                                             ; 33 (33)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                                                                                                                                                              ; asj_fft_dataadgen                     ; fftsign      ;
;                |asj_fft_dft_bfp:bfpdft|                                                                                                 ; 891 (326)           ; 928 (324)                 ; 0           ; 24           ; 0       ; 12        ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft                                                                                                                                                                                                                                                                                  ; asj_fft_dft_bfp                       ; fftsign      ;
;                   |asj_fft_bfp_i:\gen_disc:bfp_scale|                                                                                   ; 162 (162)           ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale                                                                                                                                                                                                                                                ; asj_fft_bfp_i                         ; fftsign      ;
;                   |asj_fft_bfp_o:\gen_disc:bfp_detect|                                                                                  ; 53 (52)             ; 24 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect                                                                                                                                                                                                                                               ; asj_fft_bfp_o                         ; fftsign      ;
;                      |asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_blk|                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_blk                                                                                                                                                                                       ; asj_fft_tdl_bit_rst                   ; fftsign      ;
;                   |asj_fft_cmult_std:\gen_da0:gen_std:cm1|                                                                              ; 82 (0)              ; 140 (40)                  ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1                                                                                                                                                                                                                                           ; asj_fft_cmult_std                     ; fftsign      ;
;                      |asj_fft_mult_add:\gen_ma:gen_ma_full:ma|                                                                          ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma                                                                                                                                                                                                   ; asj_fft_mult_add                      ; fftsign      ;
;                         |altera_fft_mult_add:MULT_ADD_component|                                                                        ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component                                                                                                                                                            ; altera_fft_mult_add                   ; fftsign      ;
;                            |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|                                        ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; altera_fft_mult_add_old               ; fftsign      ;
;                               |altmult_add:ALTMULT_ADD_component|                                                                       ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; altmult_add                           ; work         ;
;                                  |mult_add_kk6g:auto_generated|                                                                         ; 20 (20)             ; 20 (20)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_kk6g:auto_generated                         ; mult_add_kk6g                         ; work         ;
;                                     |ded_mult_9a91:ded_mult1|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_kk6g:auto_generated|ded_mult_9a91:ded_mult1 ; ded_mult_9a91                         ; work         ;
;                                     |ded_mult_9a91:ded_mult2|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_kk6g:auto_generated|ded_mult_9a91:ded_mult2 ; ded_mult_9a91                         ; work         ;
;                      |asj_fft_mult_add:\gen_ma:gen_ma_full:ms|                                                                          ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms                                                                                                                                                                                                   ; asj_fft_mult_add                      ; fftsign      ;
;                         |altera_fft_mult_add:MULT_ADD_component|                                                                        ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component                                                                                                                                                            ; altera_fft_mult_add                   ; fftsign      ;
;                            |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|                                        ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; altera_fft_mult_add_old               ; fftsign      ;
;                               |altmult_add:ALTMULT_ADD_component|                                                                       ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; altmult_add                           ; work         ;
;                                  |mult_add_ll6g:auto_generated|                                                                         ; 20 (20)             ; 20 (20)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_ll6g:auto_generated                         ; mult_add_ll6g                         ; work         ;
;                                     |ded_mult_9a91:ded_mult1|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_ll6g:auto_generated|ded_mult_9a91:ded_mult1 ; ded_mult_9a91                         ; work         ;
;                                     |ded_mult_9a91:ded_mult2|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_ll6g:auto_generated|ded_mult_9a91:ded_mult2 ; ded_mult_9a91                         ; work         ;
;                      |asj_fft_pround:\gen_ma:gen_ma_full:u0|                                                                            ; 21 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0                                                                                                                                                                                                     ; asj_fft_pround                        ; fftsign      ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                               ; 21 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                     ; lpm_add_sub                           ; work         ;
;                            |add_sub_hnj:auto_generated|                                                                                 ; 21 (21)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_hnj:auto_generated                                                                                                                          ; add_sub_hnj                           ; work         ;
;                      |asj_fft_pround:\gen_ma:gen_ma_full:u1|                                                                            ; 21 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1                                                                                                                                                                                                     ; asj_fft_pround                        ; fftsign      ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                               ; 21 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                     ; lpm_add_sub                           ; work         ;
;                            |add_sub_hnj:auto_generated|                                                                                 ; 21 (21)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_hnj:auto_generated                                                                                                                          ; add_sub_hnj                           ; work         ;
;                      |asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|                                                                       ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay                                                                                                                                                                                                ; asj_fft_tdl                           ; fftsign      ;
;                      |asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|                                                                       ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay                                                                                                                                                                                                ; asj_fft_tdl                           ; fftsign      ;
;                   |asj_fft_cmult_std:\gen_da0:gen_std:cm2|                                                                              ; 82 (0)              ; 140 (40)                  ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2                                                                                                                                                                                                                                           ; asj_fft_cmult_std                     ; fftsign      ;
;                      |asj_fft_mult_add:\gen_ma:gen_ma_full:ma|                                                                          ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma                                                                                                                                                                                                   ; asj_fft_mult_add                      ; fftsign      ;
;                         |altera_fft_mult_add:MULT_ADD_component|                                                                        ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component                                                                                                                                                            ; altera_fft_mult_add                   ; fftsign      ;
;                            |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|                                        ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; altera_fft_mult_add_old               ; fftsign      ;
;                               |altmult_add:ALTMULT_ADD_component|                                                                       ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; altmult_add                           ; work         ;
;                                  |mult_add_kk6g:auto_generated|                                                                         ; 20 (20)             ; 20 (20)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_kk6g:auto_generated                         ; mult_add_kk6g                         ; work         ;
;                                     |ded_mult_9a91:ded_mult1|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_kk6g:auto_generated|ded_mult_9a91:ded_mult1 ; ded_mult_9a91                         ; work         ;
;                                     |ded_mult_9a91:ded_mult2|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_kk6g:auto_generated|ded_mult_9a91:ded_mult2 ; ded_mult_9a91                         ; work         ;
;                      |asj_fft_mult_add:\gen_ma:gen_ma_full:ms|                                                                          ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms                                                                                                                                                                                                   ; asj_fft_mult_add                      ; fftsign      ;
;                         |altera_fft_mult_add:MULT_ADD_component|                                                                        ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component                                                                                                                                                            ; altera_fft_mult_add                   ; fftsign      ;
;                            |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|                                        ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; altera_fft_mult_add_old               ; fftsign      ;
;                               |altmult_add:ALTMULT_ADD_component|                                                                       ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; altmult_add                           ; work         ;
;                                  |mult_add_ll6g:auto_generated|                                                                         ; 20 (20)             ; 20 (20)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_ll6g:auto_generated                         ; mult_add_ll6g                         ; work         ;
;                                     |ded_mult_9a91:ded_mult1|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_ll6g:auto_generated|ded_mult_9a91:ded_mult1 ; ded_mult_9a91                         ; work         ;
;                                     |ded_mult_9a91:ded_mult2|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_ll6g:auto_generated|ded_mult_9a91:ded_mult2 ; ded_mult_9a91                         ; work         ;
;                      |asj_fft_pround:\gen_ma:gen_ma_full:u0|                                                                            ; 21 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u0                                                                                                                                                                                                     ; asj_fft_pround                        ; fftsign      ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                               ; 21 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                     ; lpm_add_sub                           ; work         ;
;                            |add_sub_hnj:auto_generated|                                                                                 ; 21 (21)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_hnj:auto_generated                                                                                                                          ; add_sub_hnj                           ; work         ;
;                      |asj_fft_pround:\gen_ma:gen_ma_full:u1|                                                                            ; 21 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u1                                                                                                                                                                                                     ; asj_fft_pround                        ; fftsign      ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                               ; 21 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                     ; lpm_add_sub                           ; work         ;
;                            |add_sub_hnj:auto_generated|                                                                                 ; 21 (21)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_hnj:auto_generated                                                                                                                          ; add_sub_hnj                           ; work         ;
;                      |asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|                                                                       ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay                                                                                                                                                                                                ; asj_fft_tdl                           ; fftsign      ;
;                      |asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|                                                                       ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay                                                                                                                                                                                                ; asj_fft_tdl                           ; fftsign      ;
;                   |asj_fft_cmult_std:\gen_da0:gen_std:cm3|                                                                              ; 82 (0)              ; 140 (40)                  ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3                                                                                                                                                                                                                                           ; asj_fft_cmult_std                     ; fftsign      ;
;                      |asj_fft_mult_add:\gen_ma:gen_ma_full:ma|                                                                          ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma                                                                                                                                                                                                   ; asj_fft_mult_add                      ; fftsign      ;
;                         |altera_fft_mult_add:MULT_ADD_component|                                                                        ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component                                                                                                                                                            ; altera_fft_mult_add                   ; fftsign      ;
;                            |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|                                        ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; altera_fft_mult_add_old               ; fftsign      ;
;                               |altmult_add:ALTMULT_ADD_component|                                                                       ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; altmult_add                           ; work         ;
;                                  |mult_add_kk6g:auto_generated|                                                                         ; 20 (20)             ; 20 (20)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_kk6g:auto_generated                         ; mult_add_kk6g                         ; work         ;
;                                     |ded_mult_9a91:ded_mult1|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_kk6g:auto_generated|ded_mult_9a91:ded_mult1 ; ded_mult_9a91                         ; work         ;
;                                     |ded_mult_9a91:ded_mult2|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_kk6g:auto_generated|ded_mult_9a91:ded_mult2 ; ded_mult_9a91                         ; work         ;
;                      |asj_fft_mult_add:\gen_ma:gen_ma_full:ms|                                                                          ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms                                                                                                                                                                                                   ; asj_fft_mult_add                      ; fftsign      ;
;                         |altera_fft_mult_add:MULT_ADD_component|                                                                        ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component                                                                                                                                                            ; altera_fft_mult_add                   ; fftsign      ;
;                            |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|                                        ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; altera_fft_mult_add_old               ; fftsign      ;
;                               |altmult_add:ALTMULT_ADD_component|                                                                       ; 20 (0)              ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; altmult_add                           ; work         ;
;                                  |mult_add_ll6g:auto_generated|                                                                         ; 20 (20)             ; 20 (20)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_ll6g:auto_generated                         ; mult_add_ll6g                         ; work         ;
;                                     |ded_mult_9a91:ded_mult1|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_ll6g:auto_generated|ded_mult_9a91:ded_mult1 ; ded_mult_9a91                         ; work         ;
;                                     |ded_mult_9a91:ded_mult2|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_ll6g:auto_generated|ded_mult_9a91:ded_mult2 ; ded_mult_9a91                         ; work         ;
;                      |asj_fft_pround:\gen_ma:gen_ma_full:u0|                                                                            ; 21 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u0                                                                                                                                                                                                     ; asj_fft_pround                        ; fftsign      ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                               ; 21 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                     ; lpm_add_sub                           ; work         ;
;                            |add_sub_hnj:auto_generated|                                                                                 ; 21 (21)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_hnj:auto_generated                                                                                                                          ; add_sub_hnj                           ; work         ;
;                      |asj_fft_pround:\gen_ma:gen_ma_full:u1|                                                                            ; 21 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u1                                                                                                                                                                                                     ; asj_fft_pround                        ; fftsign      ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                               ; 21 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                     ; lpm_add_sub                           ; work         ;
;                            |add_sub_hnj:auto_generated|                                                                                 ; 21 (21)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_hnj:auto_generated                                                                                                                          ; add_sub_hnj                           ; work         ;
;                      |asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|                                                                       ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay                                                                                                                                                                                                ; asj_fft_tdl                           ; fftsign      ;
;                      |asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|                                                                       ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay                                                                                                                                                                                                ; asj_fft_tdl                           ; fftsign      ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                                                                                                                               ; asj_fft_pround                        ; fftsign      ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                         |add_sub_inj:auto_generated|                                                                                    ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_inj:auto_generated                                                                                                                                                    ; add_sub_inj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                                                                                                                               ; asj_fft_pround                        ; fftsign      ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                         |add_sub_inj:auto_generated|                                                                                    ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_inj:auto_generated                                                                                                                                                    ; add_sub_inj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                                                                                                                               ; asj_fft_pround                        ; fftsign      ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                         |add_sub_inj:auto_generated|                                                                                    ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_inj:auto_generated                                                                                                                                                    ; add_sub_inj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                                                                                                                               ; asj_fft_pround                        ; fftsign      ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                         |add_sub_inj:auto_generated|                                                                                    ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_inj:auto_generated                                                                                                                                                    ; add_sub_inj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                                                                                                                               ; asj_fft_pround                        ; fftsign      ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                         |add_sub_inj:auto_generated|                                                                                    ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_inj:auto_generated                                                                                                                                                    ; add_sub_inj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                                                                                                                               ; asj_fft_pround                        ; fftsign      ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                         |add_sub_inj:auto_generated|                                                                                    ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_inj:auto_generated                                                                                                                                                    ; add_sub_inj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                                                                                                                               ; asj_fft_pround                        ; fftsign      ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                         |add_sub_inj:auto_generated|                                                                                    ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_inj:auto_generated                                                                                                                                                    ; add_sub_inj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                                                                                                                               ; asj_fft_pround                        ; fftsign      ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                         |add_sub_inj:auto_generated|                                                                                    ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_inj:auto_generated                                                                                                                                                    ; add_sub_inj                           ; work         ;
;                |asj_fft_in_write_sgl:writer|                                                                                            ; 53 (52)             ; 57 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_in_write_sgl:writer                                                                                                                                                                                                                                                                             ; asj_fft_in_write_sgl                  ; fftsign      ;
;                   |asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd|                                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd                                                                                                                                                                                                         ; asj_fft_tdl_bit_rst                   ; fftsign      ;
;                |asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|                                                                          ; 230 (204)           ; 211 (186)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp                                                                                                                                                                                                                                                           ; asj_fft_lpp_serial                    ; fftsign      ;
;                   |asj_fft_pround:\gen_full_rnd:u0|                                                                                     ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0                                                                                                                                                                                                                           ; asj_fft_pround                        ; fftsign      ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                           ; lpm_add_sub                           ; work         ;
;                         |add_sub_inj:auto_generated|                                                                                    ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_inj:auto_generated                                                                                                                                                ; add_sub_inj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:u1|                                                                                     ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1                                                                                                                                                                                                                           ; asj_fft_pround                        ; fftsign      ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 13 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                           ; lpm_add_sub                           ; work         ;
;                         |add_sub_inj:auto_generated|                                                                                    ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_inj:auto_generated                                                                                                                                                ; add_sub_inj                           ; work         ;
;                   |asj_fft_tdl_bit:\gen_burst_val:delay_val|                                                                            ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_burst_val:delay_val                                                                                                                                                                                                                  ; asj_fft_tdl_bit                       ; fftsign      ;
;                |asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|                                                                 ; 30 (15)             ; 33 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                                                                                                                                                  ; asj_fft_lpprdadgen                    ; fftsign      ;
;                   |asj_fft_tdl_bit_rst:delay_en|                                                                                        ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en                                                                                                                                                                                                                     ; asj_fft_tdl_bit_rst                   ; fftsign      ;
;                   |asj_fft_tdl_rst:\gen_M4K:delay_swd|                                                                                  ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd                                                                                                                                                                                                               ; asj_fft_tdl_rst                       ; fftsign      ;
;                |asj_fft_m_k_counter:ctrl|                                                                                               ; 35 (35)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl                                                                                                                                                                                                                                                                                ; asj_fft_m_k_counter                   ; fftsign      ;
;                |asj_fft_tdl_bit:\no_del_input_blk:delay_next_block|                                                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit:\no_del_input_blk:delay_next_block                                                                                                                                                                                                                                                      ; asj_fft_tdl_bit                       ; fftsign      ;
;                |asj_fft_tdl_bit:delay_blk_done|                                                                                         ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit:delay_blk_done                                                                                                                                                                                                                                                                          ; asj_fft_tdl_bit                       ; fftsign      ;
;                |asj_fft_tdl_bit_rst:delay_np|                                                                                           ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit_rst:delay_np                                                                                                                                                                                                                                                                            ; asj_fft_tdl_bit_rst                   ; fftsign      ;
;                |asj_fft_tdl_bit_rst:delay_sop|                                                                                          ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit_rst:delay_sop                                                                                                                                                                                                                                                                           ; asj_fft_tdl_bit_rst                   ; fftsign      ;
;                |asj_fft_twadgen:twid_factors|                                                                                           ; 30 (14)             ; 6 (0)                     ; 60          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors                                                                                                                                                                                                                                                                            ; asj_fft_twadgen                       ; fftsign      ;
;                   |altshift_taps:twad_temp_rtl_0|                                                                                       ; 8 (0)               ; 3 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0                                                                                                                                                                                                                                              ; altshift_taps                         ; work         ;
;                      |shift_taps_amm:auto_generated|                                                                                    ; 8 (0)               ; 3 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_amm:auto_generated                                                                                                                                                                                                                ; shift_taps_amm                        ; work         ;
;                         |altsyncram_4b81:altsyncram2|                                                                                   ; 0 (0)               ; 0 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_amm:auto_generated|altsyncram_4b81:altsyncram2                                                                                                                                                                                    ; altsyncram_4b81                       ; work         ;
;                         |cntr_apf:cntr1|                                                                                                ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_amm:auto_generated|cntr_apf:cntr1                                                                                                                                                                                                 ; cntr_apf                              ; work         ;
;                   |altshift_taps:twad_temp_rtl_1|                                                                                       ; 8 (0)               ; 3 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_1                                                                                                                                                                                                                                              ; altshift_taps                         ; work         ;
;                      |shift_taps_dmm:auto_generated|                                                                                    ; 8 (0)               ; 3 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_1|shift_taps_dmm:auto_generated                                                                                                                                                                                                                ; shift_taps_dmm                        ; work         ;
;                         |altsyncram_8b81:altsyncram2|                                                                                   ; 0 (0)               ; 0 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_1|shift_taps_dmm:auto_generated|altsyncram_8b81:altsyncram2                                                                                                                                                                                    ; altsyncram_8b81                       ; work         ;
;                         |cntr_apf:cntr1|                                                                                                ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_1|shift_taps_dmm:auto_generated|cntr_apf:cntr1                                                                                                                                                                                                 ; cntr_apf                              ; work         ;
;                |asj_fft_unbburst_ctrl:ccc|                                                                                              ; 124 (124)           ; 204 (204)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc                                                                                                                                                                                                                                                                               ; asj_fft_unbburst_ctrl                 ; fftsign      ;
;                |asj_fft_wrengen:sel_we|                                                                                                 ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrengen:sel_we                                                                                                                                                                                                                                                                                  ; asj_fft_wrengen                       ; fftsign      ;
;                |asj_fft_wrswgen:get_wr_swtiches|                                                                                        ; 12 (8)              ; 8 (4)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches                                                                                                                                                                                                                                                                         ; asj_fft_wrswgen                       ; fftsign      ;
;                   |altshift_taps:swd_rtl_0|                                                                                             ; 4 (0)               ; 4 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0                                                                                                                                                                                                                                                 ; altshift_taps                         ; work         ;
;                      |shift_taps_qnm:auto_generated|                                                                                    ; 4 (0)               ; 4 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_qnm:auto_generated                                                                                                                                                                                                                   ; shift_taps_qnm                        ; work         ;
;                         |altsyncram_4e81:altsyncram2|                                                                                   ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_qnm:auto_generated|altsyncram_4e81:altsyncram2                                                                                                                                                                                       ; altsyncram_4e81                       ; work         ;
;                         |cntr_sqf:cntr1|                                                                                                ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_qnm:auto_generated|cntr_sqf:cntr1                                                                                                                                                                                                    ; cntr_sqf                              ; work         ;
;                |auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|                                                   ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1                                                                                                                                                                                                                                    ; auk_dspip_avalon_streaming_controller ; fftsign      ;
;                |auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|                                                                ; 83 (62)             ; 61 (45)                   ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1                                                                                                                                                                                                                                                 ; auk_dspip_avalon_streaming_sink       ; fftsign      ;
;                   |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                                             ; 21 (0)              ; 16 (0)                    ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                                         ; scfifo                                ; work         ;
;                      |scfifo_o2j1:auto_generated|                                                                                       ; 21 (2)              ; 16 (1)                    ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated                                                                                                                                                                              ; scfifo_o2j1                           ; work         ;
;                         |a_dpfifo_cc81:dpfifo|                                                                                          ; 19 (11)             ; 15 (7)                    ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo                                                                                                                                                         ; a_dpfifo_cc81                         ; work         ;
;                            |altsyncram_g8j1:FIFOram|                                                                                    ; 0 (0)               ; 0 (0)                     ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo|altsyncram_g8j1:FIFOram                                                                                                                                 ; altsyncram_g8j1                       ; work         ;
;                            |cntr_ao7:usedw_counter|                                                                                     ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo|cntr_ao7:usedw_counter                                                                                                                                  ; cntr_ao7                              ; work         ;
;                            |cntr_tnb:rd_ptr_msb|                                                                                        ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                                                     ; cntr_tnb                              ; work         ;
;                            |cntr_unb:wr_ptr|                                                                                            ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo|cntr_unb:wr_ptr                                                                                                                                         ; cntr_unb                              ; work         ;
;                |auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|                                                            ; 75 (75)             ; 108 (108)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1                                                                                                                                                                                                                                             ; auk_dspip_avalon_streaming_source     ; fftsign      ;
;       |lpm_divide:Div0|                                                                                                                 ; 596 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                            ; work         ;
;          |lpm_divide_bkm:auto_generated|                                                                                                ; 596 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div0|lpm_divide_bkm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_bkm                        ; work         ;
;             |sign_div_unsign_3nh:divider|                                                                                               ; 596 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_3nh                   ; work         ;
;                |alt_u_div_q9f:divider|                                                                                                  ; 596 (515)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_q9f                         ; work         ;
;                   |add_sub_apc:add_sub_3|                                                                                               ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_apc:add_sub_3                                                                                                                                                                                                                                                                      ; add_sub_apc                           ; work         ;
;                   |add_sub_bpc:add_sub_4|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_bpc:add_sub_4                                                                                                                                                                                                                                                                      ; add_sub_bpc                           ; work         ;
;                   |add_sub_cpc:add_sub_5|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_cpc:add_sub_5                                                                                                                                                                                                                                                                      ; add_sub_cpc                           ; work         ;
;                   |add_sub_dpc:add_sub_6|                                                                                               ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_dpc:add_sub_6                                                                                                                                                                                                                                                                      ; add_sub_dpc                           ; work         ;
;                   |add_sub_epc:add_sub_7|                                                                                               ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_epc:add_sub_7                                                                                                                                                                                                                                                                      ; add_sub_epc                           ; work         ;
;                   |add_sub_fpc:add_sub_8|                                                                                               ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_fpc:add_sub_8                                                                                                                                                                                                                                                                      ; add_sub_fpc                           ; work         ;
;                   |add_sub_nqc:add_sub_9|                                                                                               ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_nqc:add_sub_9                                                                                                                                                                                                                                                                      ; add_sub_nqc                           ; work         ;
;                   |add_sub_oqc:add_sub_10|                                                                                              ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_oqc:add_sub_10                                                                                                                                                                                                                                                                     ; add_sub_oqc                           ; work         ;
;                   |add_sub_pqc:add_sub_11|                                                                                              ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_pqc:add_sub_11                                                                                                                                                                                                                                                                     ; add_sub_pqc                           ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 601 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                            ; work         ;
;          |lpm_divide_bkm:auto_generated|                                                                                                ; 601 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div1|lpm_divide_bkm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_bkm                        ; work         ;
;             |sign_div_unsign_3nh:divider|                                                                                               ; 601 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div1|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_3nh                   ; work         ;
;                |alt_u_div_q9f:divider|                                                                                                  ; 601 (520)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div1|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_q9f                         ; work         ;
;                   |add_sub_apc:add_sub_3|                                                                                               ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div1|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_apc:add_sub_3                                                                                                                                                                                                                                                                      ; add_sub_apc                           ; work         ;
;                   |add_sub_bpc:add_sub_4|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div1|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_bpc:add_sub_4                                                                                                                                                                                                                                                                      ; add_sub_bpc                           ; work         ;
;                   |add_sub_cpc:add_sub_5|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div1|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_cpc:add_sub_5                                                                                                                                                                                                                                                                      ; add_sub_cpc                           ; work         ;
;                   |add_sub_dpc:add_sub_6|                                                                                               ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div1|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_dpc:add_sub_6                                                                                                                                                                                                                                                                      ; add_sub_dpc                           ; work         ;
;                   |add_sub_epc:add_sub_7|                                                                                               ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div1|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_epc:add_sub_7                                                                                                                                                                                                                                                                      ; add_sub_epc                           ; work         ;
;                   |add_sub_fpc:add_sub_8|                                                                                               ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div1|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_fpc:add_sub_8                                                                                                                                                                                                                                                                      ; add_sub_fpc                           ; work         ;
;                   |add_sub_nqc:add_sub_9|                                                                                               ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div1|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_nqc:add_sub_9                                                                                                                                                                                                                                                                      ; add_sub_nqc                           ; work         ;
;                   |add_sub_oqc:add_sub_10|                                                                                              ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div1|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_oqc:add_sub_10                                                                                                                                                                                                                                                                     ; add_sub_oqc                           ; work         ;
;                   |add_sub_pqc:add_sub_11|                                                                                              ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_divide:Div1|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_pqc:add_sub_11                                                                                                                                                                                                                                                                     ; add_sub_pqc                           ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_l5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                                                                                                                     ; mult_l5t                              ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_l5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                                                                                                                     ; mult_l5t                              ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 1 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_idt:auto_generated|                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_mult:Mult2|mult_idt:auto_generated                                                                                                                                                                                                                                                                                                                                                     ; mult_idt                              ; work         ;
;       |lpm_mult:Mult3|                                                                                                                  ; 1 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_idt:auto_generated|                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|lpm_mult:Mult3|mult_idt:auto_generated                                                                                                                                                                                                                                                                                                                                                     ; mult_idt                              ; work         ;
;       |sqrt:sqrtA_inst|                                                                                                                 ; 132 (0)             ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst                                                                                                                                                                                                                                                                                                                                                                            ; sqrt                                  ; work         ;
;          |altsqrt:ALTSQRT_component|                                                                                                    ; 132 (45)            ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component                                                                                                                                                                                                                                                                                                                                                  ; altsqrt                               ; work         ;
;             |dffpipe:a_delay|                                                                                                           ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay                                                                                                                                                                                                                                                                                                                                  ; dffpipe                               ; work         ;
;             |dffpipe:b_dffe[4]|                                                                                                         ; 3 (3)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]                                                                                                                                                                                                                                                                                                                                ; dffpipe                               ; work         ;
;             |dffpipe:r_dffe[4]|                                                                                                         ; 3 (3)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]                                                                                                                                                                                                                                                                                                                                ; dffpipe                               ; work         ;
;             |lpm_add_sub:subtractors[1]|                                                                                                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_apc:auto_generated|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_apc                           ; work         ;
;             |lpm_add_sub:subtractors[2]|                                                                                                ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_bpc:auto_generated|                                                                                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_bpc                           ; work         ;
;             |lpm_add_sub:subtractors[3]|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_cpc:auto_generated|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_cpc                           ; work         ;
;             |lpm_add_sub:subtractors[4]|                                                                                                ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_dpc:auto_generated|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_dpc                           ; work         ;
;             |lpm_add_sub:subtractors[5]|                                                                                                ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_epc:auto_generated|                                                                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_epc                           ; work         ;
;             |lpm_add_sub:subtractors[6]|                                                                                                ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_fpc:auto_generated|                                                                                             ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_fpc                           ; work         ;
;             |lpm_add_sub:subtractors[7]|                                                                                                ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_nqc:auto_generated|                                                                                             ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_nqc                           ; work         ;
;             |lpm_add_sub:subtractors[8]|                                                                                                ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_oqc:auto_generated|                                                                                             ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_oqc                           ; work         ;
;             |lpm_add_sub:subtractors[9]|                                                                                                ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_pqc:auto_generated|                                                                                             ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_pqc                           ; work         ;
;       |sqrt:sqrtB_inst|                                                                                                                 ; 132 (0)             ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst                                                                                                                                                                                                                                                                                                                                                                            ; sqrt                                  ; work         ;
;          |altsqrt:ALTSQRT_component|                                                                                                    ; 132 (45)            ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component                                                                                                                                                                                                                                                                                                                                                  ; altsqrt                               ; work         ;
;             |dffpipe:a_delay|                                                                                                           ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay                                                                                                                                                                                                                                                                                                                                  ; dffpipe                               ; work         ;
;             |dffpipe:b_dffe[4]|                                                                                                         ; 3 (3)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]                                                                                                                                                                                                                                                                                                                                ; dffpipe                               ; work         ;
;             |dffpipe:r_dffe[4]|                                                                                                         ; 3 (3)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]                                                                                                                                                                                                                                                                                                                                ; dffpipe                               ; work         ;
;             |lpm_add_sub:subtractors[1]|                                                                                                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_apc:auto_generated|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_apc                           ; work         ;
;             |lpm_add_sub:subtractors[2]|                                                                                                ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_bpc:auto_generated|                                                                                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_bpc                           ; work         ;
;             |lpm_add_sub:subtractors[3]|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_cpc:auto_generated|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_cpc                           ; work         ;
;             |lpm_add_sub:subtractors[4]|                                                                                                ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_dpc:auto_generated|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_dpc                           ; work         ;
;             |lpm_add_sub:subtractors[5]|                                                                                                ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_epc:auto_generated|                                                                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_epc                           ; work         ;
;             |lpm_add_sub:subtractors[6]|                                                                                                ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_fpc:auto_generated|                                                                                             ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_fpc                           ; work         ;
;             |lpm_add_sub:subtractors[7]|                                                                                                ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_nqc:auto_generated|                                                                                             ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_nqc                           ; work         ;
;             |lpm_add_sub:subtractors[8]|                                                                                                ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_oqc:auto_generated|                                                                                             ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_oqc                           ; work         ;
;             |lpm_add_sub:subtractors[9]|                                                                                                ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                           ; work         ;
;                |add_sub_pqc:auto_generated|                                                                                             ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_pqc                           ; work         ;
;    |PLL:PLL_inst|                                                                                                                       ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|PLL:PLL_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; PLL                                   ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|PLL:PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                          ; altpll                                ; work         ;
;          |PLL_altpll1:auto_generated|                                                                                                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|PLL:PLL_inst|altpll:altpll_component|PLL_altpll1:auto_generated                                                                                                                                                                                                                                                                                                                                               ; PLL_altpll1                           ; work         ;
;    |RAM:RAM1|                                                                                                                           ; 1 (0)               ; 1 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|RAM:RAM1                                                                                                                                                                                                                                                                                                                                                                                                      ; RAM                                   ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 1 (0)               ; 1 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|RAM:RAM1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                            ; work         ;
;          |altsyncram_3bn1:auto_generated|                                                                                               ; 1 (1)               ; 1 (1)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|RAM:RAM1|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated                                                                                                                                                                                                                                                                                                                                       ; altsyncram_3bn1                       ; work         ;
;    |RAM:RAM2|                                                                                                                           ; 1 (0)               ; 1 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|RAM:RAM2                                                                                                                                                                                                                                                                                                                                                                                                      ; RAM                                   ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 1 (0)               ; 1 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|RAM:RAM2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                            ; work         ;
;          |altsyncram_3bn1:auto_generated|                                                                                               ; 1 (1)               ; 1 (1)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|RAM:RAM2|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated                                                                                                                                                                                                                                                                                                                                       ; altsyncram_3bn1                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                           ; alt_sld_fab                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (88)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                              ; sld_jtag_hub                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                      ; sld_rom_sr                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                    ; sld_shadow_jsm                        ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 555 (2)             ; 1082 (122)                ; 124928      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                ; sld_signaltap                         ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 553 (0)             ; 960 (0)                   ; 124928      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap_impl                    ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 553 (88)            ; 960 (326)                 ; 124928      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                   ; sld_signaltap_implb                   ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                    ; altdpram                              ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                ; lpm_decode                            ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                                      ; decode_dvf                            ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                        ; lpm_mux                               ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                                                                                                 ; mux_rsc                               ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 124928      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                   ; altsyncram                            ; work         ;
;                |altsyncram_0b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 124928      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0b24:auto_generated                                                                                                                                                                                                                    ; altsyncram_0b24                       ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                    ; lpm_shiftreg                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                      ; lpm_shiftreg                          ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                           ; serial_crc_16                         ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 87 (87)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                        ; sld_buffer_manager                    ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 145 (1)             ; 321 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                       ; sld_ela_control                       ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                               ; lpm_shiftreg                          ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 122 (0)             ; 305 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                ; sld_ela_basic_multi_level_trigger     ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 183 (183)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                     ; lpm_shiftreg                          ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 122 (0)             ; 122 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                 ; sld_mbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                           ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                           ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                           ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                           ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                           ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                           ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                                          ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                           ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                           ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                           ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                           ; sld_sbpmg                             ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 22 (22)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                         ; sld_ela_trigger_flow_mgr              ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                 ; lpm_shiftreg                          ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 147 (11)            ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                  ; sld_offload_buffer_mgr                ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                        ; lpm_counter                           ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                                                                                                ; cntr_igi                              ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                 ; lpm_counter                           ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                                                                                         ; cntr_g9j                              ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                       ; lpm_counter                           ; work         ;
;                   |cntr_tgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_tgi:auto_generated                                                                                                                                               ; cntr_tgi                              ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                          ; lpm_counter                           ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                                  ; cntr_23j                              ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                 ; lpm_shiftreg                          ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 61 (61)             ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                  ; lpm_shiftreg                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                               ; lpm_shiftreg                          ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMstate|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                             ; sld_rom_sr                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------+
; Name                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------+
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_snt3:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 256          ; 10           ; --           ; --           ; 2560   ; fftsign_fft_ii_0_1n1024cos.hex ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tnt3:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 256          ; 10           ; --           ; --           ; 2560   ; fftsign_fft_ii_0_2n1024cos.hex ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_unt3:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 256          ; 10           ; --           ; --           ; 2560   ; fftsign_fft_ii_0_3n1024cos.hex ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1ot3:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 256          ; 10           ; --           ; --           ; 2560   ; fftsign_fft_ii_0_1n1024sin.hex ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2ot3:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 256          ; 10           ; --           ; --           ; 2560   ; fftsign_fft_ii_0_2n1024sin.hex ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3ot3:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 256          ; 10           ; --           ; --           ; 2560   ; fftsign_fft_ii_0_3n1024sin.hex ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d0q3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 20           ; 256          ; 20           ; 5120   ; None                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d0q3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 20           ; 256          ; 20           ; 5120   ; None                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d0q3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 20           ; 256          ; 20           ; 5120   ; None                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d0q3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 20           ; 256          ; 20           ; 5120   ; None                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_pnm:auto_generated|altsyncram_2e81:altsyncram2|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 15           ; 2            ; 15           ; 2            ; 30     ; None                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_1|shift_taps_fpm:auto_generated|altsyncram_eh81:altsyncram2|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 14           ; 18           ; 14           ; 18           ; 252    ; None                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_amm:auto_generated|altsyncram_4b81:altsyncram2|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 6            ; 4            ; 6            ; 4            ; 24     ; None                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_1|shift_taps_dmm:auto_generated|altsyncram_8b81:altsyncram2|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 6            ; 6            ; 6            ; 6            ; 36     ; None                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_qnm:auto_generated|altsyncram_4e81:altsyncram2|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 16           ; 2            ; 16           ; 2            ; 32     ; None                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo|altsyncram_g8j1:FIFOram|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176    ; None                           ;
; RAM:RAM1|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None                           ;
; RAM:RAM2|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0b24:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 2048         ; 61           ; 2048         ; 61           ; 124928 ; None                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 20          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 40          ;
; Signed Embedded Multipliers           ; 14          ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                  ; IP Include File            ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; N/A    ; altera_fft_ii ; 18.0    ; N/A          ; N/A          ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C                                                                                                                                                                                                                                                                                       ; ip_core/fft/fftsign.qsys   ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst                                                                                                                                                                                                                  ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                                                           ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd                                                                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en                                                                                                                              ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp                                                                                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_burst_val:delay_val                                                                                                                           ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0                                                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1                                                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                                                       ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp                                                                                                                                                           ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit:\no_del_input_blk:delay_next_block                                                                                                                                                               ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc                                                                                                                                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft                                                                                                                                                                                           ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1                                                                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma                                                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms                                                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0                                                                                                              ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1                                                                                                              ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2                                                                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma                                                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms                                                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u0                                                                                                              ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u1                                                                                                              ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3                                                                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma                                                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms                                                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u0                                                                                                              ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u1                                                                                                              ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect                                                                                                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_blk                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass                                                                                               ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale                                                                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_tdl_bit:\gen_disc:delay_next_pass                                                                                                                                                 ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc                                                                                                                                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl                                                                                                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A                                                                                                                                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                         ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit:delay_blk_done                                                                                                                                                                                   ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit_rst:delay_np                                                                                                                                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit_rst:delay_sop                                                                                                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches                                                                                                                                                                                  ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data                                                                                                                                                                              ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd                                                                                                                                                                                      ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr                                                                                                                                                                                      ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data:ram_cxb_wr_data                                                                                                                                                                                 ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                                                                       ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrengen:sel_we                                                                                                                                                                                           ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors                                                                                                                                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom                                                                                                                                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n                                                                                                                                                                   ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n                                                                                                                                                                   ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n                                                                                                                                                                   ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n                                                                                                                                                                   ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n                                                                                                                                                                   ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n                                                                                                                                                                   ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_in_write_sgl:writer                                                                                                                                                                                      ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd                                                                                                                  ;                            ;
; N/A    ; altera_CORDIC ; 18.0    ; N/A          ; N/A          ; |RAMstate|FFT_CT:FFT_CT_inst|cordic:cordicA_inst                                                                                                                                                                                                                                                                                 ; ip_core/cordic/cordic.qsys ;
; N/A    ; altera_CORDIC ; 18.0    ; N/A          ; N/A          ; |RAMstate|FFT_CT:FFT_CT_inst|cordic:cordicB_inst                                                                                                                                                                                                                                                                                 ; ip_core/cordic/cordic.qsys ;
; Altera ; RAM: 2-PORT   ; 18.0    ; N/A          ; N/A          ; |RAMstate|FFT_CT:FFT_CT_inst|RAM:image_FFT                                                                                                                                                                                                                                                                                       ; ip_core/RAM/RAM.v          ;
; Altera ; RAM: 2-PORT   ; 18.0    ; N/A          ; N/A          ; |RAMstate|FFT_CT:FFT_CT_inst|RAM:real_FFT                                                                                                                                                                                                                                                                                        ; ip_core/RAM/RAM.v          ;
; Altera ; ALTSQRT       ; 18.0    ; N/A          ; N/A          ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst                                                                                                                                                                                                                                                                                     ; ip_core/sqrt/sqrt.v        ;
; Altera ; ALTSQRT       ; 18.0    ; N/A          ; N/A          ; |RAMstate|FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst                                                                                                                                                                                                                                                                                     ; ip_core/sqrt/sqrt.v        ;
; Altera ; ALTPLL        ; 18.0    ; N/A          ; N/A          ; |RAMstate|PLL:PLL_inst                                                                                                                                                                                                                                                                                                           ; ip_core/PLL/PLL.v          ;
; Altera ; RAM: 2-PORT   ; 18.0    ; N/A          ; N/A          ; |RAMstate|RAM:RAM1                                                                                                                                                                                                                                                                                                               ; ip_core/RAM/RAM.v          ;
; Altera ; RAM: 2-PORT   ; 18.0    ; N/A          ; N/A          ; |RAMstate|RAM:RAM2                                                                                                                                                                                                                                                                                                               ; ip_core/RAM/RAM.v          ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |RAMstate|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                    ;                            ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |RAMstate|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                ;                            ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |RAMstate|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                      ;                            ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |RAMstate|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                    ;                            ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |RAMstate|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                      ;                            ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |RAMstate|RAM_state                                             ;
+--------------------+-------------------+--------------------+-------------------+
; Name               ; RAM_state.RAM1_WR ; RAM_state.RAM_INIT ; RAM_state.RAM2_WR ;
+--------------------+-------------------+--------------------+-------------------+
; RAM_state.RAM_INIT ; 0                 ; 0                  ; 0                 ;
; RAM_state.RAM2_WR  ; 0                 ; 1                  ; 1                 ;
; RAM_state.RAM1_WR  ; 1                 ; 1                  ; 0                 ;
+--------------------+-------------------+--------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RAMstate|FFT_CT:FFT_CT_inst|FFT_state                                                                                                    ;
+-----------------------+-------------------+-----------------------+----------------------+---------------------+---------------------+--------------------+
; Name                  ; FFT_state.FFT_end ; FFT_state.FFT_out_end ; FFT_state.FFT_out_st ; FFT_state.FFT_inend ; FFT_state.FFT_input ; FFT_state.FFT_wait ;
+-----------------------+-------------------+-----------------------+----------------------+---------------------+---------------------+--------------------+
; FFT_state.FFT_wait    ; 0                 ; 0                     ; 0                    ; 0                   ; 0                   ; 0                  ;
; FFT_state.FFT_input   ; 0                 ; 0                     ; 0                    ; 0                   ; 1                   ; 1                  ;
; FFT_state.FFT_inend   ; 0                 ; 0                     ; 0                    ; 1                   ; 0                   ; 1                  ;
; FFT_state.FFT_out_st  ; 0                 ; 0                     ; 1                    ; 0                   ; 0                   ; 1                  ;
; FFT_state.FFT_out_end ; 0                 ; 1                     ; 0                    ; 0                   ; 0                   ; 1                  ;
; FFT_state.FFT_end     ; 1                 ; 0                     ; 0                    ; 0                   ; 0                   ; 1                  ;
+-----------------------+-------------------+-----------------------+----------------------+---------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_s1_cur                                                          ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+
; Name                      ; fft_s1_cur.FFT_PROCESS_A ; fft_s1_cur.NO_WRITE ; fft_s1_cur.DONE_WRITING ; fft_s1_cur.EARLY_DONE ; fft_s1_cur.WRITE_INPUT ; fft_s1_cur.WAIT_FOR_INPUT ; fft_s1_cur.IDLE ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+
; fft_s1_cur.IDLE           ; 0                        ; 0                   ; 0                       ; 0                     ; 0                      ; 0                         ; 0               ;
; fft_s1_cur.WAIT_FOR_INPUT ; 0                        ; 0                   ; 0                       ; 0                     ; 0                      ; 1                         ; 1               ;
; fft_s1_cur.WRITE_INPUT    ; 0                        ; 0                   ; 0                       ; 0                     ; 1                      ; 0                         ; 1               ;
; fft_s1_cur.EARLY_DONE     ; 0                        ; 0                   ; 0                       ; 1                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.DONE_WRITING   ; 0                        ; 0                   ; 1                       ; 0                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.NO_WRITE       ; 0                        ; 1                   ; 0                       ; 0                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.FFT_PROCESS_A  ; 1                        ; 0                   ; 0                       ; 0                     ; 0                      ; 0                         ; 1               ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_s2_cur               ;
+-------------------------------+---------------------+---------------------------+----------------------+-------------------------------+-----------------+
; Name                          ; fft_s2_cur.LPP_DONE ; fft_s2_cur.LPP_OUTPUT_RDY ; fft_s2_cur.START_LPP ; fft_s2_cur.WAIT_FOR_LPP_INPUT ; fft_s2_cur.IDLE ;
+-------------------------------+---------------------+---------------------------+----------------------+-------------------------------+-----------------+
; fft_s2_cur.IDLE               ; 0                   ; 0                         ; 0                    ; 0                             ; 0               ;
; fft_s2_cur.WAIT_FOR_LPP_INPUT ; 0                   ; 0                         ; 0                    ; 1                             ; 1               ;
; fft_s2_cur.START_LPP          ; 0                   ; 0                         ; 1                    ; 0                             ; 1               ;
; fft_s2_cur.LPP_OUTPUT_RDY     ; 0                   ; 1                         ; 0                    ; 0                             ; 1               ;
; fft_s2_cur.LPP_DONE           ; 1                   ; 0                         ; 0                    ; 0                             ; 1               ;
+-------------------------------+---------------------+---------------------------+----------------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|sdetd ;
+-------------------+---------------+------------+------------+--------------+-------------------+------------------------------------------------------------------------------------------------+
; Name              ; sdetd.DISABLE ; sdetd.SLBI ; sdetd.GBLK ; sdetd.ENABLE ; sdetd.BLOCK_READY ; sdetd.IDLE                                                                                     ;
+-------------------+---------------+------------+------------+--------------+-------------------+------------------------------------------------------------------------------------------------+
; sdetd.IDLE        ; 0             ; 0          ; 0          ; 0            ; 0                 ; 0                                                                                              ;
; sdetd.BLOCK_READY ; 0             ; 0          ; 0          ; 0            ; 1                 ; 1                                                                                              ;
; sdetd.ENABLE      ; 0             ; 0          ; 0          ; 1            ; 0                 ; 1                                                                                              ;
; sdetd.GBLK        ; 0             ; 0          ; 1          ; 0            ; 0                 ; 1                                                                                              ;
; sdetd.SLBI        ; 0             ; 1          ; 0          ; 0            ; 0                 ; 1                                                                                              ;
; sdetd.DISABLE     ; 1             ; 0          ; 0          ; 0            ; 0                 ; 1                                                                                              ;
+-------------------+---------------+------------+------------+--------------+-------------------+------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrengen:sel_we|wc_state ;
+-------------------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------+
; Name              ; wc_state.ENABLE ; wc_state.WAIT_LAT ; wc_state.IDLE                                                                                         ;
+-------------------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------+
; wc_state.IDLE     ; 0               ; 0                 ; 0                                                                                                     ;
; wc_state.WAIT_LAT ; 0               ; 1                 ; 1                                                                                                     ;
; wc_state.ENABLE   ; 1               ; 0                 ; 1                                                                                                     ;
+-------------------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|k_state ;
+-----------------------+--------------+-----------------------+-----------------+---------------------------------------------------------------------------------+
; Name                  ; k_state.HOLD ; k_state.NEXT_PASS_UPD ; k_state.RUN_CNT ; k_state.IDLE                                                                    ;
+-----------------------+--------------+-----------------------+-----------------+---------------------------------------------------------------------------------+
; k_state.IDLE          ; 0            ; 0                     ; 0               ; 0                                                                               ;
; k_state.RUN_CNT       ; 0            ; 0                     ; 1               ; 1                                                                               ;
; k_state.NEXT_PASS_UPD ; 0            ; 1                     ; 0               ; 1                                                                               ;
; k_state.HOLD          ; 1            ; 0                     ; 0               ; 1                                                                               ;
+-----------------------+--------------+-----------------------+-----------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+-------------------------------------------+
; Name                              ; \packet_multi:source_state.end1 ; \packet_multi:source_state.st_err ; \packet_multi:source_state.run1 ; \packet_multi:source_state.sop ; \packet_multi:source_state.start          ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+-------------------------------------------+
; \packet_multi:source_state.start  ; 0                               ; 0                                 ; 0                               ; 0                              ; 0                                         ;
; \packet_multi:source_state.sop    ; 0                               ; 0                                 ; 0                               ; 1                              ; 1                                         ;
; \packet_multi:source_state.run1   ; 0                               ; 0                                 ; 1                               ; 0                              ; 1                                         ;
; \packet_multi:source_state.st_err ; 0                               ; 1                                 ; 0                               ; 0                              ; 1                                         ;
; \packet_multi:source_state.end1   ; 1                               ; 0                                 ; 0                               ; 0                              ; 1                                         ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------------------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                                                       ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------------------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                                                           ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                                                           ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                                                           ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                    ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                   ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                   ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                   ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                   ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                   ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|stall_reg ; yes                                                              ; yes                                        ;
; Total number of protected registers is 1                                                                                                                                             ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|inv_i                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|p_cd_en[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[6,7]                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[6]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[7]                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[6]                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[7]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[6,7]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[0..9]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_sop_int                                                       ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_eop_int                                                       ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|rden_b_store                                                                                                                        ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|rden_b_store                                                                                                                         ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|re_wren                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|im_wren                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|im_adder[0..11]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|source_eop_reg                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|at_source_eop_s                                                   ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_dirn                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|source_stall_int_d                                                ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|source_stall_d                                                                                                      ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|next_block_d                                                                                         ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit:\no_del_input_blk:delay_next_block|tdl_arr[0]                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_b[10]                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_b[9]                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_a[10]                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_a[9]                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_b[10]                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_b[9]                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_a[10]                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_a[9]                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_d[10]                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_d[9]                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_c[10]                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_c[9]                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_d[10]                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_d[9]                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_c[10]                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_c[9]                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[0]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[0]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[0]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[1]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[1]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[1]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[2]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[2]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[2]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[3]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[3]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[3]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[4]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[4]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[4]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[5]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[5]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[5]                                                           ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                 ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[0]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[0]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[1]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[1]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[2]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[2]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[3]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[3]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[4]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[4]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[5]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[5]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[6]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[6]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[6]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[6]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[6]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[6]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[7]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[7]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[7]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[7]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[7]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[7]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[0]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[0]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[2]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[2]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[4]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[4]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[1]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[1]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[3]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[3]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[5]                                                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[5]                                                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|lpp_c_en_vec[0]                                                                                                               ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|en_d                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|wc_vec[0]                                                                                                                     ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrengen:sel_we|wc_i_d                                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[8]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[24]                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[26]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[10]                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[28]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[12]                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[6,22,30]                                                                            ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[14]                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[7,23,31]                                                                            ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[15]                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[8]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[24]                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[26]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[10]                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[28]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[12]                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[30]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[14]                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][0]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][0]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][0]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][0]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][0]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][0]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][0]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][1]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][1]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][1]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][2]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][2]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][2]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][2]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][2]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][3]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][3]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][3]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][4]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][4]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][4]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][4]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][4]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][5]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][5]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][5]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][5]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][5]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][5]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][6]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][6]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][6]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][6]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][6]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][6]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][6]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][6]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][7]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][7]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][7]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][7]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][7]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][7]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][0]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][0]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][0]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][0]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][0]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][0]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][0]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][0]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[6][0]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[6][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[6][1]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[6][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][0]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][0]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[5][0]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[5][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[5][1]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[5][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][0]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][0]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][2]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][2]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][4]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][4]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][6]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[4][0]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[4][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[4][1]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[4][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[3][0]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[3][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[3][1]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[3][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[2][0]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[2][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[2][1]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[2][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[1][0]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[1][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[1][1]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[1][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[0][0]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[0][6]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[0][1]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[0][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa[0]                                                                                        ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp[6]                                                                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa[1]                                                                                        ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp[7]                                                                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][6]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][6]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][7]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][7]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][6]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][6]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][6]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][6]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][6]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][6]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][0]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][0]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][2]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][2]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][4]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][4]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][6]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][6]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][2]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][2]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][4]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][4]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[16]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[0]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[2]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[18]                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[4]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[20]                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[6]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[22]                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][2]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][2]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][4]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][4]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[0] ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[0] ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][2]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][2]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][4]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][4]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[1] ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[1] ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][7]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][7]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][2]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][2]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][4]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][4]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[2] ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[2] ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][7]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][7]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][7]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][7]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][7]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][7]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][2]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][2]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][4]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][4]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[3] ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[3] ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][2]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][2]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][4]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][4]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[4] ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[4] ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[5] ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[5] ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[6] ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[6] ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][0]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][0]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][2]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][2]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][4]                                                                                    ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][4]                                                                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][0]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][0]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][2]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][2]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][4]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][4]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][0]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][0]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][2]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][2]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][4]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][4]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][0]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][0]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][2]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][2]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][4]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][4]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][0]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][0]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][2]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][2]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][4]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][4]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][0]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][0]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][2]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][2]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][4]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][4]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][0]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][0]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][2]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][2]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][4]                                                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][4]                                                                         ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][0]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][0]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][2]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][2]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][4]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][4]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[16]                                                                                 ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[0]                                                                        ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[2]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[18]                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[4]                                                                                  ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[20]                                                                       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][7]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][7]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][7]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][7]                                             ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][6]                                                       ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][6]                                             ;
; FFT_CT:FFT_CT_inst|count[9..11]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                ;
; RAM_state~6                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                           ;
; RAM_state~7                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|FFT_state~10                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|FFT_state~11                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|FFT_state~12                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|FFT_state~13                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_not_ready                                    ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|at_source_sop_s                                                   ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state.sop                          ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_s2_cur.IDLE                                                                                                               ; Merged with FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|sdetd.IDLE                                                ;
; RAM_state.RAM_INIT                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                           ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|k[8,9]                                                                                               ; Lost fanout                                                                                                                                                                                                                           ;
; wren2                                                                                                                                                                                                                               ; Merged with wren1                                                                                                                                                                                                                     ;
; FFT_CT:FFT_CT_inst|count2[9..11]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                ;
; Total Number of Removed Registers = 391                                                                                                                                                                                             ;                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|inv_i ; Stuck at VCC              ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_dirn                                                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                   ;
; FFT_CT:FFT_CT_inst|source_eop_reg                                                                           ; Lost Fanouts              ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|at_source_eop_s ;
; FFT_CT:FFT_CT_inst|count[11]                                                                                ; Stuck at GND              ; FFT_CT:FFT_CT_inst|count2[11]                                                                                                                                                     ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                   ;
; FFT_CT:FFT_CT_inst|count[10]                                                                                ; Stuck at GND              ; FFT_CT:FFT_CT_inst|count2[10]                                                                                                                                                     ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                   ;
; FFT_CT:FFT_CT_inst|count[9]                                                                                 ; Stuck at GND              ; FFT_CT:FFT_CT_inst|count2[9]                                                                                                                                                      ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3869  ;
; Number of registers using Synchronous Clear  ; 387   ;
; Number of registers using Synchronous Load   ; 385   ;
; Number of registers using Asynchronous Clear ; 874   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3036  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|sink_stall_reg                                                                                                                                       ; 2       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|sop                                                                                                                                                                                                                       ; 3       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|source_stall_reg                                                                                                                                     ; 2       ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|stall_reg                                                                                                                                            ; 4       ;
; wren1                                                                                                                                                                                                                                                                                                                           ; 60      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 19                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                             ; Megafunction                                                                                                                                       ; Type       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swd_tdl[0..16][0,1] ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swd_rtl_0    ; SHIFT_TAPS ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swd[0,1]            ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swd_rtl_0    ; SHIFT_TAPS ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][6,7]      ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr_rtl_0   ; SHIFT_TAPS ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0..15][6,7]    ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr_rtl_0   ; SHIFT_TAPS ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0..15][0..5]   ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr_rtl_1   ; SHIFT_TAPS ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0..15][0..5]   ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr_rtl_1   ; SHIFT_TAPS ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0..15][1,3,5]  ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr_rtl_1   ; SHIFT_TAPS ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0..15][1,3,5]  ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr_rtl_1   ; SHIFT_TAPS ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[7..14][0,1] ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_0 ; SHIFT_TAPS ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[0..6][6,7]    ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_0 ; SHIFT_TAPS ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp[6,7]         ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_0 ; SHIFT_TAPS ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[0..6][0..5]   ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_1 ; SHIFT_TAPS ;
; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp[0..5]        ; FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_1 ; SHIFT_TAPS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[8]            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_in_write_sgl:writer|count[1]                                       ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_imag_out[9]                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|blk_exp[1]                                           ;
; 3:1                ; 80 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|lpp_ram_data_out[3][16]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|wren_a[3]                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|k[3]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|slb_i[3]         ;
; 4:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|count[2]                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|sw[1]                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[3]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[0]                                    ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|mag_max_real[7]                                                                                                                                               ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|mag_max_real2[16]                                                                                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|data_count_sig[0]                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|blk_exp_acc[0]                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|count[8]           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|p[2]                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[3][0] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|i_array_out[3][2] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|i_array_out[1][7] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|slb_last[0]                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|val_out                                                                    ;
; 6:1                ; 52 bits   ; 208 LEs       ; 104 LEs              ; 104 LEs                ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|re_data_max2[8]                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|i_array_out[0][8] ;
; 7:1                ; 20 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|data_re_reg[5]                                                                                                                                                ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|mag_max[17]                                                                                                                                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |RAMstate|FFT_CT:FFT_CT_inst|im_data[1]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrengen:sel_we|wc_state.WAIT_LAT                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|Mux5                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|Mux3                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|Mux4                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|Mux6                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|ShiftLeft0                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|ShiftLeft0                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|Mux0                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|ShiftLeft0                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|ShiftLeft0                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|Mux1                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_next_state    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_next_state    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_s2_cur.START_LPP                                                       ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|Selector4                                                                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|Selector3                                                                                                                                                     ;
; 15:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_s1_cur.IDLE                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |RAMstate|FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|Selector3          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for RAM:RAM1|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for RAM:RAM2|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                 ;
+---------------------------------+-------+------+----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                  ;
+---------------------------------+-------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                 ;
+---------------------------------+-------+------+----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                  ;
+---------------------------------+-------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0 ;
+-----------------------------------------+--------+------+------------------------------+
; Assignment                              ; Value  ; From ; To                           ;
+-----------------------------------------+--------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                            ;
+-----------------------------------------+--------+------+------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0 ;
+-----------------------------------------+--------+------+------------------------------+
; Assignment                              ; Value  ; From ; To                           ;
+-----------------------------------------+--------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                            ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                            ;
+-----------------------------------------+--------+------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |RAMstate ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; RAM1_WR        ; 0000  ; Unsigned Binary                                 ;
; RAM2_WR        ; 0001  ; Unsigned Binary                                 ;
; RAM_INIT       ; 0010  ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 64                    ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 625                   ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_altpll1           ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:RAM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 16                   ; Signed Integer            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 16                   ; Signed Integer            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer            ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_3bn1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:RAM2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 16                   ; Signed Integer            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 16                   ; Signed Integer            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer            ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_3bn1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; FFT_wait       ; 0000  ; Unsigned Binary                        ;
; FFT_input      ; 0001  ; Unsigned Binary                        ;
; FFT_inend      ; 0010  ; Unsigned Binary                        ;
; FFT_out_st     ; 0011  ; Unsigned Binary                        ;
; FFT_out_end    ; 0100  ; Unsigned Binary                        ;
; FFT_end        ; 0101  ; Unsigned Binary                        ;
; toAngle        ; 57    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                                   ;
; Q_PORT_WIDTH   ; 10    ; Signed Integer                                                                   ;
; R_PORT_WIDTH   ; 11    ; Signed Integer                                                                   ;
; PIPELINE       ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                                   ;
; Q_PORT_WIDTH   ; 10    ; Signed Integer                                                                   ;
; R_PORT_WIDTH   ; 11    ; Signed Integer                                                                   ;
; PIPELINE       ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_xMSB_uid32_atan2Test_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xMSB_uid51_atan2Test_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid70_atan2Test_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_xMSB_uid89_atan2Test_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xMSB_uid108_atan2Test_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_xMSB_uid129_atan2Test_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist2_xMSB_uid146_atan2Test_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist0_yip1_8_uid161_atan2Test_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xip1_8_uid160_atan2Test_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 25    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:xNotZero_uid17_atan2Test_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:yNotZero_uid15_atan2Test_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_signX_uid7_atan2Test_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_signY_uid8_atan2Test_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_xMSB_uid32_atan2Test_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xMSB_uid51_atan2Test_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid70_atan2Test_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_xMSB_uid89_atan2Test_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xMSB_uid108_atan2Test_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_xMSB_uid129_atan2Test_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist2_xMSB_uid146_atan2Test_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist0_yip1_8_uid161_atan2Test_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xip1_8_uid160_atan2Test_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 25    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:xNotZero_uid17_atan2Test_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:yNotZero_uid15_atan2Test_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_signX_uid7_atan2Test_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|cordic:cordicB_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_signY_uid8_atan2Test_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 16                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_3bn1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 16                   ; Signed Integer                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_3bn1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                     ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 61                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 61                                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 208                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 61                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FFT_CT:FFT_CT_inst|lpm_mult:Mult1  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 20           ; Untyped             ;
; LPM_WIDTHR                                     ; 20           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FFT_CT:FFT_CT_inst|lpm_mult:Mult0  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 20           ; Untyped             ;
; LPM_WIDTHR                                     ; 20           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FFT_CT:FFT_CT_inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 20             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_bkm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FFT_CT:FFT_CT_inst|lpm_mult:Mult3  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 19           ; Untyped             ;
; LPM_WIDTHB                                     ; 19           ; Untyped             ;
; LPM_WIDTHP                                     ; 38           ; Untyped             ;
; LPM_WIDTHR                                     ; 38           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_idt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FFT_CT:FFT_CT_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 20             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_bkm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FFT_CT:FFT_CT_inst|lpm_mult:Mult2  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 19           ; Untyped             ;
; LPM_WIDTHB                                     ; 19           ; Untyped             ;
; LPM_WIDTHP                                     ; 38           ; Untyped             ;
; LPM_WIDTHR                                     ; 38           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_idt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                ;
; Entity Instance                           ; RAM:RAM1|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; RAM:RAM2|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                            ;
+---------------------------------------+-----------------------------------+
; Name                                  ; Value                             ;
+---------------------------------------+-----------------------------------+
; Number of entity instances            ; 4                                 ;
; Entity Instance                       ; FFT_CT:FFT_CT_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 10                                ;
;     -- LPM_WIDTHP                     ; 20                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; FFT_CT:FFT_CT_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 10                                ;
;     -- LPM_WIDTHP                     ; 20                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; FFT_CT:FFT_CT_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 19                                ;
;     -- LPM_WIDTHB                     ; 19                                ;
;     -- LPM_WIDTHP                     ; 38                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; FFT_CT:FFT_CT_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 19                                ;
;     -- LPM_WIDTHB                     ; 19                                ;
;     -- LPM_WIDTHP                     ; 38                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
+---------------------------------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT_CT:FFT_CT_inst|fftsign:FFT_C"                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; sink_ready   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_error   ; Input  ; Info     ; Stuck at GND                                                                        ;
; sink_imag    ; Input  ; Info     ; Stuck at GND                                                                        ;
; inverse      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; source_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT_CT:FFT_CT_inst|RAM:image_FFT"                                                                                                                                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data      ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data[15..10]" will be connected to GND.                                   ;
; wraddress ; Input  ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q         ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (10 bits) it drives; bit(s) "q[15..10]" have no fanouts                                                           ;
; q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT_CT:FFT_CT_inst|RAM:real_FFT"                                                                                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data      ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data[15..10]" will be connected to GND.                                   ;
; wraddress ; Input  ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q         ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (10 bits) it drives; bit(s) "q[15..10]" have no fanouts                                                           ;
; q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "FFT_CT:FFT_CT_inst|cordic:cordicB_inst" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; areset ; Input ; Info     ; Stuck at GND                           ;
+--------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "FFT_CT:FFT_CT_inst|cordic:cordicA_inst" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; areset ; Input ; Info     ; Stuck at GND                           ;
+--------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst"                                                                                                                                                     ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; radical   ; Input  ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; remainder ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst"                                                                                                                                                     ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; radical   ; Input  ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; remainder ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT_CT:FFT_CT_inst"                                                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; count_realA   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mag_max_sqrtA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; q_mul_outA    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; count_realB   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mag_max_sqrtB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; q_mul_outB    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; ans           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; updata_flag   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; source_exp    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM:RAM2"                                                                                                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data[15..10]" will be connected to GND. ;
; q    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (10 bits) it drives; bit(s) "q[15..10]" have no fanouts                         ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM:RAM1"                                                                                                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data[15..10]" will be connected to GND. ;
; q    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (10 bits) it drives; bit(s) "q[15..10]" have no fanouts                         ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 61                  ; 61               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 74                          ;
; cycloneiii_ff         ; 2696                        ;
;     CLR               ; 97                          ;
;     CLR SCLR          ; 20                          ;
;     ENA               ; 1609                        ;
;     ENA CLR           ; 296                         ;
;     ENA CLR SCLR      ; 42                          ;
;     ENA CLR SLD       ; 10                          ;
;     ENA SCLR          ; 276                         ;
;     ENA SLD           ; 300                         ;
;     SCLR              ; 1                           ;
;     SLD               ; 6                           ;
;     plain             ; 39                          ;
; cycloneiii_lcell_comb ; 4256                        ;
;     arith             ; 1379                        ;
;         2 data inputs ; 435                         ;
;         3 data inputs ; 944                         ;
;     normal            ; 2877                        ;
;         0 data inputs ; 59                          ;
;         1 data inputs ; 65                          ;
;         2 data inputs ; 252                         ;
;         3 data inputs ; 1107                        ;
;         4 data inputs ; 1394                        ;
; cycloneiii_mac_mult   ; 20                          ;
; cycloneiii_mac_out    ; 20                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 212                         ;
;                       ;                             ;
; Max LUT depth         ; 59.50                       ;
; Average LUT depth     ; 12.63                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                       ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                   ; Details ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; FFT_CT:FFT_CT_inst|im_data_max2[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[0]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[0]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[1]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[1]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[2]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[2]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[3]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[3]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[4]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[4]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[5]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[5]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[6]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[6]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[7]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[7]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[8]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[8]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[9]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max2[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max2[9]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[0]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[0]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[1]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[1]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[2]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[2]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[3]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[3]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[4]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[4]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[5]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[5]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[6]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[6]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[7]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[7]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[8]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[8]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[9]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|im_data_max[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|im_data_max[9]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated|op_1~24_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated|op_1~24_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated|op_1~22_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated|op_1~22_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated|op_1~20_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated|op_1~20_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated|op_1~18_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated|op_1~18_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated|op_1~16_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated|op_1~16_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][0]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][0]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][1]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][1]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][2]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][2]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][3]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][3]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][4]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtA[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][4]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated|op_1~24_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated|op_1~24_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated|op_1~22_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated|op_1~22_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated|op_1~20_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated|op_1~20_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated|op_1~18_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated|op_1~18_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated|op_1~16_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated|op_1~16_wirecell ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][0]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][0]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][1]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][1]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][2]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][2]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][3]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][3]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][4]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|mag_max_sqrtB[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|sqrt:sqrtB_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]|sr[0][4]                                             ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[0]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[0]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[1]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[1]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[2]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[2]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[3]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[3]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[4]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[4]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[5]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[5]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[6]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[6]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[7]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[7]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[8]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[8]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[9]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max2[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max2[9]                                                                                                  ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[0]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[0]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[1]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[1]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[2]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[2]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[3]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[3]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[4]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[4]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[5]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[5]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[6]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[6]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[7]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[7]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[8]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[8]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[9]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|re_data_max[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|re_data_max[9]                                                                                                   ; N/A     ;
; FFT_CT:FFT_CT_inst|updata_flag      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|updata_flag                                                                                                      ; N/A     ;
; FFT_CT:FFT_CT_inst|updata_flag      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FFT_CT:FFT_CT_inst|updata_flag                                                                                                      ; N/A     ;
; sys_clk                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sys_clk                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Jan 21 23:29:20 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off signaldiv -c signaldiv
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /3event/23h/sim/tb_ramstate.v
    Info (12023): Found entity 1: tb_RAMstate File: D:/3event/23H/sim/tb_RAMstate.v Line: 2
Warning (10890): Verilog HDL Attribute warning at RAMstate.v(31): overriding existing value for attribute "keep" File: D:/3event/23H/rtl/RAMstate.v Line: 31
Warning (10275): Verilog HDL Module Instantiation warning at RAMstate.v(308): ignored dangling comma in List of Port Connections File: D:/3event/23H/rtl/RAMstate.v Line: 308
Info (12021): Found 1 design units, including 1 entities, in source file /3event/23h/rtl/ramstate.v
    Info (12023): Found entity 1: RAMstate File: D:/3event/23H/rtl/RAMstate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/cordic/cordic/synthesis/cordic.v
    Info (12023): Found entity 1: cordic File: D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/cordic.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file ip_core/cordic/cordic/synthesis/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cordic) File: D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file ip_core/cordic/cordic/synthesis/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/cordic/cordic/synthesis/submodules/cordic_cordic_0.vhd
    Info (12022): Found design unit 1: cordic_CORDIC_0-normal File: D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/cordic_CORDIC_0.vhd Line: 45
    Info (12023): Found entity 1: cordic_CORDIC_0 File: D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/cordic_CORDIC_0.vhd Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /3event/23h/sim/tb_fft_ct.v
    Info (12023): Found entity 1: tb_FFT_CT File: D:/3event/23H/sim/tb_FFT_CT.V Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /3event/23h/sim/tb_signal.v
    Info (12023): Found entity 1: tb_signal File: D:/3event/23H/sim/tb_signal.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /3event/23h/rtl/signal.v
    Info (12023): Found entity 1: signal File: D:/3event/23H/rtl/signal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /3event/23h/rtl/fft_ct.v
    Info (12023): Found entity 1: FFT_CT File: D:/3event/23H/rtl/FFT_CT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/fftsign.v
    Info (12023): Found entity 1: fftsign File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/fftsign.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file ip_core/fft/fftsign/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fftsign) File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file ip_core/fft/fftsign/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fftsign) File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file ip_core/fft/fftsign/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fftsign) File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file ip_core/fft/fftsign/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fftsign) File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 2 design units, including 0 entities, in source file ip_core/fft/fftsign/synthesis/submodules/fft_pack.vhd
    Info (12022): Found design unit 1: fft_pack (fftsign) File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/fft_pack.vhd Line: 34
    Info (12022): Found design unit 2: fft_pack-body File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/fft_pack.vhd Line: 2136
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/apn_fft_cmult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx-model File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 58
    Info (12023): Found entity 1: apn_fft_cmult_cpx File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/apn_fft_cmult_cpx2.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx2-model File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 57
    Info (12023): Found entity 1: apn_fft_cmult_cpx2 File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_1dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_1dp_ram-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_1dp_ram File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_1tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_1tdp_rom-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_1tdp_rom File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_3dp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3dp_rom-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 73
    Info (12023): Found entity 1: asj_fft_3dp_rom File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_3pi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_3pi_mram-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_3pi_mram File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_3tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3tdp_rom-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 87
    Info (12023): Found entity 1: asj_fft_3tdp_rom File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_4dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_4dp_ram-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 68
    Info (12023): Found entity 1: asj_fft_4dp_ram File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_6tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_6tdp_rom-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_6tdp_rom File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_alt_shift_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_alt_shift_tdl-SYN File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_alt_shift_tdl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 82
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_bfp_ctrl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_i.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i-input_bfp File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_i.vhd Line: 70
    Info (12023): Found entity 1: asj_fft_bfp_i File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_i.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_i_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_1pt-input_bfp File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_bfp_i_1pt File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o-output_bfp File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o.vhd Line: 76
    Info (12023): Found entity 1: asj_fft_bfp_o File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_1pt-output_bfp File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_bfp_o_1pt File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_burst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl-burst_sw File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_burst_ctrl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_burst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 101
    Info (12023): Found entity 1: asj_fft_burst_ctrl_de File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 126
    Info (12023): Found entity 1: asj_fft_burst_ctrl_qe File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_cmult_can.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_can-model File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cmult_can.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_cmult_can File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cmult_can.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_cmult_std.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_std-model File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cmult_std.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_cmult_std File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cmult_std.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_cnt_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl-cnt_sw File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_cnt_ctrl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_cnt_ctrl_de File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_addr.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_addr-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_cxb_addr File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_data.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_data.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_data.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_data_mram.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_mram-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_cxb_data_mram File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_data_r.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_r-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data_r File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_dataadgen.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen-gen_all File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dataadgen.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_dataadgen File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dataadgen.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_data_ram.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram-SYN File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_data_ram.vhd Line: 61
    Info (12023): Found entity 1: asj_fft_data_ram File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_data_ram.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_data_ram_dp.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_dp-SYN File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_data_ram_dp File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_dft_bfp.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp-dft_r4 File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 95
    Info (12023): Found entity 1: asj_fft_dft_bfp File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4 File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 80
    Info (12023): Found entity 1: asj_fft_dft_bfp_sgl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_dpi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dpi_mram-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_dpi_mram File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_dp_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dp_mram-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dp_mram.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_dp_mram File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dp_mram.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_dualstream.vhd
    Info (12022): Found design unit 1: asj_fft_dualstream-transform File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dualstream.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_dualstream File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dualstream.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_in_write_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl-writer File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_in_write_sgl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_lcm_mult.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult-mult File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_lcm_mult File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_lcm_mult_2m.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult_2m-mult File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_lcm_mult_2m File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp.vhd
    Info (12022): Found design unit 1: asj_fft_lpp-dft File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_lpp File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpprdadgen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadgen-gen_all File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadgen File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpprdadr2gen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadr2gen-gen_all File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadr2gen File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp_serial.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial-lp File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_lpp_serial File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp_serial_r2.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial_r2-lp File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpp_serial_r2 File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_mult_add.vhd
    Info (12022): Found design unit 1: asj_fft_mult_add-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_mult_add.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_mult_add File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_mult_add.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_m_k_counter.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter-gen_all File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_m_k_counter File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_pround.vhd
    Info (12022): Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_pround.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_pround File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_pround.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_sglstream.vhd
    Info (12022): Found design unit 1: asj_fft_sglstream-transform File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_sglstream.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_sglstream File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_sglstream.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_de_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_b-transform File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 89
    Info (12023): Found entity 1: asj_fft_si_de_so_b File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_de_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_bb-transform File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_si_de_so_bb File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_qe_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_b-transform File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_si_qe_so_b File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_qe_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_bb-transform File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_si_qe_so_bb File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_b-transform File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_se_so_b File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_bb-transform File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_si_se_so_bb File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_sose_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_sose_so_b-transform File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_sose_so_b File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_tdl-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_tdl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_bit.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_bit_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_rst-syn File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_tdl_rst File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_twadgen.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen-gen_all File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_twadgen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadgen File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_twadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_twadgen_dual.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen_dual-gen_all File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadgen_dual File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_twadsogen.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen-gen_all File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_twadsogen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadsogen File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_twadsogen.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_twadsogen_q.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen_q-gen_all File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadsogen_q File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_twiddle_ctrl_qe File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_twid_rom_tdp.vhd
    Info (12022): Found design unit 1: asj_fft_twid_rom_tdp-SYN File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_twid_rom_tdp File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_unbburst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl-burst_sw File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 94
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_de File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 119
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_qe File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 72
    Info (12023): Found entity 1: asj_fft_unbburst_sose_ctrl File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_wrengen.vhd
    Info (12022): Found design unit 1: asj_fft_wrengen-gen_all File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_wrengen.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_wrengen File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_wrengen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/asj_fft_wrswgen.vhd
    Info (12022): Found design unit 1: asj_fft_wrswgen-gen_all File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_wrswgen.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_wrswgen File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_wrswgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/twid_rom.vhd
    Info (12022): Found design unit 1: twid_rom-SYN File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/twid_rom.vhd Line: 77
    Info (12023): Found entity 1: twid_rom File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/twid_rom.vhd Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0.sv
    Info (12023): Found entity 1: fftsign_fft_ii_0 File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /3event/23h/rtl/fft_test.v
    Info (12023): Found entity 1: FFT_TEST File: D:/3event/23H/rtl/FFT_TEST.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /3event/23h/rtl/altera_fft.v
    Info (12023): Found entity 1: altera_fft File: D:/3event/23H/rtl/altera_fft.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/pll/pll.v
    Info (12023): Found entity 1: PLL File: D:/3event/23H/quartus_prj/ip_core/PLL/PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ram/ram.v
    Info (12023): Found entity 1: RAM File: D:/3event/23H/quartus_prj/ip_core/RAM/RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/rom/rom.v
    Info (12023): Found entity 1: ROM File: D:/3event/23H/quartus_prj/ip_core/ROM/ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/sqrt/sqrt.v
    Info (12023): Found entity 1: sqrt File: D:/3event/23H/quartus_prj/ip_core/sqrt/sqrt.v Line: 39
Info (12127): Elaborating entity "RAMstate" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst" File: D:/3event/23H/rtl/RAMstate.v Line: 44
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component" File: D:/3event/23H/quartus_prj/ip_core/PLL/PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst|altpll:altpll_component" File: D:/3event/23H/quartus_prj/ip_core/PLL/PLL.v Line: 107
Info (12133): Instantiated megafunction "PLL:PLL_inst|altpll:altpll_component" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/PLL/PLL.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "625"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "64"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll1.v
    Info (12023): Found entity 1: PLL_altpll1 File: D:/3event/23H/quartus_prj/db/pll_altpll1.v Line: 30
Info (12128): Elaborating entity "PLL_altpll1" for hierarchy "PLL:PLL_inst|altpll:altpll_component|PLL_altpll1:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM1" File: D:/3event/23H/rtl/RAMstate.v Line: 260
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:RAM1|altsyncram:altsyncram_component" File: D:/3event/23H/quartus_prj/ip_core/RAM/RAM.v Line: 93
Info (12130): Elaborated megafunction instantiation "RAM:RAM1|altsyncram:altsyncram_component" File: D:/3event/23H/quartus_prj/ip_core/RAM/RAM.v Line: 93
Info (12133): Instantiated megafunction "RAM:RAM1|altsyncram:altsyncram_component" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/RAM/RAM.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3bn1.tdf
    Info (12023): Found entity 1: altsyncram_3bn1 File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3bn1" for hierarchy "RAM:RAM1|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "FFT_CT" for hierarchy "FFT_CT:FFT_CT_inst" File: D:/3event/23H/rtl/RAMstate.v Line: 308
Warning (10240): Verilog HDL Always Construct warning at FFT_CT.v(128): inferring latch(es) for variable "rd_adder", which holds its previous value in one or more paths through the always construct File: D:/3event/23H/rtl/FFT_CT.v Line: 128
Warning (10240): Verilog HDL Always Construct warning at FFT_CT.v(128): inferring latch(es) for variable "rden", which holds its previous value in one or more paths through the always construct File: D:/3event/23H/rtl/FFT_CT.v Line: 128
Warning (10230): Verilog HDL assignment warning at FFT_CT.v(247): truncated value with size 32 to match size of target (20) File: D:/3event/23H/rtl/FFT_CT.v Line: 247
Warning (10230): Verilog HDL assignment warning at FFT_CT.v(338): truncated value with size 12 to match size of target (10) File: D:/3event/23H/rtl/FFT_CT.v Line: 338
Warning (10230): Verilog HDL assignment warning at FFT_CT.v(339): truncated value with size 12 to match size of target (10) File: D:/3event/23H/rtl/FFT_CT.v Line: 339
Warning (10230): Verilog HDL assignment warning at FFT_CT.v(360): truncated value with size 12 to match size of target (10) File: D:/3event/23H/rtl/FFT_CT.v Line: 360
Warning (10230): Verilog HDL assignment warning at FFT_CT.v(361): truncated value with size 12 to match size of target (10) File: D:/3event/23H/rtl/FFT_CT.v Line: 361
Warning (10230): Verilog HDL assignment warning at FFT_CT.v(443): truncated value with size 32 to match size of target (19) File: D:/3event/23H/rtl/FFT_CT.v Line: 443
Warning (10230): Verilog HDL assignment warning at FFT_CT.v(450): truncated value with size 32 to match size of target (19) File: D:/3event/23H/rtl/FFT_CT.v Line: 450
Info (10041): Inferred latch for "rden" at FFT_CT.v(128) File: D:/3event/23H/rtl/FFT_CT.v Line: 128
Info (10041): Inferred latch for "rd_adder[0]" at FFT_CT.v(128) File: D:/3event/23H/rtl/FFT_CT.v Line: 128
Info (10041): Inferred latch for "rd_adder[1]" at FFT_CT.v(128) File: D:/3event/23H/rtl/FFT_CT.v Line: 128
Info (10041): Inferred latch for "rd_adder[2]" at FFT_CT.v(128) File: D:/3event/23H/rtl/FFT_CT.v Line: 128
Info (10041): Inferred latch for "rd_adder[3]" at FFT_CT.v(128) File: D:/3event/23H/rtl/FFT_CT.v Line: 128
Info (10041): Inferred latch for "rd_adder[4]" at FFT_CT.v(128) File: D:/3event/23H/rtl/FFT_CT.v Line: 128
Info (10041): Inferred latch for "rd_adder[5]" at FFT_CT.v(128) File: D:/3event/23H/rtl/FFT_CT.v Line: 128
Info (10041): Inferred latch for "rd_adder[6]" at FFT_CT.v(128) File: D:/3event/23H/rtl/FFT_CT.v Line: 128
Info (10041): Inferred latch for "rd_adder[7]" at FFT_CT.v(128) File: D:/3event/23H/rtl/FFT_CT.v Line: 128
Info (10041): Inferred latch for "rd_adder[8]" at FFT_CT.v(128) File: D:/3event/23H/rtl/FFT_CT.v Line: 128
Info (10041): Inferred latch for "rd_adder[9]" at FFT_CT.v(128) File: D:/3event/23H/rtl/FFT_CT.v Line: 128
Info (12128): Elaborating entity "sqrt" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst" File: D:/3event/23H/rtl/FFT_CT.v Line: 399
Info (12128): Elaborating entity "altsqrt" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: D:/3event/23H/quartus_prj/ip_core/sqrt/sqrt.v Line: 65
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: D:/3event/23H/quartus_prj/ip_core/sqrt/sqrt.v Line: 65
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/sqrt/sqrt.v Line: 65
    Info (12134): Parameter "pipeline" = "1"
    Info (12134): Parameter "q_port_width" = "10"
    Info (12134): Parameter "r_port_width" = "11"
    Info (12134): Parameter "width" = "19"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc File: D:/3event/23H/quartus_prj/db/add_sub_pqc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc File: D:/3event/23H/quartus_prj/db/add_sub_oqc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc File: D:/3event/23H/quartus_prj/db/add_sub_nqc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc File: D:/3event/23H/quartus_prj/db/add_sub_fpc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc File: D:/3event/23H/quartus_prj/db/add_sub_epc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc File: D:/3event/23H/quartus_prj/db/add_sub_dpc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc File: D:/3event/23H/quartus_prj/db/add_sub_cpc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc File: D:/3event/23H/quartus_prj/db/add_sub_bpc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc File: D:/3event/23H/quartus_prj/db/add_sub_apc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/3event/23H/quartus_prj/db/add_sub_8pc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 99
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 99
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "FFT_CT:FFT_CT_inst|sqrt:sqrtA_inst|altsqrt:ALTSQRT_component" File: d:/quartus18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "cordic" for hierarchy "FFT_CT:FFT_CT_inst|cordic:cordicA_inst" File: D:/3event/23H/rtl/FFT_CT.v Line: 421
Info (12128): Elaborating entity "cordic_CORDIC_0" for hierarchy "FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0" File: D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/cordic.v Line: 22
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_xMSB_uid32_atan2Test_b_1" File: D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/cordic_CORDIC_0.vhd Line: 413
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist0_yip1_8_uid161_atan2Test_b_1" File: D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/cordic_CORDIC_0.vhd Line: 778
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FFT_CT:FFT_CT_inst|cordic:cordicA_inst|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xip1_8_uid160_atan2Test_b_1" File: D:/3event/23H/quartus_prj/ip_core/cordic/cordic/synthesis/submodules/cordic_CORDIC_0.vhd Line: 810
Info (12128): Elaborating entity "fftsign" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C" File: D:/3event/23H/rtl/FFT_CT.v Line: 504
Info (12128): Elaborating entity "fftsign_fft_ii_0" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/fftsign.v Line: 46
Info (12128): Elaborating entity "asj_fft_si_se_so_b" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/fftsign_fft_ii_0.sv Line: 79
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_bfp" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "twiddle_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_data_in_sw_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_data_out_sw_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_data_out_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "lpp_ram_data_out_sw_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "lpp_ram_data_out_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "c_ram_data_in_debug" into its bus
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 485
Info (12128): Elaborating entity "scfifo" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 635
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 635
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 635
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "1"
    Info (12134): Parameter "almost_full_value" = "5"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "lpm_numwords" = "7"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "22"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=Auto"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o2j1.tdf
    Info (12023): Found entity 1: scfifo_o2j1 File: D:/3event/23H/quartus_prj/db/scfifo_o2j1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_o2j1" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_cc81.tdf
    Info (12023): Found entity 1: a_dpfifo_cc81 File: D:/3event/23H/quartus_prj/db/a_dpfifo_cc81.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_cc81" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo" File: D:/3event/23H/quartus_prj/db/scfifo_o2j1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g8j1.tdf
    Info (12023): Found entity 1: altsyncram_g8j1 File: D:/3event/23H/quartus_prj/db/altsyncram_g8j1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g8j1" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo|altsyncram_g8j1:FIFOram" File: D:/3event/23H/quartus_prj/db/a_dpfifo_cc81.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8 File: D:/3event/23H/quartus_prj/db/cmpr_gs8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo|cmpr_gs8:almost_full_comparer" File: D:/3event/23H/quartus_prj/db/a_dpfifo_cc81.tdf Line: 53
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo|cmpr_gs8:two_comparison" File: D:/3event/23H/quartus_prj/db/a_dpfifo_cc81.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb File: D:/3event/23H/quartus_prj/db/cntr_tnb.tdf Line: 25
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo|cntr_tnb:rd_ptr_msb" File: D:/3event/23H/quartus_prj/db/a_dpfifo_cc81.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7 File: D:/3event/23H/quartus_prj/db/cntr_ao7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo|cntr_ao7:usedw_counter" File: D:/3event/23H/quartus_prj/db/a_dpfifo_cc81.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb File: D:/3event/23H/quartus_prj/db/cntr_unb.tdf Line: 25
Info (12128): Elaborating entity "cntr_unb" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo|cntr_unb:wr_ptr" File: D:/3event/23H/quartus_prj/db/a_dpfifo_cc81.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 515
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 562
Info (12128): Elaborating entity "asj_fft_m_k_counter" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 663
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit_rst:delay_np" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 691
Info (12128): Elaborating entity "asj_fft_wrengen" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrengen:sel_we" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 814
Info (12128): Elaborating entity "asj_fft_in_write_sgl" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_in_write_sgl:writer" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 887
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 201
Info (12128): Elaborating entity "asj_fft_unbburst_ctrl" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 922
Info (12128): Elaborating entity "asj_fft_4dp_ram" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1003
Info (12128): Elaborating entity "asj_fft_data_ram" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 89
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_data_ram.vhd Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_b" = "20"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d0q3.tdf
    Info (12023): Found entity 1: altsyncram_d0q3 File: D:/3event/23H/quartus_prj/db/altsyncram_d0q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d0q3" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d0q3:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_fft_dataadgen" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1059
Info (12128): Elaborating entity "asj_fft_cxb_addr" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1081
Info (12128): Elaborating entity "asj_fft_wrswgen" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1102
Info (12128): Elaborating entity "asj_fft_cxb_addr" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1123
Info (12128): Elaborating entity "asj_fft_cxb_data" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data:ram_cxb_wr_data" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1150
Info (12128): Elaborating entity "asj_fft_cxb_data_r" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1185
Info (12128): Elaborating entity "asj_fft_dft_bfp" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1233
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_sc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st2" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_rnd" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "reg_no_twiddle" into its bus
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 282
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_pround.vhd Line: 146
    Info (12134): Parameter "LPM_WIDTH" = "13"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_inj.tdf
    Info (12023): Found entity 1: add_sub_inj File: D:/3event/23H/quartus_prj/db/add_sub_inj.tdf Line: 22
Info (12128): Elaborating entity "add_sub_inj" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_inj:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_tdl_bit:\gen_disc:delay_next_pass" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 352
Info (12128): Elaborating entity "asj_fft_bfp_o" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 365
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_bfp_o.vhd Line: 694
Info (12128): Elaborating entity "asj_fft_bfp_i" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 396
Info (12128): Elaborating entity "asj_fft_cmult_std" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 914
Info (12128): Elaborating entity "asj_fft_mult_add" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cmult_std.vhd Line: 116
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_mult_add.vhd Line: 139
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd Line: 111
Info (12128): Elaborating entity "altmult_add" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "21"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_ll6g.tdf
    Info (12023): Found entity 1: mult_add_ll6g File: D:/3event/23H/quartus_prj/db/mult_add_ll6g.tdf Line: 28
Info (12128): Elaborating entity "mult_add_ll6g" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_ll6g:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/altmult_add.tdf Line: 594
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_9a91.tdf
    Info (12023): Found entity 1: ded_mult_9a91 File: D:/3event/23H/quartus_prj/db/ded_mult_9a91.tdf Line: 30
Info (12128): Elaborating entity "ded_mult_9a91" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_ll6g:auto_generated|ded_mult_9a91:ded_mult1" File: D:/3event/23H/quartus_prj/db/mult_add_ll6g.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_63c.tdf
    Info (12023): Found entity 1: dffpipe_63c File: D:/3event/23H/quartus_prj/db/dffpipe_63c.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_63c" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_ll6g:auto_generated|ded_mult_9a91:ded_mult1|dffpipe_63c:pre_result" File: D:/3event/23H/quartus_prj/db/ded_mult_9a91.tdf Line: 52
Info (12128): Elaborating entity "asj_fft_mult_add" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cmult_std.vhd Line: 133
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_mult_add.vhd Line: 139
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd Line: 111
Info (12128): Elaborating entity "altmult_add" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "21"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_kk6g.tdf
    Info (12023): Found entity 1: mult_add_kk6g File: D:/3event/23H/quartus_prj/db/mult_add_kk6g.tdf Line: 28
Info (12128): Elaborating entity "mult_add_kk6g" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_kk6g:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/altmult_add.tdf Line: 594
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cmult_std.vhd Line: 160
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_pround.vhd Line: 146
    Info (12134): Parameter "LPM_WIDTH" = "21"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hnj.tdf
    Info (12023): Found entity 1: add_sub_hnj File: D:/3event/23H/quartus_prj/db/add_sub_hnj.tdf Line: 22
Info (12128): Elaborating entity "add_sub_hnj" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_hnj:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_fft_tdl" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_cmult_std.vhd Line: 188
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit:delay_blk_done" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1295
Info (12128): Elaborating entity "asj_fft_bfp_ctrl" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1305
Info (12128): Elaborating entity "asj_fft_twadgen" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1328
Info (12128): Elaborating entity "asj_fft_3dp_rom" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1344
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 79
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fftsign_fft_ii_0_1n1024sin.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ot3.tdf
    Info (12023): Found entity 1: altsyncram_1ot3 File: D:/3event/23H/quartus_prj/db/altsyncram_1ot3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1ot3" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1ot3:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 94
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fftsign_fft_ii_0_2n1024sin.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ot3.tdf
    Info (12023): Found entity 1: altsyncram_2ot3 File: D:/3event/23H/quartus_prj/db/altsyncram_2ot3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2ot3" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2ot3:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 109
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fftsign_fft_ii_0_3n1024sin.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ot3.tdf
    Info (12023): Found entity 1: altsyncram_3ot3 File: D:/3event/23H/quartus_prj/db/altsyncram_3ot3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3ot3" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3ot3:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 124
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fftsign_fft_ii_0_1n1024cos.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_snt3.tdf
    Info (12023): Found entity 1: altsyncram_snt3 File: D:/3event/23H/quartus_prj/db/altsyncram_snt3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_snt3" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_snt3:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 139
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fftsign_fft_ii_0_2n1024cos.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tnt3.tdf
    Info (12023): Found entity 1: altsyncram_tnt3 File: D:/3event/23H/quartus_prj/db/altsyncram_tnt3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tnt3" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tnt3:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 154
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fftsign_fft_ii_0_3n1024cos.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_unt3.tdf
    Info (12023): Found entity 1: altsyncram_unt3 File: D:/3event/23H/quartus_prj/db/altsyncram_unt3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_unt3" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_unt3:auto_generated" File: d:/quartus18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_fft_lpprdadgen" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1418
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 147
Info (12128): Elaborating entity "asj_fft_tdl_rst" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 169
Info (12128): Elaborating entity "asj_fft_lpp_serial" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1491
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_burst_val:delay_val" File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 333
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0b24.tdf
    Info (12023): Found entity 1: altsyncram_0b24 File: D:/3event/23H/quartus_prj/db/altsyncram_0b24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: D:/3event/23H/quartus_prj/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/3event/23H/quartus_prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: D:/3event/23H/quartus_prj/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: D:/3event/23H/quartus_prj/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: D:/3event/23H/quartus_prj/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tgi.tdf
    Info (12023): Found entity 1: cntr_tgi File: D:/3event/23H/quartus_prj/db/cntr_tgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/3event/23H/quartus_prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/3event/23H/quartus_prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/3event/23H/quartus_prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2026.01.21.23:29:45 Progress: Loading sldfb5974fe/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfb5974fe/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/3event/23H/quartus_prj/db/ip/sldfb5974fe/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/3event/23H/quartus_prj/db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/3event/23H/quartus_prj/db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/3event/23H/quartus_prj/db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/3event/23H/quartus_prj/db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/3event/23H/quartus_prj/db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/3event/23H/quartus_prj/db/ip/sldfb5974fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo|altsyncram_g8j1:FIFOram|q_b[20]" File: D:/3event/23H/quartus_prj/db/altsyncram_g8j1.tdf Line: 679
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_o2j1:auto_generated|a_dpfifo_cc81:dpfifo|altsyncram_g8j1:FIFOram|q_b[21]" File: D:/3event/23H/quartus_prj/db/altsyncram_g8j1.tdf Line: 711
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[0]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 40
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[1]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 71
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[2]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 102
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[3]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 133
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[4]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 164
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[5]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 195
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[6]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 226
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[7]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 257
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[8]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 288
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[9]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 319
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[10]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 350
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[11]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 381
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[12]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 412
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[13]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 443
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[14]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 474
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:image_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[15]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 505
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[0]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 40
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[1]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 71
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[2]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 102
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[3]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 133
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[4]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 164
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[5]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 195
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[6]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 226
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[7]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 257
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[8]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 288
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[9]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 319
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[10]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 350
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[11]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 381
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[12]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 412
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[13]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 443
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[14]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 474
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|RAM:real_FFT|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[15]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 505
        Warning (14320): Synthesized away node "RAM:RAM2|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[10]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 350
        Warning (14320): Synthesized away node "RAM:RAM2|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[11]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 381
        Warning (14320): Synthesized away node "RAM:RAM2|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[12]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 412
        Warning (14320): Synthesized away node "RAM:RAM2|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[13]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 443
        Warning (14320): Synthesized away node "RAM:RAM2|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[14]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 474
        Warning (14320): Synthesized away node "RAM:RAM2|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[15]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 505
        Warning (14320): Synthesized away node "RAM:RAM1|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[10]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 350
        Warning (14320): Synthesized away node "RAM:RAM1|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[11]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 381
        Warning (14320): Synthesized away node "RAM:RAM1|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[12]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 412
        Warning (14320): Synthesized away node "RAM:RAM1|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[13]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 443
        Warning (14320): Synthesized away node "RAM:RAM1|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[14]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 474
        Warning (14320): Synthesized away node "RAM:RAM1|altsyncram:altsyncram_component|altsyncram_3bn1:auto_generated|q_b[15]" File: D:/3event/23H/quartus_prj/db/altsyncram_3bn1.tdf Line: 505
Info (13014): Ignored 140 buffer(s)
    Info (13016): Ignored 20 CARRY_SUM buffer(s)
    Info (13019): Ignored 120 SOFT buffer(s)
Info (19000): Inferred 5 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swd_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 18
        Info (286033): Parameter WIDTH set to 2
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 17
        Info (286033): Parameter WIDTH set to 2
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 18
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 2
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 2
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 6
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FFT_CT:FFT_CT_inst|Mult1" File: D:/3event/23H/rtl/FFT_CT.v Line: 246
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FFT_CT:FFT_CT_inst|Mult0" File: D:/3event/23H/rtl/FFT_CT.v Line: 245
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FFT_CT:FFT_CT_inst|Div1" File: D:/3event/23H/rtl/FFT_CT.v Line: 341
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FFT_CT:FFT_CT_inst|Mult3" File: D:/3event/23H/rtl/FFT_CT.v Line: 341
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FFT_CT:FFT_CT_inst|Div0" File: D:/3event/23H/rtl/FFT_CT.v Line: 340
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FFT_CT:FFT_CT_inst|Mult2" File: D:/3event/23H/rtl/FFT_CT.v Line: 340
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0"
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "18"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_qnm.tdf
    Info (12023): Found entity 1: shift_taps_qnm File: D:/3event/23H/quartus_prj/db/shift_taps_qnm.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4e81.tdf
    Info (12023): Found entity 1: altsyncram_4e81 File: D:/3event/23H/quartus_prj/db/altsyncram_4e81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sqf.tdf
    Info (12023): Found entity 1: cntr_sqf File: D:/3event/23H/quartus_prj/db/cntr_sqf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0"
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "17"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_pnm.tdf
    Info (12023): Found entity 1: shift_taps_pnm File: D:/3event/23H/quartus_prj/db/shift_taps_pnm.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2e81.tdf
    Info (12023): Found entity 1: altsyncram_2e81 File: D:/3event/23H/quartus_prj/db/altsyncram_2e81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rqf.tdf
    Info (12023): Found entity 1: cntr_rqf File: D:/3event/23H/quartus_prj/db/cntr_rqf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: D:/3event/23H/quartus_prj/db/cmpr_qgc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_1"
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_fpm.tdf
    Info (12023): Found entity 1: shift_taps_fpm File: D:/3event/23H/quartus_prj/db/shift_taps_fpm.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eh81.tdf
    Info (12023): Found entity 1: altsyncram_eh81 File: D:/3event/23H/quartus_prj/db/altsyncram_eh81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf
    Info (12023): Found entity 1: cntr_qqf File: D:/3event/23H/quartus_prj/db/cntr_qqf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0"
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "2"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_amm.tdf
    Info (12023): Found entity 1: shift_taps_amm File: D:/3event/23H/quartus_prj/db/shift_taps_amm.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4b81.tdf
    Info (12023): Found entity 1: altsyncram_4b81 File: D:/3event/23H/quartus_prj/db/altsyncram_4b81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf
    Info (12023): Found entity 1: cntr_apf File: D:/3event/23H/quartus_prj/db/cntr_apf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc File: D:/3event/23H/quartus_prj/db/cmpr_pgc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_1"
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|fftsign:FFT_C|fftsign_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_dmm.tdf
    Info (12023): Found entity 1: shift_taps_dmm File: D:/3event/23H/quartus_prj/db/shift_taps_dmm.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8b81.tdf
    Info (12023): Found entity 1: altsyncram_8b81 File: D:/3event/23H/quartus_prj/db/altsyncram_8b81.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|lpm_mult:Mult1" File: D:/3event/23H/rtl/FFT_CT.v Line: 246
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|lpm_mult:Mult1" with the following parameter: File: D:/3event/23H/rtl/FFT_CT.v Line: 246
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf
    Info (12023): Found entity 1: mult_l5t File: D:/3event/23H/quartus_prj/db/mult_l5t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|lpm_divide:Div1" File: D:/3event/23H/rtl/FFT_CT.v Line: 341
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|lpm_divide:Div1" with the following parameter: File: D:/3event/23H/rtl/FFT_CT.v Line: 341
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf
    Info (12023): Found entity 1: lpm_divide_bkm File: D:/3event/23H/quartus_prj/db/lpm_divide_bkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: D:/3event/23H/quartus_prj/db/sign_div_unsign_3nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf
    Info (12023): Found entity 1: alt_u_div_q9f File: D:/3event/23H/quartus_prj/db/alt_u_div_q9f.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/3event/23H/quartus_prj/db/add_sub_7pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FFT_CT:FFT_CT_inst|lpm_mult:Mult3" File: D:/3event/23H/rtl/FFT_CT.v Line: 341
Info (12133): Instantiated megafunction "FFT_CT:FFT_CT_inst|lpm_mult:Mult3" with the following parameter: File: D:/3event/23H/rtl/FFT_CT.v Line: 341
    Info (12134): Parameter "LPM_WIDTHA" = "19"
    Info (12134): Parameter "LPM_WIDTHB" = "19"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_idt.tdf
    Info (12023): Found entity 1: mult_idt File: D:/3event/23H/quartus_prj/db/mult_idt.tdf Line: 30
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|lpm_mult:Mult2|mult_idt:auto_generated|mac_mult7" File: D:/3event/23H/quartus_prj/db/mult_idt.tdf Line: 66
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|lpm_mult:Mult2|mult_idt:auto_generated|mac_out8" File: D:/3event/23H/quartus_prj/db/mult_idt.tdf Line: 90
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|lpm_mult:Mult3|mult_idt:auto_generated|mac_mult7" File: D:/3event/23H/quartus_prj/db/mult_idt.tdf Line: 66
        Warning (14320): Synthesized away node "FFT_CT:FFT_CT_inst|lpm_mult:Mult3|mult_idt:auto_generated|mac_out8" File: D:/3event/23H/quartus_prj/db/mult_idt.tdf Line: 90
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 12 buffer(s)
    Info (13019): Ignored 12 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/3event/23H/quartus_prj/ip_core/fft/fftsign/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 472
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 155 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6968 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 6636 logic cells
    Info (21064): Implemented 273 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 40 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 5060 megabytes
    Info: Processing ended: Wed Jan 21 23:30:02 2026
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:55


