** ERROR** [700] cannot open Verilog input file C:\Users\Micha≈Ç - skipped
**FATAL ERROR** [301] no Verilog input - all files empty or cannot be opened
