<stg><name>subconv_1x1_4_p</name>


<trans_list>

<trans id="1651" from="1" to="2">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="2" to="14">
<condition id="509">
<or_exp><and_exp><literal name="exitcond_flatten7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="2" to="3">
<condition id="521">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="3" to="4">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="4" to="5">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="5" to="6">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="6" to="7">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="7" to="8">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="8" to="9">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="9" to="10">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="10" to="11">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="11" to="12">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="12" to="13">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="13" to="2">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="14" to="15">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="15" to="16">
<condition id="449">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="15" to="27">
<condition id="469">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="16" to="17">
<condition id="451">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="16" to="15">
<condition id="467">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="17" to="18">
<condition id="452">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="17" to="16">
<condition id="465">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="18" to="19">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="19" to="20">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="20" to="21">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="21" to="22">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="22" to="23">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="23" to="24">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="24" to="25">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="25" to="26">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="26" to="17">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="27" to="28">
<condition id="471">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="27" to="39">
<condition id="491">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="28" to="29">
<condition id="473">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="28" to="27">
<condition id="489">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="29" to="30">
<condition id="474">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="29" to="28">
<condition id="487">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="30" to="31">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="31" to="32">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="32" to="33">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="33" to="34">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="34" to="35">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="35" to="36">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="36" to="37">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="37" to="38">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="38" to="29">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="39" to="51">
<condition id="522">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="39" to="40">
<condition id="534">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="40" to="41">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="41" to="42">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="42" to="43">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="43" to="44">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="44" to="45">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="45" to="46">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="46" to="47">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1737" from="47" to="48">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="48" to="49">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="49" to="50">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="50" to="39">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader57:0  %indvar_flatten7 = phi i11 [ 0, %0 ], [ %indvar_flatten_next7, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader57:1  %co = phi i7 [ 0, %0 ], [ %co_cast_mid2_v, %1 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader57:2  %indvar_flatten = phi i6 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader57:3  %h = phi i3 [ 1, %0 ], [ %h_cast_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader57:4  %w = phi i3 [ 1, %0 ], [ %w_18, %1 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader57:5  %exitcond_flatten7 = icmp eq i11 %indvar_flatten7, -512

]]></Node>
<StgValue><ssdm name="exitcond_flatten7"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader57:6  %indvar_flatten_next7 = add i11 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader57:7  br i1 %exitcond_flatten7, label %.preheader56.preheader, label %.preheader58.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader58.preheader:2  %exitcond_flatten = icmp eq i6 %indvar_flatten, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %indvar_flatten_op = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten, i6 1, i6 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:0  %co_13 = add i7 1, %co

]]></Node>
<StgValue><ssdm name="co_13"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader58.preheader:3  %h_mid = select i1 %exitcond_flatten, i3 1, i3 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader58.preheader:4  %co_cast_mid2_v = select i1 %exitcond_flatten, i7 %co_13, i7 %co

]]></Node>
<StgValue><ssdm name="co_cast_mid2_v"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="11" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader58.preheader:19  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader58.preheader:20  %exitcond = icmp eq i3 %w, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader58.preheader:21  %exitcond31_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond31_mid"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader58.preheader:22  %h_17 = add i3 1, %h_mid

]]></Node>
<StgValue><ssdm name="h_17"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader58.preheader:23  %tmp_310 = or i1 %exitcond31_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader58.preheader:24  %w_mid2 = select i1 %tmp_310, i3 1, i3 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader58.preheader:25  %h_cast_mid2 = select i1 %exitcond31_mid, i3 %h_17, i3 %h_mid

]]></Node>
<StgValue><ssdm name="h_cast_mid2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader58.preheader:60  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %w_18 = add i3 %w_mid2, 1

]]></Node>
<StgValue><ssdm name="w_18"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="10" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="9" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="8" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="7" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="6" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="5" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="85" st_id="10" stage="4" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="86" st_id="11" stage="3" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="7">
<![CDATA[
.preheader58.preheader:8  %zext_cast = zext i7 %co_cast_mid2_v to i16

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader58.preheader:9  %mul = mul i16 171, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader58.preheader:10  %tmp_367 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %mul, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="7">
<![CDATA[
.preheader58.preheader:5  %co_cast_mid2 = zext i7 %co_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="co_cast_mid2"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="2" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader58.preheader:11  %tmp_373 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_367, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="7">
<![CDATA[
.preheader58.preheader:12  %tmp_s = sext i7 %tmp_373 to i10

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="10">
<![CDATA[
.preheader58.preheader:13  %p_shl2_cast = zext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader58.preheader:14  %tmp_375 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_367, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="5">
<![CDATA[
.preheader58.preheader:15  %tmp_308 = sext i5 %tmp_375 to i8

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="8">
<![CDATA[
.preheader58.preheader:16  %p_shl3_cast = zext i8 %tmp_308 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader58.preheader:17  %tmp_309 = sub i11 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="11">
<![CDATA[
.preheader58.preheader:18  %tmp_342_cast = sext i11 %tmp_309 to i12

]]></Node>
<StgValue><ssdm name="tmp_342_cast"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="3">
<![CDATA[
.preheader58.preheader:26  %h_cast_mid2_cast = zext i3 %h_cast_mid2 to i12

]]></Node>
<StgValue><ssdm name="h_cast_mid2_cast"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader58.preheader:27  %tmp_311 = add i12 %h_cast_mid2_cast, %tmp_342_cast

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="12">
<![CDATA[
.preheader58.preheader:28  %tmp_380 = trunc i12 %tmp_311 to i6

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader58.preheader:29  %p_shl_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_380, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="12">
<![CDATA[
.preheader58.preheader:30  %tmp_381 = trunc i12 %tmp_311 to i8

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader58.preheader:31  %p_shl1_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_381, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader58.preheader:32  %tmp_312 = sub i9 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="3">
<![CDATA[
.preheader58.preheader:33  %w_cast_cast = zext i3 %w_mid2 to i9

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader58.preheader:34  %tmp_313 = add i9 %w_cast_cast, %tmp_312

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:62  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="7">
<![CDATA[
.preheader58.preheader:63  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader58.preheader:1  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader58.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6">
<![CDATA[
.preheader58.preheader:7  %tmp_366 = trunc i7 %arrayNo3_cast_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="9">
<![CDATA[
.preheader58.preheader:35  %tmp_348_cast = zext i9 %tmp_313 to i32

]]></Node>
<StgValue><ssdm name="tmp_348_cast"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:36  %buffer1_1_96_4x4_p_V = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:37  %buffer1_1_96_4x4_p_V_48 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_48"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:38  %buffer1_1_96_4x4_p_V_49 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_49"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:39  %buffer1_1_96_4x4_p_V_50 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_50"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:40  %buffer1_1_96_4x4_p_V_51 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_51"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:41  %buffer1_1_96_4x4_p_V_52 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_52"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:42  %buffer1_1_96_4x4_p_V_53 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_53"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:43  %buffer1_1_96_4x4_p_V_54 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_54"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:44  %buffer1_1_96_4x4_p_V_55 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_55"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:45  %buffer1_1_96_4x4_p_V_56 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_56"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:46  %buffer1_1_96_4x4_p_V_57 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_57"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:47  %buffer1_1_96_4x4_p_V_58 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_58"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:48  %buffer1_1_96_4x4_p_V_59 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_59"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:49  %buffer1_1_96_4x4_p_V_60 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_60"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:50  %buffer1_1_96_4x4_p_V_61 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_61"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:51  %buffer1_1_96_4x4_p_V_62 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_62"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:52  %buffer1_1_96_4x4_p_V_63 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_63"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:53  %buffer1_1_96_4x4_p_V_64 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_64"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:54  %buffer1_1_96_4x4_p_V_65 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_65"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:55  %buffer1_1_96_4x4_p_V_66 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_66"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:56  %buffer1_1_96_4x4_p_V_67 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_67"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:57  %buffer1_1_96_4x4_p_V_68 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_68"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:58  %buffer1_1_96_4x4_p_V_69 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_69"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader58.preheader:59  %buffer1_1_96_4x4_p_V_70 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_70"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader58.preheader:61  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="7">
<![CDATA[
.preheader58.preheader:63  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0">
<![CDATA[
.preheader58.preheader:64  switch i6 %tmp_366, label %branch47 [
    i6 0, label %branch24
    i6 1, label %branch25
    i6 2, label %branch26
    i6 3, label %branch27
    i6 4, label %branch28
    i6 5, label %branch29
    i6 6, label %branch30
    i6 7, label %branch31
    i6 8, label %branch32
    i6 9, label %branch33
    i6 10, label %branch34
    i6 11, label %branch35
    i6 12, label %branch36
    i6 13, label %branch37
    i6 14, label %branch38
    i6 15, label %branch39
    i6 16, label %branch40
    i6 17, label %branch41
    i6 18, label %branch42
    i6 19, label %branch43
    i6 20, label %branch44
    i6 21, label %branch45
    i6 22, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_366" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch46:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_64, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_366" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_366" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch45:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_68, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_366" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_366" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_67, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_366" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_366" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch43:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_61, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_366" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_366" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_50, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_366" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_366" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch41:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_49, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_366" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_366" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch40:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_55, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_366" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_366" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch39:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_366" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_366" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch38:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_48, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_366" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_366" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch37:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_62, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_366" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_366" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch36:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_54, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_366" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_366" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_52, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_366" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_366" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch34:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_56, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_366" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_366" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_59, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_366" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_366" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch32:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_70, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_366" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_366" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch31:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_66, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_366" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_366" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch30:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_65, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_366" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_366" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch29:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_57, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_366" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_366" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch28:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_58, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_366" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_366" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch27:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_63, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_366" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_366" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_60, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_366" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_51, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_53, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_366" val="!0"/>
<literal name="tmp_366" val="!1"/>
<literal name="tmp_366" val="!2"/>
<literal name="tmp_366" val="!3"/>
<literal name="tmp_366" val="!4"/>
<literal name="tmp_366" val="!5"/>
<literal name="tmp_366" val="!6"/>
<literal name="tmp_366" val="!7"/>
<literal name="tmp_366" val="!8"/>
<literal name="tmp_366" val="!9"/>
<literal name="tmp_366" val="!10"/>
<literal name="tmp_366" val="!11"/>
<literal name="tmp_366" val="!12"/>
<literal name="tmp_366" val="!13"/>
<literal name="tmp_366" val="!14"/>
<literal name="tmp_366" val="!15"/>
<literal name="tmp_366" val="!16"/>
<literal name="tmp_366" val="!17"/>
<literal name="tmp_366" val="!18"/>
<literal name="tmp_366" val="!19"/>
<literal name="tmp_366" val="!20"/>
<literal name="tmp_366" val="!21"/>
<literal name="tmp_366" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch47:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_69, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_366" val="!0"/>
<literal name="tmp_366" val="!1"/>
<literal name="tmp_366" val="!2"/>
<literal name="tmp_366" val="!3"/>
<literal name="tmp_366" val="!4"/>
<literal name="tmp_366" val="!5"/>
<literal name="tmp_366" val="!6"/>
<literal name="tmp_366" val="!7"/>
<literal name="tmp_366" val="!8"/>
<literal name="tmp_366" val="!9"/>
<literal name="tmp_366" val="!10"/>
<literal name="tmp_366" val="!11"/>
<literal name="tmp_366" val="!12"/>
<literal name="tmp_366" val="!13"/>
<literal name="tmp_366" val="!14"/>
<literal name="tmp_366" val="!15"/>
<literal name="tmp_366" val="!16"/>
<literal name="tmp_366" val="!17"/>
<literal name="tmp_366" val="!18"/>
<literal name="tmp_366" val="!19"/>
<literal name="tmp_366" val="!20"/>
<literal name="tmp_366" val="!21"/>
<literal name="tmp_366" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.preheader56.preheader:0  br label %.preheader56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader56:0  %h1 = phi i3 [ %h_4, %3 ], [ 1, %.preheader56.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="3">
<![CDATA[
.preheader56:1  %h1_cast9_cast1 = zext i3 %h1 to i7

]]></Node>
<StgValue><ssdm name="h1_cast9_cast1"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="3">
<![CDATA[
.preheader56:2  %h1_cast9_cast = zext i3 %h1 to i12

]]></Node>
<StgValue><ssdm name="h1_cast9_cast"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader56:3  %tmp_314 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %h1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="6">
<![CDATA[
.preheader56:4  %p_shl4_cast = zext i6 %tmp_314 to i7

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader56:5  %tmp_315 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="4">
<![CDATA[
.preheader56:6  %p_shl5_cast = zext i4 %tmp_315 to i7

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader56:7  %tmp_316 = sub i7 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="7">
<![CDATA[
.preheader56:8  %tmp_351_cast = sext i7 %tmp_316 to i8

]]></Node>
<StgValue><ssdm name="tmp_351_cast"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader56:9  %tmp_317 = add i8 %tmp_351_cast, 72

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader56:10  %exitcond18 = icmp eq i3 %h1, -3

]]></Node>
<StgValue><ssdm name="exitcond18"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader56:11  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader56:12  br i1 %exitcond18, label %.preheader52.preheader, label %.preheader55.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.preheader55.preheader:0  br label %.preheader55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
.preheader52.preheader:0  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader55:0  %w2 = phi i3 [ %w_19, %2 ], [ 1, %.preheader55.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="3">
<![CDATA[
.preheader55:1  %w2_cast8_cast1 = zext i3 %w2 to i7

]]></Node>
<StgValue><ssdm name="w2_cast8_cast1"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="3">
<![CDATA[
.preheader55:2  %w2_cast8_cast2 = zext i3 %w2 to i13

]]></Node>
<StgValue><ssdm name="w2_cast8_cast2"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="3">
<![CDATA[
.preheader55:3  %w2_cast8_cast = zext i3 %w2 to i8

]]></Node>
<StgValue><ssdm name="w2_cast8_cast"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader55:4  %tmp_323 = add i8 %tmp_351_cast, %w2_cast8_cast

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="8">
<![CDATA[
.preheader55:5  %tmp_358_cast = sext i8 %tmp_323 to i32

]]></Node>
<StgValue><ssdm name="tmp_358_cast"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:6  %buffer1_1_96_4x4_p_V_71 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_71"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader55:7  %tmp_324 = add i8 %tmp_317, %w2_cast8_cast

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="8">
<![CDATA[
.preheader55:8  %tmp_359_cast = zext i8 %tmp_324 to i32

]]></Node>
<StgValue><ssdm name="tmp_359_cast"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:9  %buffer1_1_96_4x4_p_V_72 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_72"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:10  %buffer1_1_96_4x4_p_V_73 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_73"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:11  %buffer1_1_96_4x4_p_V_74 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_74"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:12  %buffer1_1_96_4x4_p_V_75 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_75"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:13  %buffer1_1_96_4x4_p_V_76 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_76"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:14  %buffer1_1_96_4x4_p_V_77 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_77"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:15  %buffer1_1_96_4x4_p_V_78 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_78"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:16  %buffer1_1_96_4x4_p_V_79 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_79"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:17  %buffer1_1_96_4x4_p_V_80 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_80"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:18  %buffer1_1_96_4x4_p_V_81 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_81"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:19  %buffer1_1_96_4x4_p_V_82 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_82"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:20  %buffer1_1_96_4x4_p_V_83 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_83"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:21  %buffer1_1_96_4x4_p_V_84 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_84"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:22  %buffer1_1_96_4x4_p_V_85 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_85"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:23  %buffer1_1_96_4x4_p_V_86 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_86"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:24  %buffer1_1_96_4x4_p_V_87 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_87"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:25  %buffer1_1_96_4x4_p_V_88 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_88"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:26  %buffer1_1_96_4x4_p_V_89 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_89"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:27  %buffer1_1_96_4x4_p_V_90 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_90"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:28  %buffer1_1_96_4x4_p_V_91 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_91"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:29  %buffer1_1_96_4x4_p_V_92 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_92"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:30  %buffer1_1_96_4x4_p_V_93 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_93"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:31  %buffer1_1_96_4x4_p_V_94 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_94"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:32  %buffer1_1_96_4x4_p_V_95 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_95"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:33  %buffer1_1_96_4x4_p_V_96 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_96"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:34  %buffer1_1_96_4x4_p_V_97 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_97"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:35  %buffer1_1_96_4x4_p_V_98 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_98"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:36  %buffer1_1_96_4x4_p_V_99 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_99"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:37  %buffer1_1_96_4x4_p_V_100 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_100"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:38  %buffer1_1_96_4x4_p_V_101 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_101"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:39  %buffer1_1_96_4x4_p_V_102 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_102"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:40  %buffer1_1_96_4x4_p_V_103 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_103"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:41  %buffer1_1_96_4x4_p_V_104 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_104"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:42  %buffer1_1_96_4x4_p_V_105 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_105"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:43  %buffer1_1_96_4x4_p_V_106 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_106"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:44  %buffer1_1_96_4x4_p_V_107 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_107"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:45  %buffer1_1_96_4x4_p_V_108 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_108"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:46  %buffer1_1_96_4x4_p_V_109 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_109"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:47  %buffer1_1_96_4x4_p_V_110 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_110"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:48  %buffer1_1_96_4x4_p_V_111 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_111"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:49  %buffer1_1_96_4x4_p_V_112 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_112"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:50  %buffer1_1_96_4x4_p_V_113 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_113"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:51  %buffer1_1_96_4x4_p_V_114 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_114"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:52  %buffer1_1_96_4x4_p_V_115 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_115"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:53  %buffer1_1_96_4x4_p_V_116 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_116"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:54  %buffer1_1_96_4x4_p_V_117 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_117"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader55:55  %buffer1_1_96_4x4_p_V_118 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_359_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_118"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader55:56  %exitcond20 = icmp eq i3 %w2, -3

]]></Node>
<StgValue><ssdm name="exitcond20"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader55:57  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader55:58  br i1 %exitcond20, label %3, label %.preheader54.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
.preheader54.preheader:0  br label %.preheader54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %h_4 = add i3 %h1, 1

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader54:0  %ci = phi i7 [ %ci_6, %.preheader53.preheader ], [ 0, %.preheader54.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="7">
<![CDATA[
.preheader54:1  %ci_cast7_cast = zext i7 %ci to i9

]]></Node>
<StgValue><ssdm name="ci_cast7_cast"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader54:2  %tmp_327 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="10">
<![CDATA[
.preheader54:3  %p_shl8_cast = zext i10 %tmp_327 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader54:4  %tmp_328 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="8">
<![CDATA[
.preheader54:5  %p_shl9_cast = zext i8 %tmp_328 to i11

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader54:6  %tmp_329 = sub i11 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="11">
<![CDATA[
.preheader54:7  %tmp_364_cast = sext i11 %tmp_329 to i12

]]></Node>
<StgValue><ssdm name="tmp_364_cast"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader54:8  %tmp_330 = add i12 %h1_cast9_cast, %tmp_364_cast

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="12">
<![CDATA[
.preheader54:9  %tmp_388 = trunc i12 %tmp_330 to i10

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader54:10  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_388, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader54:11  %p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_330, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader54:12  %tmp_331 = sub i13 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader54:13  %tmp_332 = add i13 %w2_cast8_cast2, %tmp_331

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="13">
<![CDATA[
.preheader54:14  %tmp_369_cast = zext i13 %tmp_332 to i32

]]></Node>
<StgValue><ssdm name="tmp_369_cast"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:15  %input_V_addr = getelementptr [3456 x i8]* %input_V, i32 0, i32 %tmp_369_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader54:16  %tmp_333 = add i7 %h1_cast9_cast1, %ci

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader54:17  %tmp_334 = add i7 %w2_cast8_cast1, %tmp_333

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="7">
<![CDATA[
.preheader54:18  %tmp_371_cast = zext i7 %tmp_334 to i32

]]></Node>
<StgValue><ssdm name="tmp_371_cast"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:19  %weight_0_V_addr = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader54:20  %tmp_335 = add i9 192, %ci_cast7_cast

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="9">
<![CDATA[
.preheader54:21  %tmp_372_cast = zext i9 %tmp_335 to i32

]]></Node>
<StgValue><ssdm name="tmp_372_cast"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:22  %weight_0_V_addr_5 = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_5"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:23  %weight_1_V_addr = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:24  %weight_1_V_addr_5 = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_5"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:25  %weight_2_V_addr = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:26  %weight_2_V_addr_5 = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_5"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:27  %weight_3_V_addr = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:28  %weight_3_V_addr_5 = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_5"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:29  %weight_4_V_addr = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:30  %weight_4_V_addr_5 = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_5"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:31  %weight_5_V_addr = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:32  %weight_5_V_addr_5 = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_5"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:33  %weight_6_V_addr = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:34  %weight_6_V_addr_5 = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_5"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:35  %weight_7_V_addr = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:36  %weight_7_V_addr_5 = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_5"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:37  %weight_8_V_addr = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:38  %weight_8_V_addr_5 = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_5"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:39  %weight_9_V_addr = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:40  %weight_9_V_addr_5 = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_5"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:41  %weight_10_V_addr = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:42  %weight_10_V_addr_5 = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_5"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:43  %weight_11_V_addr = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:44  %weight_11_V_addr_5 = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_5"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:45  %weight_12_V_addr = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:46  %weight_12_V_addr_5 = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr_5"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:47  %weight_13_V_addr = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:48  %weight_13_V_addr_5 = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr_5"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:49  %weight_14_V_addr = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:50  %weight_14_V_addr_5 = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr_5"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:51  %weight_15_V_addr = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:52  %weight_15_V_addr_5 = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr_5"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:53  %weight_16_V_addr = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:54  %weight_16_V_addr_5 = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr_5"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:55  %weight_17_V_addr = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:56  %weight_17_V_addr_5 = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr_5"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:57  %weight_18_V_addr = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:58  %weight_18_V_addr_5 = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr_5"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:59  %weight_19_V_addr = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:60  %weight_19_V_addr_5 = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr_5"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:61  %weight_20_V_addr = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:62  %weight_20_V_addr_5 = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr_5"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:63  %weight_21_V_addr = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:64  %weight_21_V_addr_5 = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr_5"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:65  %weight_22_V_addr = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:66  %weight_22_V_addr_5 = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr_5"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:67  %weight_23_V_addr = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader54:68  %weight_23_V_addr_5 = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr_5"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader54:69  %exitcond22 = icmp eq i7 %ci, -32

]]></Node>
<StgValue><ssdm name="exitcond22"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader54:70  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader54:71  %ci_6 = add i7 1, %ci

]]></Node>
<StgValue><ssdm name="ci_6"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader54:72  br i1 %exitcond22, label %2, label %.preheader53.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:1  %weight_0_V_load_5 = load i8* %weight_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_5"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:14  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:15  %weight_1_V_load_5 = load i8* %weight_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_5"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:27  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:28  %weight_2_V_load_5 = load i8* %weight_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_5"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:40  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:41  %weight_3_V_load_5 = load i8* %weight_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_5"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:53  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:54  %weight_4_V_load_5 = load i8* %weight_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_5"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:66  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:67  %weight_5_V_load_5 = load i8* %weight_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_5"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:79  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:80  %weight_6_V_load_5 = load i8* %weight_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_5"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:92  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:93  %weight_7_V_load_5 = load i8* %weight_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_5"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:105  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:106  %weight_8_V_load_5 = load i8* %weight_8_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_5"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:118  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:119  %weight_9_V_load_5 = load i8* %weight_9_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_5"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:131  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:132  %weight_10_V_load_5 = load i8* %weight_10_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_5"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:144  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:145  %weight_11_V_load_5 = load i8* %weight_11_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_5"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:157  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:158  %weight_12_V_load_5 = load i8* %weight_12_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_5"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:170  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:171  %weight_13_V_load_5 = load i8* %weight_13_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_5"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:183  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:184  %weight_14_V_load_5 = load i8* %weight_14_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_5"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:196  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:197  %weight_15_V_load_5 = load i8* %weight_15_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_5"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:209  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:210  %weight_16_V_load_5 = load i8* %weight_16_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_5"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:222  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:223  %weight_17_V_load_5 = load i8* %weight_17_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_5"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:235  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:236  %weight_18_V_load_5 = load i8* %weight_18_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_5"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:248  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:249  %weight_19_V_load_5 = load i8* %weight_19_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_5"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:261  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:262  %weight_20_V_load_5 = load i8* %weight_20_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_5"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:274  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:275  %weight_21_V_load_5 = load i8* %weight_21_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_5"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:287  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:288  %weight_22_V_load_5 = load i8* %weight_22_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_5"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:300  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:301  %weight_23_V_load_5 = load i8* %weight_23_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_5"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %w_19 = add i3 %w2, 1

]]></Node>
<StgValue><ssdm name="w_19"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="391" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:1  %weight_0_V_load_5 = load i8* %weight_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_5"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="12">
<![CDATA[
.preheader53.preheader:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:14  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:15  %weight_1_V_load_5 = load i8* %weight_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_5"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:27  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:28  %weight_2_V_load_5 = load i8* %weight_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_5"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:40  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:41  %weight_3_V_load_5 = load i8* %weight_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_5"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:53  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:54  %weight_4_V_load_5 = load i8* %weight_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_5"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:66  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:67  %weight_5_V_load_5 = load i8* %weight_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_5"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:79  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:80  %weight_6_V_load_5 = load i8* %weight_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_5"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:92  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:93  %weight_7_V_load_5 = load i8* %weight_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_5"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:105  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:106  %weight_8_V_load_5 = load i8* %weight_8_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_5"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:118  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:119  %weight_9_V_load_5 = load i8* %weight_9_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_5"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:131  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:132  %weight_10_V_load_5 = load i8* %weight_10_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_5"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:144  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:145  %weight_11_V_load_5 = load i8* %weight_11_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_5"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:157  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:158  %weight_12_V_load_5 = load i8* %weight_12_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_5"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:170  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:171  %weight_13_V_load_5 = load i8* %weight_13_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_5"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:183  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:184  %weight_14_V_load_5 = load i8* %weight_14_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_5"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:196  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:197  %weight_15_V_load_5 = load i8* %weight_15_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_5"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:209  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:210  %weight_16_V_load_5 = load i8* %weight_16_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_5"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:222  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:223  %weight_17_V_load_5 = load i8* %weight_17_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_5"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:235  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:236  %weight_18_V_load_5 = load i8* %weight_18_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_5"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:248  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:249  %weight_19_V_load_5 = load i8* %weight_19_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_5"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:261  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:262  %weight_20_V_load_5 = load i8* %weight_20_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_5"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:274  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:275  %weight_21_V_load_5 = load i8* %weight_21_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_5"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:287  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:288  %weight_22_V_load_5 = load i8* %weight_22_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_5"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:300  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="9">
<![CDATA[
.preheader53.preheader:301  %weight_23_V_load_5 = load i8* %weight_23_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="440" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="12">
<![CDATA[
.preheader53.preheader:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="441" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:3  %MUL_DP_ret71 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret71"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:16  %MUL_DP_ret72 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret72"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:29  %MUL_DP_ret73 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret73"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:42  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:55  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:68  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:81  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:94  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:107  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:120  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:133  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:146  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:159  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="454" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:172  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="455" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:185  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="456" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:198  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="457" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:211  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:224  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="459" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:237  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="460" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:250  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="461" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:263  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:276  %MUL_DP_ret92 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret92"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:289  %MUL_DP_ret93 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret93"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:302  %MUL_DP_ret94 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret94"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="465" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:3  %MUL_DP_ret71 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret71"/></StgValue>
</operation>

<operation id="466" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:7  %buffer1_1_96_4x4_p_V_119 = load i8* %buffer1_1_96_4x4_p_V_83, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_119"/></StgValue>
</operation>

<operation id="467" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:16  %MUL_DP_ret72 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret72"/></StgValue>
</operation>

<operation id="468" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:20  %buffer1_1_96_4x4_p_V_121 = load i8* %buffer1_1_96_4x4_p_V_79, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_121"/></StgValue>
</operation>

<operation id="469" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:29  %MUL_DP_ret73 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret73"/></StgValue>
</operation>

<operation id="470" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:33  %buffer1_1_96_4x4_p_V_123 = load i8* %buffer1_1_96_4x4_p_V_97, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_123"/></StgValue>
</operation>

<operation id="471" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:42  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="472" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:46  %buffer1_1_96_4x4_p_V_125 = load i8* %buffer1_1_96_4x4_p_V_103, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_125"/></StgValue>
</operation>

<operation id="473" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:55  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="474" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:59  %buffer1_1_96_4x4_p_V_127 = load i8* %buffer1_1_96_4x4_p_V_93, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_127"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:68  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:72  %buffer1_1_96_4x4_p_V_129 = load i8* %buffer1_1_96_4x4_p_V_91, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_129"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:81  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:85  %buffer1_1_96_4x4_p_V_131 = load i8* %buffer1_1_96_4x4_p_V_107, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_131"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:94  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:98  %buffer1_1_96_4x4_p_V_133 = load i8* %buffer1_1_96_4x4_p_V_109, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_133"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:107  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="482" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:111  %buffer1_1_96_4x4_p_V_135 = load i8* %buffer1_1_96_4x4_p_V_117, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_135"/></StgValue>
</operation>

<operation id="483" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:120  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="484" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:124  %buffer1_1_96_4x4_p_V_137 = load i8* %buffer1_1_96_4x4_p_V_95, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_137"/></StgValue>
</operation>

<operation id="485" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:133  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="486" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:137  %buffer1_1_96_4x4_p_V_139 = load i8* %buffer1_1_96_4x4_p_V_89, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_139"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:146  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="488" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:150  %buffer1_1_96_4x4_p_V_141 = load i8* %buffer1_1_96_4x4_p_V_81, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_141"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:159  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:163  %buffer1_1_96_4x4_p_V_143 = load i8* %buffer1_1_96_4x4_p_V_85, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_143"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:172  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:176  %buffer1_1_96_4x4_p_V_145 = load i8* %buffer1_1_96_4x4_p_V_101, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_145"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:185  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:189  %buffer1_1_96_4x4_p_V_147 = load i8* %buffer1_1_96_4x4_p_V_73, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_147"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:198  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:202  %buffer1_1_96_4x4_p_V_149 = load i8* %buffer1_1_96_4x4_p_V_71, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_149"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:211  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:215  %buffer1_1_96_4x4_p_V_151 = load i8* %buffer1_1_96_4x4_p_V_87, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_151"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:224  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:228  %buffer1_1_96_4x4_p_V_153 = load i8* %buffer1_1_96_4x4_p_V_75, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_153"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:237  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:241  %buffer1_1_96_4x4_p_V_155 = load i8* %buffer1_1_96_4x4_p_V_77, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_155"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:250  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:254  %buffer1_1_96_4x4_p_V_157 = load i8* %buffer1_1_96_4x4_p_V_99, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_157"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:263  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:267  %buffer1_1_96_4x4_p_V_159 = load i8* %buffer1_1_96_4x4_p_V_111, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_159"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:276  %MUL_DP_ret92 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret92"/></StgValue>
</operation>

<operation id="508" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:280  %buffer1_1_96_4x4_p_V_161 = load i8* %buffer1_1_96_4x4_p_V_113, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_161"/></StgValue>
</operation>

<operation id="509" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:289  %MUL_DP_ret93 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret93"/></StgValue>
</operation>

<operation id="510" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:293  %buffer1_1_96_4x4_p_V_163 = load i8* %buffer1_1_96_4x4_p_V_105, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_163"/></StgValue>
</operation>

<operation id="511" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:302  %MUL_DP_ret94 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret94"/></StgValue>
</operation>

<operation id="512" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:306  %buffer1_1_96_4x4_p_V_165 = load i8* %buffer1_1_96_4x4_p_V_115, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_165"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="513" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:3  %MUL_DP_ret71 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret71"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:7  %buffer1_1_96_4x4_p_V_119 = load i8* %buffer1_1_96_4x4_p_V_83, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_119"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:16  %MUL_DP_ret72 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret72"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:20  %buffer1_1_96_4x4_p_V_121 = load i8* %buffer1_1_96_4x4_p_V_79, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_121"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:29  %MUL_DP_ret73 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret73"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:33  %buffer1_1_96_4x4_p_V_123 = load i8* %buffer1_1_96_4x4_p_V_97, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_123"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:42  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:46  %buffer1_1_96_4x4_p_V_125 = load i8* %buffer1_1_96_4x4_p_V_103, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_125"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:55  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:59  %buffer1_1_96_4x4_p_V_127 = load i8* %buffer1_1_96_4x4_p_V_93, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_127"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:68  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:72  %buffer1_1_96_4x4_p_V_129 = load i8* %buffer1_1_96_4x4_p_V_91, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_129"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:81  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:85  %buffer1_1_96_4x4_p_V_131 = load i8* %buffer1_1_96_4x4_p_V_107, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_131"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:94  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:98  %buffer1_1_96_4x4_p_V_133 = load i8* %buffer1_1_96_4x4_p_V_109, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_133"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:107  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:111  %buffer1_1_96_4x4_p_V_135 = load i8* %buffer1_1_96_4x4_p_V_117, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_135"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:120  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="532" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:124  %buffer1_1_96_4x4_p_V_137 = load i8* %buffer1_1_96_4x4_p_V_95, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_137"/></StgValue>
</operation>

<operation id="533" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:133  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="534" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:137  %buffer1_1_96_4x4_p_V_139 = load i8* %buffer1_1_96_4x4_p_V_89, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_139"/></StgValue>
</operation>

<operation id="535" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:146  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="536" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:150  %buffer1_1_96_4x4_p_V_141 = load i8* %buffer1_1_96_4x4_p_V_81, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_141"/></StgValue>
</operation>

<operation id="537" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:159  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="538" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:163  %buffer1_1_96_4x4_p_V_143 = load i8* %buffer1_1_96_4x4_p_V_85, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_143"/></StgValue>
</operation>

<operation id="539" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:172  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="540" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:176  %buffer1_1_96_4x4_p_V_145 = load i8* %buffer1_1_96_4x4_p_V_101, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_145"/></StgValue>
</operation>

<operation id="541" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:185  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="542" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:189  %buffer1_1_96_4x4_p_V_147 = load i8* %buffer1_1_96_4x4_p_V_73, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_147"/></StgValue>
</operation>

<operation id="543" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:198  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="544" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:202  %buffer1_1_96_4x4_p_V_149 = load i8* %buffer1_1_96_4x4_p_V_71, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_149"/></StgValue>
</operation>

<operation id="545" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:211  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="546" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:215  %buffer1_1_96_4x4_p_V_151 = load i8* %buffer1_1_96_4x4_p_V_87, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_151"/></StgValue>
</operation>

<operation id="547" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:224  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="548" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:228  %buffer1_1_96_4x4_p_V_153 = load i8* %buffer1_1_96_4x4_p_V_75, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_153"/></StgValue>
</operation>

<operation id="549" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:237  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="550" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:241  %buffer1_1_96_4x4_p_V_155 = load i8* %buffer1_1_96_4x4_p_V_77, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_155"/></StgValue>
</operation>

<operation id="551" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:250  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="552" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:254  %buffer1_1_96_4x4_p_V_157 = load i8* %buffer1_1_96_4x4_p_V_99, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_157"/></StgValue>
</operation>

<operation id="553" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:263  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="554" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:267  %buffer1_1_96_4x4_p_V_159 = load i8* %buffer1_1_96_4x4_p_V_111, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_159"/></StgValue>
</operation>

<operation id="555" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:276  %MUL_DP_ret92 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret92"/></StgValue>
</operation>

<operation id="556" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:280  %buffer1_1_96_4x4_p_V_161 = load i8* %buffer1_1_96_4x4_p_V_113, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_161"/></StgValue>
</operation>

<operation id="557" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:289  %MUL_DP_ret93 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret93"/></StgValue>
</operation>

<operation id="558" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:293  %buffer1_1_96_4x4_p_V_163 = load i8* %buffer1_1_96_4x4_p_V_105, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_163"/></StgValue>
</operation>

<operation id="559" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:302  %MUL_DP_ret94 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret94"/></StgValue>
</operation>

<operation id="560" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:306  %buffer1_1_96_4x4_p_V_165 = load i8* %buffer1_1_96_4x4_p_V_115, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_165"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="561" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:3  %MUL_DP_ret71 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret71"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:4  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret71, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:6  %tmp_402 = trunc i16 %rr_0_V to i8

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:8  %tmp_23 = add i8 %buffer1_1_96_4x4_p_V_119, %tmp_402

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:9  store i8 %tmp_23, i8* %buffer1_1_96_4x4_p_V_83, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:16  %MUL_DP_ret72 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret72"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:17  %rr_0_V_71 = extractvalue { i16, i16 } %MUL_DP_ret72, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_71"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:19  %tmp_404 = trunc i16 %rr_0_V_71 to i8

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="569" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:21  %tmp_43_1 = add i8 %buffer1_1_96_4x4_p_V_121, %tmp_404

]]></Node>
<StgValue><ssdm name="tmp_43_1"/></StgValue>
</operation>

<operation id="570" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:22  store i8 %tmp_43_1, i8* %buffer1_1_96_4x4_p_V_79, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:29  %MUL_DP_ret73 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret73"/></StgValue>
</operation>

<operation id="572" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:30  %rr_0_V_72 = extractvalue { i16, i16 } %MUL_DP_ret73, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_72"/></StgValue>
</operation>

<operation id="573" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:32  %tmp_406 = trunc i16 %rr_0_V_72 to i8

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="574" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:34  %tmp_43_2 = add i8 %buffer1_1_96_4x4_p_V_123, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp_43_2"/></StgValue>
</operation>

<operation id="575" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:35  store i8 %tmp_43_2, i8* %buffer1_1_96_4x4_p_V_97, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:42  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="577" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:43  %rr_0_V_73 = extractvalue { i16, i16 } %MUL_DP_ret74, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_73"/></StgValue>
</operation>

<operation id="578" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:45  %tmp_408 = trunc i16 %rr_0_V_73 to i8

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="579" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:47  %tmp_43_3 = add i8 %buffer1_1_96_4x4_p_V_125, %tmp_408

]]></Node>
<StgValue><ssdm name="tmp_43_3"/></StgValue>
</operation>

<operation id="580" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:48  store i8 %tmp_43_3, i8* %buffer1_1_96_4x4_p_V_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:55  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="582" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:56  %rr_0_V_74 = extractvalue { i16, i16 } %MUL_DP_ret75, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_74"/></StgValue>
</operation>

<operation id="583" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:58  %tmp_410 = trunc i16 %rr_0_V_74 to i8

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="584" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:60  %tmp_43_4 = add i8 %buffer1_1_96_4x4_p_V_127, %tmp_410

]]></Node>
<StgValue><ssdm name="tmp_43_4"/></StgValue>
</operation>

<operation id="585" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:61  store i8 %tmp_43_4, i8* %buffer1_1_96_4x4_p_V_93, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:68  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="587" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:69  %rr_0_V_75 = extractvalue { i16, i16 } %MUL_DP_ret76, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_75"/></StgValue>
</operation>

<operation id="588" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:71  %tmp_412 = trunc i16 %rr_0_V_75 to i8

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="589" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:73  %tmp_43_5 = add i8 %buffer1_1_96_4x4_p_V_129, %tmp_412

]]></Node>
<StgValue><ssdm name="tmp_43_5"/></StgValue>
</operation>

<operation id="590" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:74  store i8 %tmp_43_5, i8* %buffer1_1_96_4x4_p_V_91, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:81  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="592" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:82  %rr_0_V_76 = extractvalue { i16, i16 } %MUL_DP_ret77, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_76"/></StgValue>
</operation>

<operation id="593" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:84  %tmp_414 = trunc i16 %rr_0_V_76 to i8

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="594" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:86  %tmp_43_6 = add i8 %buffer1_1_96_4x4_p_V_131, %tmp_414

]]></Node>
<StgValue><ssdm name="tmp_43_6"/></StgValue>
</operation>

<operation id="595" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:87  store i8 %tmp_43_6, i8* %buffer1_1_96_4x4_p_V_107, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:94  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="597" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:95  %rr_0_V_77 = extractvalue { i16, i16 } %MUL_DP_ret78, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_77"/></StgValue>
</operation>

<operation id="598" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:97  %tmp_416 = trunc i16 %rr_0_V_77 to i8

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="599" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:99  %tmp_43_7 = add i8 %buffer1_1_96_4x4_p_V_133, %tmp_416

]]></Node>
<StgValue><ssdm name="tmp_43_7"/></StgValue>
</operation>

<operation id="600" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:100  store i8 %tmp_43_7, i8* %buffer1_1_96_4x4_p_V_109, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:107  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="602" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:108  %rr_0_V_78 = extractvalue { i16, i16 } %MUL_DP_ret79, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_78"/></StgValue>
</operation>

<operation id="603" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:110  %tmp_418 = trunc i16 %rr_0_V_78 to i8

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="604" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:112  %tmp_43_8 = add i8 %buffer1_1_96_4x4_p_V_135, %tmp_418

]]></Node>
<StgValue><ssdm name="tmp_43_8"/></StgValue>
</operation>

<operation id="605" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:113  store i8 %tmp_43_8, i8* %buffer1_1_96_4x4_p_V_117, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:120  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="607" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:121  %rr_0_V_79 = extractvalue { i16, i16 } %MUL_DP_ret80, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_79"/></StgValue>
</operation>

<operation id="608" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:123  %tmp_420 = trunc i16 %rr_0_V_79 to i8

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="609" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:125  %tmp_43_9 = add i8 %buffer1_1_96_4x4_p_V_137, %tmp_420

]]></Node>
<StgValue><ssdm name="tmp_43_9"/></StgValue>
</operation>

<operation id="610" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:126  store i8 %tmp_43_9, i8* %buffer1_1_96_4x4_p_V_95, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:133  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="612" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:134  %rr_0_V_80 = extractvalue { i16, i16 } %MUL_DP_ret81, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_80"/></StgValue>
</operation>

<operation id="613" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:136  %tmp_422 = trunc i16 %rr_0_V_80 to i8

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="614" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:138  %tmp_43_s = add i8 %buffer1_1_96_4x4_p_V_139, %tmp_422

]]></Node>
<StgValue><ssdm name="tmp_43_s"/></StgValue>
</operation>

<operation id="615" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:139  store i8 %tmp_43_s, i8* %buffer1_1_96_4x4_p_V_89, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:146  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="617" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:147  %rr_0_V_81 = extractvalue { i16, i16 } %MUL_DP_ret82, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_81"/></StgValue>
</operation>

<operation id="618" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:149  %tmp_424 = trunc i16 %rr_0_V_81 to i8

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="619" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:151  %tmp_43_10 = add i8 %buffer1_1_96_4x4_p_V_141, %tmp_424

]]></Node>
<StgValue><ssdm name="tmp_43_10"/></StgValue>
</operation>

<operation id="620" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:152  store i8 %tmp_43_10, i8* %buffer1_1_96_4x4_p_V_81, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:159  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="622" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:160  %rr_0_V_82 = extractvalue { i16, i16 } %MUL_DP_ret83, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_82"/></StgValue>
</operation>

<operation id="623" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:162  %tmp_426 = trunc i16 %rr_0_V_82 to i8

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="624" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:164  %tmp_43_11 = add i8 %buffer1_1_96_4x4_p_V_143, %tmp_426

]]></Node>
<StgValue><ssdm name="tmp_43_11"/></StgValue>
</operation>

<operation id="625" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:165  store i8 %tmp_43_11, i8* %buffer1_1_96_4x4_p_V_85, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:172  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="627" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:173  %rr_0_V_83 = extractvalue { i16, i16 } %MUL_DP_ret84, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_83"/></StgValue>
</operation>

<operation id="628" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:175  %tmp_428 = trunc i16 %rr_0_V_83 to i8

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="629" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:177  %tmp_43_12 = add i8 %buffer1_1_96_4x4_p_V_145, %tmp_428

]]></Node>
<StgValue><ssdm name="tmp_43_12"/></StgValue>
</operation>

<operation id="630" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:178  store i8 %tmp_43_12, i8* %buffer1_1_96_4x4_p_V_101, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:185  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="632" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:186  %rr_0_V_84 = extractvalue { i16, i16 } %MUL_DP_ret85, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_84"/></StgValue>
</operation>

<operation id="633" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:188  %tmp_430 = trunc i16 %rr_0_V_84 to i8

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="634" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:190  %tmp_43_13 = add i8 %buffer1_1_96_4x4_p_V_147, %tmp_430

]]></Node>
<StgValue><ssdm name="tmp_43_13"/></StgValue>
</operation>

<operation id="635" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:191  store i8 %tmp_43_13, i8* %buffer1_1_96_4x4_p_V_73, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:198  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="637" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:199  %rr_0_V_85 = extractvalue { i16, i16 } %MUL_DP_ret86, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_85"/></StgValue>
</operation>

<operation id="638" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:201  %tmp_432 = trunc i16 %rr_0_V_85 to i8

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="639" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:203  %tmp_43_14 = add i8 %buffer1_1_96_4x4_p_V_149, %tmp_432

]]></Node>
<StgValue><ssdm name="tmp_43_14"/></StgValue>
</operation>

<operation id="640" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:204  store i8 %tmp_43_14, i8* %buffer1_1_96_4x4_p_V_71, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:211  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="642" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:212  %rr_0_V_86 = extractvalue { i16, i16 } %MUL_DP_ret87, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_86"/></StgValue>
</operation>

<operation id="643" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:214  %tmp_434 = trunc i16 %rr_0_V_86 to i8

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="644" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:216  %tmp_43_15 = add i8 %buffer1_1_96_4x4_p_V_151, %tmp_434

]]></Node>
<StgValue><ssdm name="tmp_43_15"/></StgValue>
</operation>

<operation id="645" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:217  store i8 %tmp_43_15, i8* %buffer1_1_96_4x4_p_V_87, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:224  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="647" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:225  %rr_0_V_87 = extractvalue { i16, i16 } %MUL_DP_ret88, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_87"/></StgValue>
</operation>

<operation id="648" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:227  %tmp_436 = trunc i16 %rr_0_V_87 to i8

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="649" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:229  %tmp_43_16 = add i8 %buffer1_1_96_4x4_p_V_153, %tmp_436

]]></Node>
<StgValue><ssdm name="tmp_43_16"/></StgValue>
</operation>

<operation id="650" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:230  store i8 %tmp_43_16, i8* %buffer1_1_96_4x4_p_V_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:237  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="652" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:238  %rr_0_V_88 = extractvalue { i16, i16 } %MUL_DP_ret89, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_88"/></StgValue>
</operation>

<operation id="653" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:240  %tmp_438 = trunc i16 %rr_0_V_88 to i8

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="654" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:242  %tmp_43_17 = add i8 %buffer1_1_96_4x4_p_V_155, %tmp_438

]]></Node>
<StgValue><ssdm name="tmp_43_17"/></StgValue>
</operation>

<operation id="655" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:243  store i8 %tmp_43_17, i8* %buffer1_1_96_4x4_p_V_77, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:250  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="657" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:251  %rr_0_V_89 = extractvalue { i16, i16 } %MUL_DP_ret90, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_89"/></StgValue>
</operation>

<operation id="658" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:253  %tmp_440 = trunc i16 %rr_0_V_89 to i8

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="659" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:255  %tmp_43_18 = add i8 %buffer1_1_96_4x4_p_V_157, %tmp_440

]]></Node>
<StgValue><ssdm name="tmp_43_18"/></StgValue>
</operation>

<operation id="660" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:256  store i8 %tmp_43_18, i8* %buffer1_1_96_4x4_p_V_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:263  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="662" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:264  %rr_0_V_90 = extractvalue { i16, i16 } %MUL_DP_ret91, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_90"/></StgValue>
</operation>

<operation id="663" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:266  %tmp_442 = trunc i16 %rr_0_V_90 to i8

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="664" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:268  %tmp_43_19 = add i8 %buffer1_1_96_4x4_p_V_159, %tmp_442

]]></Node>
<StgValue><ssdm name="tmp_43_19"/></StgValue>
</operation>

<operation id="665" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:269  store i8 %tmp_43_19, i8* %buffer1_1_96_4x4_p_V_111, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:276  %MUL_DP_ret92 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret92"/></StgValue>
</operation>

<operation id="667" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:277  %rr_0_V_91 = extractvalue { i16, i16 } %MUL_DP_ret92, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_91"/></StgValue>
</operation>

<operation id="668" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:279  %tmp_444 = trunc i16 %rr_0_V_91 to i8

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="669" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:281  %tmp_43_20 = add i8 %buffer1_1_96_4x4_p_V_161, %tmp_444

]]></Node>
<StgValue><ssdm name="tmp_43_20"/></StgValue>
</operation>

<operation id="670" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:282  store i8 %tmp_43_20, i8* %buffer1_1_96_4x4_p_V_113, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:289  %MUL_DP_ret93 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret93"/></StgValue>
</operation>

<operation id="672" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:290  %rr_0_V_92 = extractvalue { i16, i16 } %MUL_DP_ret93, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_92"/></StgValue>
</operation>

<operation id="673" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:292  %tmp_446 = trunc i16 %rr_0_V_92 to i8

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="674" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:294  %tmp_43_21 = add i8 %buffer1_1_96_4x4_p_V_163, %tmp_446

]]></Node>
<StgValue><ssdm name="tmp_43_21"/></StgValue>
</operation>

<operation id="675" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:295  store i8 %tmp_43_21, i8* %buffer1_1_96_4x4_p_V_105, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader53.preheader:302  %MUL_DP_ret94 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret94"/></StgValue>
</operation>

<operation id="677" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:303  %rr_0_V_93 = extractvalue { i16, i16 } %MUL_DP_ret94, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_93"/></StgValue>
</operation>

<operation id="678" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:305  %tmp_448 = trunc i16 %rr_0_V_93 to i8

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="679" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:307  %tmp_43_22 = add i8 %buffer1_1_96_4x4_p_V_165, %tmp_448

]]></Node>
<StgValue><ssdm name="tmp_43_22"/></StgValue>
</operation>

<operation id="680" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:308  store i8 %tmp_43_22, i8* %buffer1_1_96_4x4_p_V_115, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="681" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:11  %buffer1_1_96_4x4_p_V_120 = load i8* %buffer1_1_96_4x4_p_V_84, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_120"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:24  %buffer1_1_96_4x4_p_V_122 = load i8* %buffer1_1_96_4x4_p_V_80, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_122"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:37  %buffer1_1_96_4x4_p_V_124 = load i8* %buffer1_1_96_4x4_p_V_98, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_124"/></StgValue>
</operation>

<operation id="684" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:50  %buffer1_1_96_4x4_p_V_126 = load i8* %buffer1_1_96_4x4_p_V_104, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_126"/></StgValue>
</operation>

<operation id="685" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:63  %buffer1_1_96_4x4_p_V_128 = load i8* %buffer1_1_96_4x4_p_V_94, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_128"/></StgValue>
</operation>

<operation id="686" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:76  %buffer1_1_96_4x4_p_V_130 = load i8* %buffer1_1_96_4x4_p_V_92, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_130"/></StgValue>
</operation>

<operation id="687" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:89  %buffer1_1_96_4x4_p_V_132 = load i8* %buffer1_1_96_4x4_p_V_108, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_132"/></StgValue>
</operation>

<operation id="688" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:102  %buffer1_1_96_4x4_p_V_134 = load i8* %buffer1_1_96_4x4_p_V_110, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_134"/></StgValue>
</operation>

<operation id="689" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:115  %buffer1_1_96_4x4_p_V_136 = load i8* %buffer1_1_96_4x4_p_V_118, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_136"/></StgValue>
</operation>

<operation id="690" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:128  %buffer1_1_96_4x4_p_V_138 = load i8* %buffer1_1_96_4x4_p_V_96, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_138"/></StgValue>
</operation>

<operation id="691" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:141  %buffer1_1_96_4x4_p_V_140 = load i8* %buffer1_1_96_4x4_p_V_90, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_140"/></StgValue>
</operation>

<operation id="692" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:154  %buffer1_1_96_4x4_p_V_142 = load i8* %buffer1_1_96_4x4_p_V_82, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_142"/></StgValue>
</operation>

<operation id="693" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:167  %buffer1_1_96_4x4_p_V_144 = load i8* %buffer1_1_96_4x4_p_V_86, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_144"/></StgValue>
</operation>

<operation id="694" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:180  %buffer1_1_96_4x4_p_V_146 = load i8* %buffer1_1_96_4x4_p_V_102, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_146"/></StgValue>
</operation>

<operation id="695" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:193  %buffer1_1_96_4x4_p_V_148 = load i8* %buffer1_1_96_4x4_p_V_74, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_148"/></StgValue>
</operation>

<operation id="696" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:206  %buffer1_1_96_4x4_p_V_150 = load i8* %buffer1_1_96_4x4_p_V_72, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_150"/></StgValue>
</operation>

<operation id="697" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:219  %buffer1_1_96_4x4_p_V_152 = load i8* %buffer1_1_96_4x4_p_V_88, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_152"/></StgValue>
</operation>

<operation id="698" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:232  %buffer1_1_96_4x4_p_V_154 = load i8* %buffer1_1_96_4x4_p_V_76, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_154"/></StgValue>
</operation>

<operation id="699" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:245  %buffer1_1_96_4x4_p_V_156 = load i8* %buffer1_1_96_4x4_p_V_78, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_156"/></StgValue>
</operation>

<operation id="700" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:258  %buffer1_1_96_4x4_p_V_158 = load i8* %buffer1_1_96_4x4_p_V_100, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_158"/></StgValue>
</operation>

<operation id="701" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:271  %buffer1_1_96_4x4_p_V_160 = load i8* %buffer1_1_96_4x4_p_V_112, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_160"/></StgValue>
</operation>

<operation id="702" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:284  %buffer1_1_96_4x4_p_V_162 = load i8* %buffer1_1_96_4x4_p_V_114, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_162"/></StgValue>
</operation>

<operation id="703" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:297  %buffer1_1_96_4x4_p_V_164 = load i8* %buffer1_1_96_4x4_p_V_106, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_164"/></StgValue>
</operation>

<operation id="704" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:310  %buffer1_1_96_4x4_p_V_166 = load i8* %buffer1_1_96_4x4_p_V_116, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_166"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="705" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:5  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret71, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="706" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:10  %tmp_403 = trunc i16 %rr_1_V to i8

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="707" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:11  %buffer1_1_96_4x4_p_V_120 = load i8* %buffer1_1_96_4x4_p_V_84, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_120"/></StgValue>
</operation>

<operation id="708" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:12  %tmp_25 = add i8 %buffer1_1_96_4x4_p_V_120, %tmp_403

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="709" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:18  %rr_1_V_71 = extractvalue { i16, i16 } %MUL_DP_ret72, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_71"/></StgValue>
</operation>

<operation id="710" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:23  %tmp_405 = trunc i16 %rr_1_V_71 to i8

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="711" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:24  %buffer1_1_96_4x4_p_V_122 = load i8* %buffer1_1_96_4x4_p_V_80, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_122"/></StgValue>
</operation>

<operation id="712" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:25  %tmp_45_1 = add i8 %buffer1_1_96_4x4_p_V_122, %tmp_405

]]></Node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="713" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:31  %rr_1_V_72 = extractvalue { i16, i16 } %MUL_DP_ret73, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_72"/></StgValue>
</operation>

<operation id="714" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:36  %tmp_407 = trunc i16 %rr_1_V_72 to i8

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="715" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:37  %buffer1_1_96_4x4_p_V_124 = load i8* %buffer1_1_96_4x4_p_V_98, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_124"/></StgValue>
</operation>

<operation id="716" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:38  %tmp_45_2 = add i8 %buffer1_1_96_4x4_p_V_124, %tmp_407

]]></Node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="717" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:44  %rr_1_V_73 = extractvalue { i16, i16 } %MUL_DP_ret74, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_73"/></StgValue>
</operation>

<operation id="718" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:49  %tmp_409 = trunc i16 %rr_1_V_73 to i8

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="719" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:50  %buffer1_1_96_4x4_p_V_126 = load i8* %buffer1_1_96_4x4_p_V_104, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_126"/></StgValue>
</operation>

<operation id="720" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:51  %tmp_45_3 = add i8 %buffer1_1_96_4x4_p_V_126, %tmp_409

]]></Node>
<StgValue><ssdm name="tmp_45_3"/></StgValue>
</operation>

<operation id="721" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:57  %rr_1_V_74 = extractvalue { i16, i16 } %MUL_DP_ret75, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_74"/></StgValue>
</operation>

<operation id="722" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:62  %tmp_411 = trunc i16 %rr_1_V_74 to i8

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="723" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:63  %buffer1_1_96_4x4_p_V_128 = load i8* %buffer1_1_96_4x4_p_V_94, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_128"/></StgValue>
</operation>

<operation id="724" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:64  %tmp_45_4 = add i8 %buffer1_1_96_4x4_p_V_128, %tmp_411

]]></Node>
<StgValue><ssdm name="tmp_45_4"/></StgValue>
</operation>

<operation id="725" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:70  %rr_1_V_75 = extractvalue { i16, i16 } %MUL_DP_ret76, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_75"/></StgValue>
</operation>

<operation id="726" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:75  %tmp_413 = trunc i16 %rr_1_V_75 to i8

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="727" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:76  %buffer1_1_96_4x4_p_V_130 = load i8* %buffer1_1_96_4x4_p_V_92, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_130"/></StgValue>
</operation>

<operation id="728" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:77  %tmp_45_5 = add i8 %buffer1_1_96_4x4_p_V_130, %tmp_413

]]></Node>
<StgValue><ssdm name="tmp_45_5"/></StgValue>
</operation>

<operation id="729" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:83  %rr_1_V_76 = extractvalue { i16, i16 } %MUL_DP_ret77, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_76"/></StgValue>
</operation>

<operation id="730" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:88  %tmp_415 = trunc i16 %rr_1_V_76 to i8

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="731" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:89  %buffer1_1_96_4x4_p_V_132 = load i8* %buffer1_1_96_4x4_p_V_108, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_132"/></StgValue>
</operation>

<operation id="732" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:90  %tmp_45_6 = add i8 %buffer1_1_96_4x4_p_V_132, %tmp_415

]]></Node>
<StgValue><ssdm name="tmp_45_6"/></StgValue>
</operation>

<operation id="733" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:96  %rr_1_V_77 = extractvalue { i16, i16 } %MUL_DP_ret78, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_77"/></StgValue>
</operation>

<operation id="734" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:101  %tmp_417 = trunc i16 %rr_1_V_77 to i8

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="735" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:102  %buffer1_1_96_4x4_p_V_134 = load i8* %buffer1_1_96_4x4_p_V_110, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_134"/></StgValue>
</operation>

<operation id="736" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:103  %tmp_45_7 = add i8 %buffer1_1_96_4x4_p_V_134, %tmp_417

]]></Node>
<StgValue><ssdm name="tmp_45_7"/></StgValue>
</operation>

<operation id="737" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:109  %rr_1_V_78 = extractvalue { i16, i16 } %MUL_DP_ret79, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_78"/></StgValue>
</operation>

<operation id="738" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:114  %tmp_419 = trunc i16 %rr_1_V_78 to i8

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="739" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:115  %buffer1_1_96_4x4_p_V_136 = load i8* %buffer1_1_96_4x4_p_V_118, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_136"/></StgValue>
</operation>

<operation id="740" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:116  %tmp_45_8 = add i8 %buffer1_1_96_4x4_p_V_136, %tmp_419

]]></Node>
<StgValue><ssdm name="tmp_45_8"/></StgValue>
</operation>

<operation id="741" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:122  %rr_1_V_79 = extractvalue { i16, i16 } %MUL_DP_ret80, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_79"/></StgValue>
</operation>

<operation id="742" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:127  %tmp_421 = trunc i16 %rr_1_V_79 to i8

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="743" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:128  %buffer1_1_96_4x4_p_V_138 = load i8* %buffer1_1_96_4x4_p_V_96, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_138"/></StgValue>
</operation>

<operation id="744" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:129  %tmp_45_9 = add i8 %buffer1_1_96_4x4_p_V_138, %tmp_421

]]></Node>
<StgValue><ssdm name="tmp_45_9"/></StgValue>
</operation>

<operation id="745" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:135  %rr_1_V_80 = extractvalue { i16, i16 } %MUL_DP_ret81, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_80"/></StgValue>
</operation>

<operation id="746" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:140  %tmp_423 = trunc i16 %rr_1_V_80 to i8

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="747" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:141  %buffer1_1_96_4x4_p_V_140 = load i8* %buffer1_1_96_4x4_p_V_90, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_140"/></StgValue>
</operation>

<operation id="748" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:142  %tmp_45_s = add i8 %buffer1_1_96_4x4_p_V_140, %tmp_423

]]></Node>
<StgValue><ssdm name="tmp_45_s"/></StgValue>
</operation>

<operation id="749" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:148  %rr_1_V_81 = extractvalue { i16, i16 } %MUL_DP_ret82, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_81"/></StgValue>
</operation>

<operation id="750" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:153  %tmp_425 = trunc i16 %rr_1_V_81 to i8

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="751" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:154  %buffer1_1_96_4x4_p_V_142 = load i8* %buffer1_1_96_4x4_p_V_82, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_142"/></StgValue>
</operation>

<operation id="752" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:155  %tmp_45_10 = add i8 %buffer1_1_96_4x4_p_V_142, %tmp_425

]]></Node>
<StgValue><ssdm name="tmp_45_10"/></StgValue>
</operation>

<operation id="753" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:161  %rr_1_V_82 = extractvalue { i16, i16 } %MUL_DP_ret83, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_82"/></StgValue>
</operation>

<operation id="754" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:166  %tmp_427 = trunc i16 %rr_1_V_82 to i8

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="755" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:167  %buffer1_1_96_4x4_p_V_144 = load i8* %buffer1_1_96_4x4_p_V_86, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_144"/></StgValue>
</operation>

<operation id="756" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:168  %tmp_45_11 = add i8 %buffer1_1_96_4x4_p_V_144, %tmp_427

]]></Node>
<StgValue><ssdm name="tmp_45_11"/></StgValue>
</operation>

<operation id="757" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:174  %rr_1_V_83 = extractvalue { i16, i16 } %MUL_DP_ret84, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_83"/></StgValue>
</operation>

<operation id="758" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:179  %tmp_429 = trunc i16 %rr_1_V_83 to i8

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="759" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:180  %buffer1_1_96_4x4_p_V_146 = load i8* %buffer1_1_96_4x4_p_V_102, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_146"/></StgValue>
</operation>

<operation id="760" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:181  %tmp_45_12 = add i8 %buffer1_1_96_4x4_p_V_146, %tmp_429

]]></Node>
<StgValue><ssdm name="tmp_45_12"/></StgValue>
</operation>

<operation id="761" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:187  %rr_1_V_84 = extractvalue { i16, i16 } %MUL_DP_ret85, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_84"/></StgValue>
</operation>

<operation id="762" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:192  %tmp_431 = trunc i16 %rr_1_V_84 to i8

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="763" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:193  %buffer1_1_96_4x4_p_V_148 = load i8* %buffer1_1_96_4x4_p_V_74, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_148"/></StgValue>
</operation>

<operation id="764" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:194  %tmp_45_13 = add i8 %buffer1_1_96_4x4_p_V_148, %tmp_431

]]></Node>
<StgValue><ssdm name="tmp_45_13"/></StgValue>
</operation>

<operation id="765" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:200  %rr_1_V_85 = extractvalue { i16, i16 } %MUL_DP_ret86, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_85"/></StgValue>
</operation>

<operation id="766" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:205  %tmp_433 = trunc i16 %rr_1_V_85 to i8

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="767" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:206  %buffer1_1_96_4x4_p_V_150 = load i8* %buffer1_1_96_4x4_p_V_72, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_150"/></StgValue>
</operation>

<operation id="768" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:207  %tmp_45_14 = add i8 %buffer1_1_96_4x4_p_V_150, %tmp_433

]]></Node>
<StgValue><ssdm name="tmp_45_14"/></StgValue>
</operation>

<operation id="769" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:213  %rr_1_V_86 = extractvalue { i16, i16 } %MUL_DP_ret87, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_86"/></StgValue>
</operation>

<operation id="770" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:218  %tmp_435 = trunc i16 %rr_1_V_86 to i8

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="771" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:219  %buffer1_1_96_4x4_p_V_152 = load i8* %buffer1_1_96_4x4_p_V_88, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_152"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:220  %tmp_45_15 = add i8 %buffer1_1_96_4x4_p_V_152, %tmp_435

]]></Node>
<StgValue><ssdm name="tmp_45_15"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:226  %rr_1_V_87 = extractvalue { i16, i16 } %MUL_DP_ret88, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_87"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:231  %tmp_437 = trunc i16 %rr_1_V_87 to i8

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:232  %buffer1_1_96_4x4_p_V_154 = load i8* %buffer1_1_96_4x4_p_V_76, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_154"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:233  %tmp_45_16 = add i8 %buffer1_1_96_4x4_p_V_154, %tmp_437

]]></Node>
<StgValue><ssdm name="tmp_45_16"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:239  %rr_1_V_88 = extractvalue { i16, i16 } %MUL_DP_ret89, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_88"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:244  %tmp_439 = trunc i16 %rr_1_V_88 to i8

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:245  %buffer1_1_96_4x4_p_V_156 = load i8* %buffer1_1_96_4x4_p_V_78, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_156"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:246  %tmp_45_17 = add i8 %buffer1_1_96_4x4_p_V_156, %tmp_439

]]></Node>
<StgValue><ssdm name="tmp_45_17"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:252  %rr_1_V_89 = extractvalue { i16, i16 } %MUL_DP_ret90, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_89"/></StgValue>
</operation>

<operation id="782" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:257  %tmp_441 = trunc i16 %rr_1_V_89 to i8

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="783" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:258  %buffer1_1_96_4x4_p_V_158 = load i8* %buffer1_1_96_4x4_p_V_100, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_158"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:259  %tmp_45_18 = add i8 %buffer1_1_96_4x4_p_V_158, %tmp_441

]]></Node>
<StgValue><ssdm name="tmp_45_18"/></StgValue>
</operation>

<operation id="785" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:265  %rr_1_V_90 = extractvalue { i16, i16 } %MUL_DP_ret91, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_90"/></StgValue>
</operation>

<operation id="786" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:270  %tmp_443 = trunc i16 %rr_1_V_90 to i8

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="787" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:271  %buffer1_1_96_4x4_p_V_160 = load i8* %buffer1_1_96_4x4_p_V_112, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_160"/></StgValue>
</operation>

<operation id="788" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:272  %tmp_45_19 = add i8 %buffer1_1_96_4x4_p_V_160, %tmp_443

]]></Node>
<StgValue><ssdm name="tmp_45_19"/></StgValue>
</operation>

<operation id="789" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:278  %rr_1_V_91 = extractvalue { i16, i16 } %MUL_DP_ret92, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_91"/></StgValue>
</operation>

<operation id="790" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:283  %tmp_445 = trunc i16 %rr_1_V_91 to i8

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="791" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:284  %buffer1_1_96_4x4_p_V_162 = load i8* %buffer1_1_96_4x4_p_V_114, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_162"/></StgValue>
</operation>

<operation id="792" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:285  %tmp_45_20 = add i8 %buffer1_1_96_4x4_p_V_162, %tmp_445

]]></Node>
<StgValue><ssdm name="tmp_45_20"/></StgValue>
</operation>

<operation id="793" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:291  %rr_1_V_92 = extractvalue { i16, i16 } %MUL_DP_ret93, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_92"/></StgValue>
</operation>

<operation id="794" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:296  %tmp_447 = trunc i16 %rr_1_V_92 to i8

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="795" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:297  %buffer1_1_96_4x4_p_V_164 = load i8* %buffer1_1_96_4x4_p_V_106, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_164"/></StgValue>
</operation>

<operation id="796" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:298  %tmp_45_21 = add i8 %buffer1_1_96_4x4_p_V_164, %tmp_447

]]></Node>
<StgValue><ssdm name="tmp_45_21"/></StgValue>
</operation>

<operation id="797" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="32">
<![CDATA[
.preheader53.preheader:304  %rr_1_V_93 = extractvalue { i16, i16 } %MUL_DP_ret94, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_93"/></StgValue>
</operation>

<operation id="798" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="16">
<![CDATA[
.preheader53.preheader:309  %tmp_449 = trunc i16 %rr_1_V_93 to i8

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="799" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8">
<![CDATA[
.preheader53.preheader:310  %buffer1_1_96_4x4_p_V_166 = load i8* %buffer1_1_96_4x4_p_V_116, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_166"/></StgValue>
</operation>

<operation id="800" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:311  %tmp_45_22 = add i8 %buffer1_1_96_4x4_p_V_166, %tmp_449

]]></Node>
<StgValue><ssdm name="tmp_45_22"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="801" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:13  store i8 %tmp_25, i8* %buffer1_1_96_4x4_p_V_84, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:26  store i8 %tmp_45_1, i8* %buffer1_1_96_4x4_p_V_80, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:39  store i8 %tmp_45_2, i8* %buffer1_1_96_4x4_p_V_98, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:52  store i8 %tmp_45_3, i8* %buffer1_1_96_4x4_p_V_104, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:65  store i8 %tmp_45_4, i8* %buffer1_1_96_4x4_p_V_94, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:78  store i8 %tmp_45_5, i8* %buffer1_1_96_4x4_p_V_92, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:91  store i8 %tmp_45_6, i8* %buffer1_1_96_4x4_p_V_108, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="808" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:104  store i8 %tmp_45_7, i8* %buffer1_1_96_4x4_p_V_110, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:117  store i8 %tmp_45_8, i8* %buffer1_1_96_4x4_p_V_118, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:130  store i8 %tmp_45_9, i8* %buffer1_1_96_4x4_p_V_96, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:143  store i8 %tmp_45_s, i8* %buffer1_1_96_4x4_p_V_90, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:156  store i8 %tmp_45_10, i8* %buffer1_1_96_4x4_p_V_82, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:169  store i8 %tmp_45_11, i8* %buffer1_1_96_4x4_p_V_86, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:182  store i8 %tmp_45_12, i8* %buffer1_1_96_4x4_p_V_102, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:195  store i8 %tmp_45_13, i8* %buffer1_1_96_4x4_p_V_74, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:208  store i8 %tmp_45_14, i8* %buffer1_1_96_4x4_p_V_72, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:221  store i8 %tmp_45_15, i8* %buffer1_1_96_4x4_p_V_88, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:234  store i8 %tmp_45_16, i8* %buffer1_1_96_4x4_p_V_76, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:247  store i8 %tmp_45_17, i8* %buffer1_1_96_4x4_p_V_78, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="820" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:260  store i8 %tmp_45_18, i8* %buffer1_1_96_4x4_p_V_100, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:273  store i8 %tmp_45_19, i8* %buffer1_1_96_4x4_p_V_112, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:286  store i8 %tmp_45_20, i8* %buffer1_1_96_4x4_p_V_114, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="823" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:299  store i8 %tmp_45_21, i8* %buffer1_1_96_4x4_p_V_106, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="824" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader53.preheader:312  store i8 %tmp_45_22, i8* %buffer1_1_96_4x4_p_V_116, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
.preheader53.preheader:313  br label %.preheader54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="826" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader52:0  %h4 = phi i3 [ %h_6, %5 ], [ 1, %.preheader52.preheader ]

]]></Node>
<StgValue><ssdm name="h4"/></StgValue>
</operation>

<operation id="827" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="3">
<![CDATA[
.preheader52:1  %h4_cast6_cast1 = zext i3 %h4 to i8

]]></Node>
<StgValue><ssdm name="h4_cast6_cast1"/></StgValue>
</operation>

<operation id="828" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="12" op_0_bw="3">
<![CDATA[
.preheader52:2  %h4_cast6_cast = zext i3 %h4 to i12

]]></Node>
<StgValue><ssdm name="h4_cast6_cast"/></StgValue>
</operation>

<operation id="829" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader52:3  %tmp_318 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %h4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="830" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="7" op_0_bw="6">
<![CDATA[
.preheader52:4  %p_shl10_cast = zext i6 %tmp_318 to i7

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="831" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader52:5  %tmp_319 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="832" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="7" op_0_bw="4">
<![CDATA[
.preheader52:6  %p_shl11_cast = zext i4 %tmp_319 to i7

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="833" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader52:7  %tmp_320 = sub i7 %p_shl10_cast, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="834" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="7">
<![CDATA[
.preheader52:8  %tmp_355_cast = sext i7 %tmp_320 to i8

]]></Node>
<StgValue><ssdm name="tmp_355_cast"/></StgValue>
</operation>

<operation id="835" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader52:9  %tmp_321 = add i7 %tmp_320, 36

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="836" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader52:10  %tmp_322 = add i8 %tmp_355_cast, 108

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="837" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader52:11  %exitcond19 = icmp eq i3 %h4, -3

]]></Node>
<StgValue><ssdm name="exitcond19"/></StgValue>
</operation>

<operation id="838" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader52:12  %empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="839" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader52:13  br i1 %exitcond19, label %.preheader.preheader, label %.preheader51.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
.preheader51.preheader:0  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="842" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader51:0  %w5 = phi i3 [ %w_20, %4 ], [ 1, %.preheader51.preheader ]

]]></Node>
<StgValue><ssdm name="w5"/></StgValue>
</operation>

<operation id="843" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="13" op_0_bw="3">
<![CDATA[
.preheader51:1  %w5_cast5_cast1 = zext i3 %w5 to i13

]]></Node>
<StgValue><ssdm name="w5_cast5_cast1"/></StgValue>
</operation>

<operation id="844" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="3">
<![CDATA[
.preheader51:2  %w5_cast5_cast2 = zext i3 %w5 to i8

]]></Node>
<StgValue><ssdm name="w5_cast5_cast2"/></StgValue>
</operation>

<operation id="845" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="7" op_0_bw="3">
<![CDATA[
.preheader51:3  %w5_cast5_cast = zext i3 %w5 to i7

]]></Node>
<StgValue><ssdm name="w5_cast5_cast"/></StgValue>
</operation>

<operation id="846" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader51:4  %tmp_325 = add i7 %tmp_321, %w5_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="847" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="7">
<![CDATA[
.preheader51:5  %tmp_360_cast = zext i7 %tmp_325 to i32

]]></Node>
<StgValue><ssdm name="tmp_360_cast"/></StgValue>
</operation>

<operation id="848" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:6  %buffer1_1_96_4x4_p_V_167 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_167"/></StgValue>
</operation>

<operation id="849" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader51:7  %tmp_326 = add i8 %tmp_322, %w5_cast5_cast2

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="850" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="8">
<![CDATA[
.preheader51:8  %tmp_361_cast = zext i8 %tmp_326 to i32

]]></Node>
<StgValue><ssdm name="tmp_361_cast"/></StgValue>
</operation>

<operation id="851" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:9  %buffer1_1_96_4x4_p_V_168 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_168"/></StgValue>
</operation>

<operation id="852" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:10  %buffer1_1_96_4x4_p_V_169 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_169"/></StgValue>
</operation>

<operation id="853" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:11  %buffer1_1_96_4x4_p_V_170 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_170"/></StgValue>
</operation>

<operation id="854" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:12  %buffer1_1_96_4x4_p_V_171 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_171"/></StgValue>
</operation>

<operation id="855" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:13  %buffer1_1_96_4x4_p_V_172 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_172"/></StgValue>
</operation>

<operation id="856" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:14  %buffer1_1_96_4x4_p_V_173 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_173"/></StgValue>
</operation>

<operation id="857" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:15  %buffer1_1_96_4x4_p_V_174 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_174"/></StgValue>
</operation>

<operation id="858" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:16  %buffer1_1_96_4x4_p_V_175 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_175"/></StgValue>
</operation>

<operation id="859" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:17  %buffer1_1_96_4x4_p_V_176 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_176"/></StgValue>
</operation>

<operation id="860" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:18  %buffer1_1_96_4x4_p_V_177 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_177"/></StgValue>
</operation>

<operation id="861" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:19  %buffer1_1_96_4x4_p_V_178 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_178"/></StgValue>
</operation>

<operation id="862" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:20  %buffer1_1_96_4x4_p_V_179 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_179"/></StgValue>
</operation>

<operation id="863" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:21  %buffer1_1_96_4x4_p_V_180 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_180"/></StgValue>
</operation>

<operation id="864" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:22  %buffer1_1_96_4x4_p_V_181 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_181"/></StgValue>
</operation>

<operation id="865" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:23  %buffer1_1_96_4x4_p_V_182 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_182"/></StgValue>
</operation>

<operation id="866" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:24  %buffer1_1_96_4x4_p_V_183 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_183"/></StgValue>
</operation>

<operation id="867" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:25  %buffer1_1_96_4x4_p_V_184 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_184"/></StgValue>
</operation>

<operation id="868" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:26  %buffer1_1_96_4x4_p_V_185 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_185"/></StgValue>
</operation>

<operation id="869" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:27  %buffer1_1_96_4x4_p_V_186 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_186"/></StgValue>
</operation>

<operation id="870" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:28  %buffer1_1_96_4x4_p_V_187 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_187"/></StgValue>
</operation>

<operation id="871" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:29  %buffer1_1_96_4x4_p_V_188 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_188"/></StgValue>
</operation>

<operation id="872" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:30  %buffer1_1_96_4x4_p_V_189 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_189"/></StgValue>
</operation>

<operation id="873" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:31  %buffer1_1_96_4x4_p_V_190 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_190"/></StgValue>
</operation>

<operation id="874" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:32  %buffer1_1_96_4x4_p_V_191 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_191"/></StgValue>
</operation>

<operation id="875" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:33  %buffer1_1_96_4x4_p_V_192 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_192"/></StgValue>
</operation>

<operation id="876" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:34  %buffer1_1_96_4x4_p_V_193 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_193"/></StgValue>
</operation>

<operation id="877" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:35  %buffer1_1_96_4x4_p_V_194 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_194"/></StgValue>
</operation>

<operation id="878" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:36  %buffer1_1_96_4x4_p_V_195 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_195"/></StgValue>
</operation>

<operation id="879" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:37  %buffer1_1_96_4x4_p_V_196 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_196"/></StgValue>
</operation>

<operation id="880" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:38  %buffer1_1_96_4x4_p_V_197 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_197"/></StgValue>
</operation>

<operation id="881" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:39  %buffer1_1_96_4x4_p_V_198 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_198"/></StgValue>
</operation>

<operation id="882" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:40  %buffer1_1_96_4x4_p_V_199 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_199"/></StgValue>
</operation>

<operation id="883" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:41  %buffer1_1_96_4x4_p_V_200 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_200"/></StgValue>
</operation>

<operation id="884" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:42  %buffer1_1_96_4x4_p_V_201 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_201"/></StgValue>
</operation>

<operation id="885" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:43  %buffer1_1_96_4x4_p_V_202 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_202"/></StgValue>
</operation>

<operation id="886" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:44  %buffer1_1_96_4x4_p_V_203 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_203"/></StgValue>
</operation>

<operation id="887" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:45  %buffer1_1_96_4x4_p_V_204 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_204"/></StgValue>
</operation>

<operation id="888" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:46  %buffer1_1_96_4x4_p_V_205 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_205"/></StgValue>
</operation>

<operation id="889" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:47  %buffer1_1_96_4x4_p_V_206 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_206"/></StgValue>
</operation>

<operation id="890" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:48  %buffer1_1_96_4x4_p_V_207 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_207"/></StgValue>
</operation>

<operation id="891" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:49  %buffer1_1_96_4x4_p_V_208 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_208"/></StgValue>
</operation>

<operation id="892" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:50  %buffer1_1_96_4x4_p_V_209 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_209"/></StgValue>
</operation>

<operation id="893" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:51  %buffer1_1_96_4x4_p_V_210 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_210"/></StgValue>
</operation>

<operation id="894" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:52  %buffer1_1_96_4x4_p_V_211 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_211"/></StgValue>
</operation>

<operation id="895" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:53  %buffer1_1_96_4x4_p_V_212 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_212"/></StgValue>
</operation>

<operation id="896" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:54  %buffer1_1_96_4x4_p_V_213 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_360_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_213"/></StgValue>
</operation>

<operation id="897" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader51:55  %buffer1_1_96_4x4_p_V_214 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_214"/></StgValue>
</operation>

<operation id="898" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader51:56  %exitcond21 = icmp eq i3 %w5, -3

]]></Node>
<StgValue><ssdm name="exitcond21"/></StgValue>
</operation>

<operation id="899" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader51:57  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="900" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader51:58  br i1 %exitcond21, label %5, label %.preheader50.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
.preheader50.preheader:0  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %h_6 = add i3 %h4, 1

]]></Node>
<StgValue><ssdm name="h_6"/></StgValue>
</operation>

<operation id="903" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="904" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader50:0  %ci6 = phi i7 [ %ci_7, %.preheader49.preheader ], [ 0, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="ci6"/></StgValue>
</operation>

<operation id="905" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="7">
<![CDATA[
.preheader50:1  %ci6_cast4_cast1 = zext i7 %ci6 to i9

]]></Node>
<StgValue><ssdm name="ci6_cast4_cast1"/></StgValue>
</operation>

<operation id="906" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="7">
<![CDATA[
.preheader50:2  %ci6_cast4_cast = zext i7 %ci6 to i8

]]></Node>
<StgValue><ssdm name="ci6_cast4_cast"/></StgValue>
</operation>

<operation id="907" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader50:3  %tmp_343 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="908" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="11" op_0_bw="10">
<![CDATA[
.preheader50:4  %p_shl14_cast = zext i10 %tmp_343 to i11

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="909" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader50:5  %tmp_344 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="910" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="8">
<![CDATA[
.preheader50:6  %p_shl15_cast = zext i8 %tmp_344 to i11

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="911" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader50:7  %tmp_345 = sub i11 %p_shl14_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="912" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="11">
<![CDATA[
.preheader50:8  %tmp_386_cast = sext i11 %tmp_345 to i12

]]></Node>
<StgValue><ssdm name="tmp_386_cast"/></StgValue>
</operation>

<operation id="913" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader50:9  %tmp_346 = add i12 %h4_cast6_cast, %tmp_386_cast

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="914" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="10" op_0_bw="12">
<![CDATA[
.preheader50:10  %tmp_450 = trunc i12 %tmp_346 to i10

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="915" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader50:11  %p_shl12_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_450, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="916" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader50:12  %p_shl13_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_346, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="917" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader50:13  %tmp_347 = sub i13 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="918" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader50:14  %tmp_348 = add i13 %w5_cast5_cast1, %tmp_347

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="919" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="13">
<![CDATA[
.preheader50:15  %tmp_391_cast = zext i13 %tmp_348 to i32

]]></Node>
<StgValue><ssdm name="tmp_391_cast"/></StgValue>
</operation>

<operation id="920" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="12" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:16  %input_V_addr_4 = getelementptr [3456 x i8]* %input_V, i32 0, i32 %tmp_391_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_4"/></StgValue>
</operation>

<operation id="921" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader50:17  %tmp_349 = add i8 96, %ci6_cast4_cast

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="922" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader50:18  %tmp_350 = add i8 %h4_cast6_cast1, %tmp_349

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="923" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader50:19  %tmp_351 = add i8 %w5_cast5_cast2, %tmp_350

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="924" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="8">
<![CDATA[
.preheader50:20  %tmp_394_cast = zext i8 %tmp_351 to i32

]]></Node>
<StgValue><ssdm name="tmp_394_cast"/></StgValue>
</operation>

<operation id="925" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:21  %weight_0_V_addr_6 = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_6"/></StgValue>
</operation>

<operation id="926" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader50:22  %tmp_352 = add i9 -224, %ci6_cast4_cast1

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="927" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="9">
<![CDATA[
.preheader50:23  %tmp_395_cast = zext i9 %tmp_352 to i32

]]></Node>
<StgValue><ssdm name="tmp_395_cast"/></StgValue>
</operation>

<operation id="928" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:24  %weight_0_V_addr_7 = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_7"/></StgValue>
</operation>

<operation id="929" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:25  %weight_1_V_addr_6 = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_6"/></StgValue>
</operation>

<operation id="930" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:26  %weight_1_V_addr_7 = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_7"/></StgValue>
</operation>

<operation id="931" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:27  %weight_2_V_addr_6 = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_6"/></StgValue>
</operation>

<operation id="932" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:28  %weight_2_V_addr_7 = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_7"/></StgValue>
</operation>

<operation id="933" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:29  %weight_3_V_addr_6 = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_6"/></StgValue>
</operation>

<operation id="934" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:30  %weight_3_V_addr_7 = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_7"/></StgValue>
</operation>

<operation id="935" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:31  %weight_4_V_addr_6 = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_6"/></StgValue>
</operation>

<operation id="936" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:32  %weight_4_V_addr_7 = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_7"/></StgValue>
</operation>

<operation id="937" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:33  %weight_5_V_addr_6 = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_6"/></StgValue>
</operation>

<operation id="938" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:34  %weight_5_V_addr_7 = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_7"/></StgValue>
</operation>

<operation id="939" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:35  %weight_6_V_addr_6 = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_6"/></StgValue>
</operation>

<operation id="940" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:36  %weight_6_V_addr_7 = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_7"/></StgValue>
</operation>

<operation id="941" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:37  %weight_7_V_addr_6 = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_6"/></StgValue>
</operation>

<operation id="942" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:38  %weight_7_V_addr_7 = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_7"/></StgValue>
</operation>

<operation id="943" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:39  %weight_8_V_addr_6 = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_6"/></StgValue>
</operation>

<operation id="944" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:40  %weight_8_V_addr_7 = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_7"/></StgValue>
</operation>

<operation id="945" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:41  %weight_9_V_addr_6 = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_6"/></StgValue>
</operation>

<operation id="946" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:42  %weight_9_V_addr_7 = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_7"/></StgValue>
</operation>

<operation id="947" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:43  %weight_10_V_addr_6 = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_6"/></StgValue>
</operation>

<operation id="948" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:44  %weight_10_V_addr_7 = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_7"/></StgValue>
</operation>

<operation id="949" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:45  %weight_11_V_addr_6 = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_6"/></StgValue>
</operation>

<operation id="950" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:46  %weight_11_V_addr_7 = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_7"/></StgValue>
</operation>

<operation id="951" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:47  %weight_12_V_addr_6 = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr_6"/></StgValue>
</operation>

<operation id="952" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:48  %weight_12_V_addr_7 = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr_7"/></StgValue>
</operation>

<operation id="953" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:49  %weight_13_V_addr_6 = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr_6"/></StgValue>
</operation>

<operation id="954" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:50  %weight_13_V_addr_7 = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr_7"/></StgValue>
</operation>

<operation id="955" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:51  %weight_14_V_addr_6 = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr_6"/></StgValue>
</operation>

<operation id="956" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:52  %weight_14_V_addr_7 = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr_7"/></StgValue>
</operation>

<operation id="957" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:53  %weight_15_V_addr_6 = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr_6"/></StgValue>
</operation>

<operation id="958" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:54  %weight_15_V_addr_7 = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr_7"/></StgValue>
</operation>

<operation id="959" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:55  %weight_16_V_addr_6 = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr_6"/></StgValue>
</operation>

<operation id="960" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:56  %weight_16_V_addr_7 = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr_7"/></StgValue>
</operation>

<operation id="961" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:57  %weight_17_V_addr_6 = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr_6"/></StgValue>
</operation>

<operation id="962" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:58  %weight_17_V_addr_7 = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr_7"/></StgValue>
</operation>

<operation id="963" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:59  %weight_18_V_addr_6 = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr_6"/></StgValue>
</operation>

<operation id="964" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:60  %weight_18_V_addr_7 = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr_7"/></StgValue>
</operation>

<operation id="965" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:61  %weight_19_V_addr_6 = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr_6"/></StgValue>
</operation>

<operation id="966" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:62  %weight_19_V_addr_7 = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr_7"/></StgValue>
</operation>

<operation id="967" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:63  %weight_20_V_addr_6 = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr_6"/></StgValue>
</operation>

<operation id="968" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:64  %weight_20_V_addr_7 = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr_7"/></StgValue>
</operation>

<operation id="969" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:65  %weight_21_V_addr_6 = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr_6"/></StgValue>
</operation>

<operation id="970" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:66  %weight_21_V_addr_7 = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr_7"/></StgValue>
</operation>

<operation id="971" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:67  %weight_22_V_addr_6 = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr_6"/></StgValue>
</operation>

<operation id="972" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:68  %weight_22_V_addr_7 = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr_7"/></StgValue>
</operation>

<operation id="973" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:69  %weight_23_V_addr_6 = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_394_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr_6"/></StgValue>
</operation>

<operation id="974" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50:70  %weight_23_V_addr_7 = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr_7"/></StgValue>
</operation>

<operation id="975" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader50:71  %exitcond24 = icmp eq i7 %ci6, -32

]]></Node>
<StgValue><ssdm name="exitcond24"/></StgValue>
</operation>

<operation id="976" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader50:72  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="977" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader50:73  %ci_7 = add i7 1, %ci6

]]></Node>
<StgValue><ssdm name="ci_7"/></StgValue>
</operation>

<operation id="978" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader50:74  br i1 %exitcond24, label %4, label %.preheader49.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="979" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:1  %weight_0_V_load_7 = load i8* %weight_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_7"/></StgValue>
</operation>

<operation id="980" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:15  %weight_1_V_load_7 = load i8* %weight_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_7"/></StgValue>
</operation>

<operation id="981" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:28  %weight_2_V_load_7 = load i8* %weight_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_7"/></StgValue>
</operation>

<operation id="982" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:41  %weight_3_V_load_7 = load i8* %weight_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_7"/></StgValue>
</operation>

<operation id="983" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:54  %weight_4_V_load_7 = load i8* %weight_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_7"/></StgValue>
</operation>

<operation id="984" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:67  %weight_5_V_load_7 = load i8* %weight_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_7"/></StgValue>
</operation>

<operation id="985" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:80  %weight_6_V_load_7 = load i8* %weight_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_7"/></StgValue>
</operation>

<operation id="986" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:93  %weight_7_V_load_7 = load i8* %weight_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_7"/></StgValue>
</operation>

<operation id="987" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:106  %weight_8_V_load_7 = load i8* %weight_8_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_7"/></StgValue>
</operation>

<operation id="988" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:119  %weight_9_V_load_7 = load i8* %weight_9_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_7"/></StgValue>
</operation>

<operation id="989" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:132  %weight_10_V_load_7 = load i8* %weight_10_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_7"/></StgValue>
</operation>

<operation id="990" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:145  %weight_11_V_load_7 = load i8* %weight_11_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_7"/></StgValue>
</operation>

<operation id="991" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:158  %weight_12_V_load_7 = load i8* %weight_12_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_7"/></StgValue>
</operation>

<operation id="992" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:171  %weight_13_V_load_7 = load i8* %weight_13_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_7"/></StgValue>
</operation>

<operation id="993" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:184  %weight_14_V_load_7 = load i8* %weight_14_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_7"/></StgValue>
</operation>

<operation id="994" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:197  %weight_15_V_load_7 = load i8* %weight_15_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_7"/></StgValue>
</operation>

<operation id="995" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:210  %weight_16_V_load_7 = load i8* %weight_16_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_7"/></StgValue>
</operation>

<operation id="996" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:223  %weight_17_V_load_7 = load i8* %weight_17_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_7"/></StgValue>
</operation>

<operation id="997" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:236  %weight_18_V_load_7 = load i8* %weight_18_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_7"/></StgValue>
</operation>

<operation id="998" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:249  %weight_19_V_load_7 = load i8* %weight_19_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_7"/></StgValue>
</operation>

<operation id="999" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:262  %weight_20_V_load_7 = load i8* %weight_20_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_7"/></StgValue>
</operation>

<operation id="1000" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:275  %weight_21_V_load_7 = load i8* %weight_21_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_7"/></StgValue>
</operation>

<operation id="1001" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:288  %weight_22_V_load_7 = load i8* %weight_22_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_7"/></StgValue>
</operation>

<operation id="1002" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:301  %weight_23_V_load_7 = load i8* %weight_23_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_7"/></StgValue>
</operation>

<operation id="1003" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %w_20 = add i3 %w5, 1

]]></Node>
<StgValue><ssdm name="w_20"/></StgValue>
</operation>

<operation id="1004" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1005" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:0  %weight_0_V_load_6 = load i8* %weight_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_6"/></StgValue>
</operation>

<operation id="1006" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:1  %weight_0_V_load_7 = load i8* %weight_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_7"/></StgValue>
</operation>

<operation id="1007" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="12">
<![CDATA[
.preheader49.preheader:2  %input_V_load_4 = load i8* %input_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_4"/></StgValue>
</operation>

<operation id="1008" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:14  %weight_1_V_load_6 = load i8* %weight_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_6"/></StgValue>
</operation>

<operation id="1009" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:15  %weight_1_V_load_7 = load i8* %weight_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_7"/></StgValue>
</operation>

<operation id="1010" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:27  %weight_2_V_load_6 = load i8* %weight_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_6"/></StgValue>
</operation>

<operation id="1011" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:28  %weight_2_V_load_7 = load i8* %weight_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_7"/></StgValue>
</operation>

<operation id="1012" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:40  %weight_3_V_load_6 = load i8* %weight_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_6"/></StgValue>
</operation>

<operation id="1013" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:41  %weight_3_V_load_7 = load i8* %weight_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_7"/></StgValue>
</operation>

<operation id="1014" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:53  %weight_4_V_load_6 = load i8* %weight_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_6"/></StgValue>
</operation>

<operation id="1015" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:54  %weight_4_V_load_7 = load i8* %weight_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_7"/></StgValue>
</operation>

<operation id="1016" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:66  %weight_5_V_load_6 = load i8* %weight_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_6"/></StgValue>
</operation>

<operation id="1017" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:67  %weight_5_V_load_7 = load i8* %weight_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_7"/></StgValue>
</operation>

<operation id="1018" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:79  %weight_6_V_load_6 = load i8* %weight_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_6"/></StgValue>
</operation>

<operation id="1019" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:80  %weight_6_V_load_7 = load i8* %weight_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_7"/></StgValue>
</operation>

<operation id="1020" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:92  %weight_7_V_load_6 = load i8* %weight_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_6"/></StgValue>
</operation>

<operation id="1021" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:93  %weight_7_V_load_7 = load i8* %weight_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_7"/></StgValue>
</operation>

<operation id="1022" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:105  %weight_8_V_load_6 = load i8* %weight_8_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_6"/></StgValue>
</operation>

<operation id="1023" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:106  %weight_8_V_load_7 = load i8* %weight_8_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_7"/></StgValue>
</operation>

<operation id="1024" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:118  %weight_9_V_load_6 = load i8* %weight_9_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_6"/></StgValue>
</operation>

<operation id="1025" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:119  %weight_9_V_load_7 = load i8* %weight_9_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_7"/></StgValue>
</operation>

<operation id="1026" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:131  %weight_10_V_load_6 = load i8* %weight_10_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_6"/></StgValue>
</operation>

<operation id="1027" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:132  %weight_10_V_load_7 = load i8* %weight_10_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_7"/></StgValue>
</operation>

<operation id="1028" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:144  %weight_11_V_load_6 = load i8* %weight_11_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_6"/></StgValue>
</operation>

<operation id="1029" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:145  %weight_11_V_load_7 = load i8* %weight_11_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_7"/></StgValue>
</operation>

<operation id="1030" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:157  %weight_12_V_load_6 = load i8* %weight_12_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_6"/></StgValue>
</operation>

<operation id="1031" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:158  %weight_12_V_load_7 = load i8* %weight_12_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_7"/></StgValue>
</operation>

<operation id="1032" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:170  %weight_13_V_load_6 = load i8* %weight_13_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_6"/></StgValue>
</operation>

<operation id="1033" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:171  %weight_13_V_load_7 = load i8* %weight_13_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_7"/></StgValue>
</operation>

<operation id="1034" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:183  %weight_14_V_load_6 = load i8* %weight_14_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_6"/></StgValue>
</operation>

<operation id="1035" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:184  %weight_14_V_load_7 = load i8* %weight_14_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_7"/></StgValue>
</operation>

<operation id="1036" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:196  %weight_15_V_load_6 = load i8* %weight_15_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_6"/></StgValue>
</operation>

<operation id="1037" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:197  %weight_15_V_load_7 = load i8* %weight_15_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_7"/></StgValue>
</operation>

<operation id="1038" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:209  %weight_16_V_load_6 = load i8* %weight_16_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_6"/></StgValue>
</operation>

<operation id="1039" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:210  %weight_16_V_load_7 = load i8* %weight_16_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_7"/></StgValue>
</operation>

<operation id="1040" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:222  %weight_17_V_load_6 = load i8* %weight_17_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_6"/></StgValue>
</operation>

<operation id="1041" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:223  %weight_17_V_load_7 = load i8* %weight_17_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_7"/></StgValue>
</operation>

<operation id="1042" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:235  %weight_18_V_load_6 = load i8* %weight_18_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_6"/></StgValue>
</operation>

<operation id="1043" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:236  %weight_18_V_load_7 = load i8* %weight_18_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_7"/></StgValue>
</operation>

<operation id="1044" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:248  %weight_19_V_load_6 = load i8* %weight_19_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_6"/></StgValue>
</operation>

<operation id="1045" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:249  %weight_19_V_load_7 = load i8* %weight_19_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_7"/></StgValue>
</operation>

<operation id="1046" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:261  %weight_20_V_load_6 = load i8* %weight_20_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_6"/></StgValue>
</operation>

<operation id="1047" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:262  %weight_20_V_load_7 = load i8* %weight_20_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_7"/></StgValue>
</operation>

<operation id="1048" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:274  %weight_21_V_load_6 = load i8* %weight_21_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_6"/></StgValue>
</operation>

<operation id="1049" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:275  %weight_21_V_load_7 = load i8* %weight_21_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_7"/></StgValue>
</operation>

<operation id="1050" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:287  %weight_22_V_load_6 = load i8* %weight_22_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_6"/></StgValue>
</operation>

<operation id="1051" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:288  %weight_22_V_load_7 = load i8* %weight_22_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_7"/></StgValue>
</operation>

<operation id="1052" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:300  %weight_23_V_load_6 = load i8* %weight_23_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_6"/></StgValue>
</operation>

<operation id="1053" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:301  %weight_23_V_load_7 = load i8* %weight_23_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1054" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:0  %weight_0_V_load_6 = load i8* %weight_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_6"/></StgValue>
</operation>

<operation id="1055" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="12">
<![CDATA[
.preheader49.preheader:2  %input_V_load_4 = load i8* %input_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_4"/></StgValue>
</operation>

<operation id="1056" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:14  %weight_1_V_load_6 = load i8* %weight_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_6"/></StgValue>
</operation>

<operation id="1057" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:27  %weight_2_V_load_6 = load i8* %weight_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_6"/></StgValue>
</operation>

<operation id="1058" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:40  %weight_3_V_load_6 = load i8* %weight_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_6"/></StgValue>
</operation>

<operation id="1059" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:53  %weight_4_V_load_6 = load i8* %weight_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_6"/></StgValue>
</operation>

<operation id="1060" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:66  %weight_5_V_load_6 = load i8* %weight_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_6"/></StgValue>
</operation>

<operation id="1061" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:79  %weight_6_V_load_6 = load i8* %weight_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_6"/></StgValue>
</operation>

<operation id="1062" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:92  %weight_7_V_load_6 = load i8* %weight_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_6"/></StgValue>
</operation>

<operation id="1063" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:105  %weight_8_V_load_6 = load i8* %weight_8_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_6"/></StgValue>
</operation>

<operation id="1064" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:118  %weight_9_V_load_6 = load i8* %weight_9_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_6"/></StgValue>
</operation>

<operation id="1065" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:131  %weight_10_V_load_6 = load i8* %weight_10_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_6"/></StgValue>
</operation>

<operation id="1066" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:144  %weight_11_V_load_6 = load i8* %weight_11_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_6"/></StgValue>
</operation>

<operation id="1067" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:157  %weight_12_V_load_6 = load i8* %weight_12_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_6"/></StgValue>
</operation>

<operation id="1068" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:170  %weight_13_V_load_6 = load i8* %weight_13_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_6"/></StgValue>
</operation>

<operation id="1069" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:183  %weight_14_V_load_6 = load i8* %weight_14_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_6"/></StgValue>
</operation>

<operation id="1070" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:196  %weight_15_V_load_6 = load i8* %weight_15_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_6"/></StgValue>
</operation>

<operation id="1071" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:209  %weight_16_V_load_6 = load i8* %weight_16_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_6"/></StgValue>
</operation>

<operation id="1072" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:222  %weight_17_V_load_6 = load i8* %weight_17_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_6"/></StgValue>
</operation>

<operation id="1073" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:235  %weight_18_V_load_6 = load i8* %weight_18_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_6"/></StgValue>
</operation>

<operation id="1074" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:248  %weight_19_V_load_6 = load i8* %weight_19_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_6"/></StgValue>
</operation>

<operation id="1075" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:261  %weight_20_V_load_6 = load i8* %weight_20_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_6"/></StgValue>
</operation>

<operation id="1076" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:274  %weight_21_V_load_6 = load i8* %weight_21_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_6"/></StgValue>
</operation>

<operation id="1077" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:287  %weight_22_V_load_6 = load i8* %weight_22_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_6"/></StgValue>
</operation>

<operation id="1078" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="9">
<![CDATA[
.preheader49.preheader:300  %weight_23_V_load_6 = load i8* %weight_23_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1079" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:3  %MUL_DP_ret95 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_6, i8 %weight_0_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret95"/></StgValue>
</operation>

<operation id="1080" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:16  %MUL_DP_ret96 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_6, i8 %weight_1_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret96"/></StgValue>
</operation>

<operation id="1081" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:29  %MUL_DP_ret97 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_6, i8 %weight_2_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret97"/></StgValue>
</operation>

<operation id="1082" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:42  %MUL_DP_ret98 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_6, i8 %weight_3_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret98"/></StgValue>
</operation>

<operation id="1083" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:55  %MUL_DP_ret99 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_6, i8 %weight_4_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret99"/></StgValue>
</operation>

<operation id="1084" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:68  %MUL_DP_ret100 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_6, i8 %weight_5_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret100"/></StgValue>
</operation>

<operation id="1085" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:81  %MUL_DP_ret101 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_6, i8 %weight_6_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret101"/></StgValue>
</operation>

<operation id="1086" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:94  %MUL_DP_ret102 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_6, i8 %weight_7_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret102"/></StgValue>
</operation>

<operation id="1087" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:107  %MUL_DP_ret103 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_6, i8 %weight_8_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret103"/></StgValue>
</operation>

<operation id="1088" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:120  %MUL_DP_ret104 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_6, i8 %weight_9_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret104"/></StgValue>
</operation>

<operation id="1089" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:133  %MUL_DP_ret105 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_6, i8 %weight_10_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret105"/></StgValue>
</operation>

<operation id="1090" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:146  %MUL_DP_ret106 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_6, i8 %weight_11_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret106"/></StgValue>
</operation>

<operation id="1091" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:159  %MUL_DP_ret107 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_6, i8 %weight_12_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret107"/></StgValue>
</operation>

<operation id="1092" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:172  %MUL_DP_ret108 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_6, i8 %weight_13_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret108"/></StgValue>
</operation>

<operation id="1093" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:185  %MUL_DP_ret109 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_6, i8 %weight_14_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret109"/></StgValue>
</operation>

<operation id="1094" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:198  %MUL_DP_ret110 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_6, i8 %weight_15_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret110"/></StgValue>
</operation>

<operation id="1095" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:211  %MUL_DP_ret111 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_6, i8 %weight_16_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret111"/></StgValue>
</operation>

<operation id="1096" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:224  %MUL_DP_ret112 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_6, i8 %weight_17_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret112"/></StgValue>
</operation>

<operation id="1097" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:237  %MUL_DP_ret113 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_6, i8 %weight_18_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret113"/></StgValue>
</operation>

<operation id="1098" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:250  %MUL_DP_ret114 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_6, i8 %weight_19_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret114"/></StgValue>
</operation>

<operation id="1099" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:263  %MUL_DP_ret115 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_6, i8 %weight_20_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret115"/></StgValue>
</operation>

<operation id="1100" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:276  %MUL_DP_ret116 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_6, i8 %weight_21_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret116"/></StgValue>
</operation>

<operation id="1101" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:289  %MUL_DP_ret117 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_6, i8 %weight_22_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret117"/></StgValue>
</operation>

<operation id="1102" st_id="32" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:302  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_6, i8 %weight_23_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1103" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:3  %MUL_DP_ret95 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_6, i8 %weight_0_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret95"/></StgValue>
</operation>

<operation id="1104" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:7  %buffer1_1_96_4x4_p_V_215 = load i8* %buffer1_1_96_4x4_p_V_179, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_215"/></StgValue>
</operation>

<operation id="1105" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:16  %MUL_DP_ret96 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_6, i8 %weight_1_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret96"/></StgValue>
</operation>

<operation id="1106" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:20  %buffer1_1_96_4x4_p_V_217 = load i8* %buffer1_1_96_4x4_p_V_175, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_217"/></StgValue>
</operation>

<operation id="1107" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:29  %MUL_DP_ret97 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_6, i8 %weight_2_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret97"/></StgValue>
</operation>

<operation id="1108" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:33  %buffer1_1_96_4x4_p_V_219 = load i8* %buffer1_1_96_4x4_p_V_193, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_219"/></StgValue>
</operation>

<operation id="1109" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:42  %MUL_DP_ret98 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_6, i8 %weight_3_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret98"/></StgValue>
</operation>

<operation id="1110" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:46  %buffer1_1_96_4x4_p_V_221 = load i8* %buffer1_1_96_4x4_p_V_199, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_221"/></StgValue>
</operation>

<operation id="1111" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:55  %MUL_DP_ret99 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_6, i8 %weight_4_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret99"/></StgValue>
</operation>

<operation id="1112" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:59  %buffer1_1_96_4x4_p_V_223 = load i8* %buffer1_1_96_4x4_p_V_189, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_223"/></StgValue>
</operation>

<operation id="1113" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:68  %MUL_DP_ret100 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_6, i8 %weight_5_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret100"/></StgValue>
</operation>

<operation id="1114" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:72  %buffer1_1_96_4x4_p_V_225 = load i8* %buffer1_1_96_4x4_p_V_187, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_225"/></StgValue>
</operation>

<operation id="1115" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:81  %MUL_DP_ret101 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_6, i8 %weight_6_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret101"/></StgValue>
</operation>

<operation id="1116" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:85  %buffer1_1_96_4x4_p_V_227 = load i8* %buffer1_1_96_4x4_p_V_203, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_227"/></StgValue>
</operation>

<operation id="1117" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:94  %MUL_DP_ret102 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_6, i8 %weight_7_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret102"/></StgValue>
</operation>

<operation id="1118" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:98  %buffer1_1_96_4x4_p_V_229 = load i8* %buffer1_1_96_4x4_p_V_205, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_229"/></StgValue>
</operation>

<operation id="1119" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:107  %MUL_DP_ret103 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_6, i8 %weight_8_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret103"/></StgValue>
</operation>

<operation id="1120" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:111  %buffer1_1_96_4x4_p_V_231 = load i8* %buffer1_1_96_4x4_p_V_213, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_231"/></StgValue>
</operation>

<operation id="1121" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:120  %MUL_DP_ret104 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_6, i8 %weight_9_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret104"/></StgValue>
</operation>

<operation id="1122" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:124  %buffer1_1_96_4x4_p_V_233 = load i8* %buffer1_1_96_4x4_p_V_191, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_233"/></StgValue>
</operation>

<operation id="1123" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:133  %MUL_DP_ret105 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_6, i8 %weight_10_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret105"/></StgValue>
</operation>

<operation id="1124" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:137  %buffer1_1_96_4x4_p_V_235 = load i8* %buffer1_1_96_4x4_p_V_185, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_235"/></StgValue>
</operation>

<operation id="1125" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:146  %MUL_DP_ret106 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_6, i8 %weight_11_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret106"/></StgValue>
</operation>

<operation id="1126" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:150  %buffer1_1_96_4x4_p_V_237 = load i8* %buffer1_1_96_4x4_p_V_177, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_237"/></StgValue>
</operation>

<operation id="1127" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:159  %MUL_DP_ret107 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_6, i8 %weight_12_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret107"/></StgValue>
</operation>

<operation id="1128" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:163  %buffer1_1_96_4x4_p_V_239 = load i8* %buffer1_1_96_4x4_p_V_181, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_239"/></StgValue>
</operation>

<operation id="1129" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:172  %MUL_DP_ret108 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_6, i8 %weight_13_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret108"/></StgValue>
</operation>

<operation id="1130" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:176  %buffer1_1_96_4x4_p_V_241 = load i8* %buffer1_1_96_4x4_p_V_197, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_241"/></StgValue>
</operation>

<operation id="1131" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:185  %MUL_DP_ret109 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_6, i8 %weight_14_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret109"/></StgValue>
</operation>

<operation id="1132" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:189  %buffer1_1_96_4x4_p_V_243 = load i8* %buffer1_1_96_4x4_p_V_169, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_243"/></StgValue>
</operation>

<operation id="1133" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:198  %MUL_DP_ret110 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_6, i8 %weight_15_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret110"/></StgValue>
</operation>

<operation id="1134" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:202  %buffer1_1_96_4x4_p_V_245 = load i8* %buffer1_1_96_4x4_p_V_167, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_245"/></StgValue>
</operation>

<operation id="1135" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:211  %MUL_DP_ret111 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_6, i8 %weight_16_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret111"/></StgValue>
</operation>

<operation id="1136" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:215  %buffer1_1_96_4x4_p_V_247 = load i8* %buffer1_1_96_4x4_p_V_183, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_247"/></StgValue>
</operation>

<operation id="1137" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:224  %MUL_DP_ret112 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_6, i8 %weight_17_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret112"/></StgValue>
</operation>

<operation id="1138" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:228  %buffer1_1_96_4x4_p_V_249 = load i8* %buffer1_1_96_4x4_p_V_171, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_249"/></StgValue>
</operation>

<operation id="1139" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:237  %MUL_DP_ret113 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_6, i8 %weight_18_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret113"/></StgValue>
</operation>

<operation id="1140" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:241  %buffer1_1_96_4x4_p_V_251 = load i8* %buffer1_1_96_4x4_p_V_173, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_251"/></StgValue>
</operation>

<operation id="1141" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:250  %MUL_DP_ret114 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_6, i8 %weight_19_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret114"/></StgValue>
</operation>

<operation id="1142" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:254  %buffer1_1_96_4x4_p_V_253 = load i8* %buffer1_1_96_4x4_p_V_195, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_253"/></StgValue>
</operation>

<operation id="1143" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:263  %MUL_DP_ret115 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_6, i8 %weight_20_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret115"/></StgValue>
</operation>

<operation id="1144" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:267  %buffer1_1_96_4x4_p_V_255 = load i8* %buffer1_1_96_4x4_p_V_207, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_255"/></StgValue>
</operation>

<operation id="1145" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:276  %MUL_DP_ret116 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_6, i8 %weight_21_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret116"/></StgValue>
</operation>

<operation id="1146" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:280  %buffer1_1_96_4x4_p_V_257 = load i8* %buffer1_1_96_4x4_p_V_209, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_257"/></StgValue>
</operation>

<operation id="1147" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:289  %MUL_DP_ret117 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_6, i8 %weight_22_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret117"/></StgValue>
</operation>

<operation id="1148" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:293  %buffer1_1_96_4x4_p_V_259 = load i8* %buffer1_1_96_4x4_p_V_201, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_259"/></StgValue>
</operation>

<operation id="1149" st_id="33" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:302  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_6, i8 %weight_23_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="1150" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:306  %buffer1_1_96_4x4_p_V_261 = load i8* %buffer1_1_96_4x4_p_V_211, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_261"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1151" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:3  %MUL_DP_ret95 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_6, i8 %weight_0_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret95"/></StgValue>
</operation>

<operation id="1152" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:7  %buffer1_1_96_4x4_p_V_215 = load i8* %buffer1_1_96_4x4_p_V_179, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_215"/></StgValue>
</operation>

<operation id="1153" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:16  %MUL_DP_ret96 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_6, i8 %weight_1_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret96"/></StgValue>
</operation>

<operation id="1154" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:20  %buffer1_1_96_4x4_p_V_217 = load i8* %buffer1_1_96_4x4_p_V_175, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_217"/></StgValue>
</operation>

<operation id="1155" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:29  %MUL_DP_ret97 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_6, i8 %weight_2_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret97"/></StgValue>
</operation>

<operation id="1156" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:33  %buffer1_1_96_4x4_p_V_219 = load i8* %buffer1_1_96_4x4_p_V_193, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_219"/></StgValue>
</operation>

<operation id="1157" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:42  %MUL_DP_ret98 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_6, i8 %weight_3_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret98"/></StgValue>
</operation>

<operation id="1158" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:46  %buffer1_1_96_4x4_p_V_221 = load i8* %buffer1_1_96_4x4_p_V_199, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_221"/></StgValue>
</operation>

<operation id="1159" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:55  %MUL_DP_ret99 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_6, i8 %weight_4_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret99"/></StgValue>
</operation>

<operation id="1160" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:59  %buffer1_1_96_4x4_p_V_223 = load i8* %buffer1_1_96_4x4_p_V_189, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_223"/></StgValue>
</operation>

<operation id="1161" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:68  %MUL_DP_ret100 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_6, i8 %weight_5_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret100"/></StgValue>
</operation>

<operation id="1162" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:72  %buffer1_1_96_4x4_p_V_225 = load i8* %buffer1_1_96_4x4_p_V_187, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_225"/></StgValue>
</operation>

<operation id="1163" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:81  %MUL_DP_ret101 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_6, i8 %weight_6_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret101"/></StgValue>
</operation>

<operation id="1164" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:85  %buffer1_1_96_4x4_p_V_227 = load i8* %buffer1_1_96_4x4_p_V_203, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_227"/></StgValue>
</operation>

<operation id="1165" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:94  %MUL_DP_ret102 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_6, i8 %weight_7_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret102"/></StgValue>
</operation>

<operation id="1166" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:98  %buffer1_1_96_4x4_p_V_229 = load i8* %buffer1_1_96_4x4_p_V_205, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_229"/></StgValue>
</operation>

<operation id="1167" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:107  %MUL_DP_ret103 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_6, i8 %weight_8_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret103"/></StgValue>
</operation>

<operation id="1168" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:111  %buffer1_1_96_4x4_p_V_231 = load i8* %buffer1_1_96_4x4_p_V_213, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_231"/></StgValue>
</operation>

<operation id="1169" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:120  %MUL_DP_ret104 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_6, i8 %weight_9_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret104"/></StgValue>
</operation>

<operation id="1170" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:124  %buffer1_1_96_4x4_p_V_233 = load i8* %buffer1_1_96_4x4_p_V_191, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_233"/></StgValue>
</operation>

<operation id="1171" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:133  %MUL_DP_ret105 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_6, i8 %weight_10_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret105"/></StgValue>
</operation>

<operation id="1172" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:137  %buffer1_1_96_4x4_p_V_235 = load i8* %buffer1_1_96_4x4_p_V_185, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_235"/></StgValue>
</operation>

<operation id="1173" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:146  %MUL_DP_ret106 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_6, i8 %weight_11_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret106"/></StgValue>
</operation>

<operation id="1174" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:150  %buffer1_1_96_4x4_p_V_237 = load i8* %buffer1_1_96_4x4_p_V_177, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_237"/></StgValue>
</operation>

<operation id="1175" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:159  %MUL_DP_ret107 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_6, i8 %weight_12_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret107"/></StgValue>
</operation>

<operation id="1176" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:163  %buffer1_1_96_4x4_p_V_239 = load i8* %buffer1_1_96_4x4_p_V_181, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_239"/></StgValue>
</operation>

<operation id="1177" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:172  %MUL_DP_ret108 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_6, i8 %weight_13_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret108"/></StgValue>
</operation>

<operation id="1178" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:176  %buffer1_1_96_4x4_p_V_241 = load i8* %buffer1_1_96_4x4_p_V_197, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_241"/></StgValue>
</operation>

<operation id="1179" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:185  %MUL_DP_ret109 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_6, i8 %weight_14_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret109"/></StgValue>
</operation>

<operation id="1180" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:189  %buffer1_1_96_4x4_p_V_243 = load i8* %buffer1_1_96_4x4_p_V_169, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_243"/></StgValue>
</operation>

<operation id="1181" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:198  %MUL_DP_ret110 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_6, i8 %weight_15_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret110"/></StgValue>
</operation>

<operation id="1182" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:202  %buffer1_1_96_4x4_p_V_245 = load i8* %buffer1_1_96_4x4_p_V_167, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_245"/></StgValue>
</operation>

<operation id="1183" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:211  %MUL_DP_ret111 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_6, i8 %weight_16_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret111"/></StgValue>
</operation>

<operation id="1184" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:215  %buffer1_1_96_4x4_p_V_247 = load i8* %buffer1_1_96_4x4_p_V_183, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_247"/></StgValue>
</operation>

<operation id="1185" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:224  %MUL_DP_ret112 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_6, i8 %weight_17_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret112"/></StgValue>
</operation>

<operation id="1186" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:228  %buffer1_1_96_4x4_p_V_249 = load i8* %buffer1_1_96_4x4_p_V_171, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_249"/></StgValue>
</operation>

<operation id="1187" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:237  %MUL_DP_ret113 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_6, i8 %weight_18_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret113"/></StgValue>
</operation>

<operation id="1188" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:241  %buffer1_1_96_4x4_p_V_251 = load i8* %buffer1_1_96_4x4_p_V_173, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_251"/></StgValue>
</operation>

<operation id="1189" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:250  %MUL_DP_ret114 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_6, i8 %weight_19_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret114"/></StgValue>
</operation>

<operation id="1190" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:254  %buffer1_1_96_4x4_p_V_253 = load i8* %buffer1_1_96_4x4_p_V_195, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_253"/></StgValue>
</operation>

<operation id="1191" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:263  %MUL_DP_ret115 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_6, i8 %weight_20_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret115"/></StgValue>
</operation>

<operation id="1192" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:267  %buffer1_1_96_4x4_p_V_255 = load i8* %buffer1_1_96_4x4_p_V_207, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_255"/></StgValue>
</operation>

<operation id="1193" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:276  %MUL_DP_ret116 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_6, i8 %weight_21_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret116"/></StgValue>
</operation>

<operation id="1194" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:280  %buffer1_1_96_4x4_p_V_257 = load i8* %buffer1_1_96_4x4_p_V_209, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_257"/></StgValue>
</operation>

<operation id="1195" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:289  %MUL_DP_ret117 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_6, i8 %weight_22_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret117"/></StgValue>
</operation>

<operation id="1196" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:293  %buffer1_1_96_4x4_p_V_259 = load i8* %buffer1_1_96_4x4_p_V_201, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_259"/></StgValue>
</operation>

<operation id="1197" st_id="34" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:302  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_6, i8 %weight_23_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="1198" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:306  %buffer1_1_96_4x4_p_V_261 = load i8* %buffer1_1_96_4x4_p_V_211, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_261"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1199" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:3  %MUL_DP_ret95 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_6, i8 %weight_0_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret95"/></StgValue>
</operation>

<operation id="1200" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:4  %rr_0_V_94 = extractvalue { i16, i16 } %MUL_DP_ret95, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_94"/></StgValue>
</operation>

<operation id="1201" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:6  %tmp_451 = trunc i16 %rr_0_V_94 to i8

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="1202" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:8  %tmp_27 = add i8 %buffer1_1_96_4x4_p_V_215, %tmp_451

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1203" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:9  store i8 %tmp_27, i8* %buffer1_1_96_4x4_p_V_179, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1204" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:16  %MUL_DP_ret96 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_6, i8 %weight_1_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret96"/></StgValue>
</operation>

<operation id="1205" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:17  %rr_0_V_95 = extractvalue { i16, i16 } %MUL_DP_ret96, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_95"/></StgValue>
</operation>

<operation id="1206" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:19  %tmp_453 = trunc i16 %rr_0_V_95 to i8

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="1207" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:21  %tmp_49_1 = add i8 %buffer1_1_96_4x4_p_V_217, %tmp_453

]]></Node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="1208" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:22  store i8 %tmp_49_1, i8* %buffer1_1_96_4x4_p_V_175, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1209" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:29  %MUL_DP_ret97 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_6, i8 %weight_2_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret97"/></StgValue>
</operation>

<operation id="1210" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:30  %rr_0_V_96 = extractvalue { i16, i16 } %MUL_DP_ret97, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_96"/></StgValue>
</operation>

<operation id="1211" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:32  %tmp_455 = trunc i16 %rr_0_V_96 to i8

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="1212" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:34  %tmp_49_2 = add i8 %buffer1_1_96_4x4_p_V_219, %tmp_455

]]></Node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="1213" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:35  store i8 %tmp_49_2, i8* %buffer1_1_96_4x4_p_V_193, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1214" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:42  %MUL_DP_ret98 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_6, i8 %weight_3_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret98"/></StgValue>
</operation>

<operation id="1215" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:43  %rr_0_V_97 = extractvalue { i16, i16 } %MUL_DP_ret98, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_97"/></StgValue>
</operation>

<operation id="1216" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:45  %tmp_457 = trunc i16 %rr_0_V_97 to i8

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="1217" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:47  %tmp_49_3 = add i8 %buffer1_1_96_4x4_p_V_221, %tmp_457

]]></Node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="1218" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:48  store i8 %tmp_49_3, i8* %buffer1_1_96_4x4_p_V_199, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1219" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:55  %MUL_DP_ret99 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_6, i8 %weight_4_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret99"/></StgValue>
</operation>

<operation id="1220" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:56  %rr_0_V_98 = extractvalue { i16, i16 } %MUL_DP_ret99, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_98"/></StgValue>
</operation>

<operation id="1221" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:58  %tmp_459 = trunc i16 %rr_0_V_98 to i8

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="1222" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:60  %tmp_49_4 = add i8 %buffer1_1_96_4x4_p_V_223, %tmp_459

]]></Node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>

<operation id="1223" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:61  store i8 %tmp_49_4, i8* %buffer1_1_96_4x4_p_V_189, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:68  %MUL_DP_ret100 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_6, i8 %weight_5_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret100"/></StgValue>
</operation>

<operation id="1225" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:69  %rr_0_V_99 = extractvalue { i16, i16 } %MUL_DP_ret100, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_99"/></StgValue>
</operation>

<operation id="1226" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:71  %tmp_461 = trunc i16 %rr_0_V_99 to i8

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="1227" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:73  %tmp_49_5 = add i8 %buffer1_1_96_4x4_p_V_225, %tmp_461

]]></Node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>

<operation id="1228" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:74  store i8 %tmp_49_5, i8* %buffer1_1_96_4x4_p_V_187, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1229" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:81  %MUL_DP_ret101 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_6, i8 %weight_6_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret101"/></StgValue>
</operation>

<operation id="1230" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:82  %rr_0_V_100 = extractvalue { i16, i16 } %MUL_DP_ret101, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_100"/></StgValue>
</operation>

<operation id="1231" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:84  %tmp_463 = trunc i16 %rr_0_V_100 to i8

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="1232" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:86  %tmp_49_6 = add i8 %buffer1_1_96_4x4_p_V_227, %tmp_463

]]></Node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>

<operation id="1233" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:87  store i8 %tmp_49_6, i8* %buffer1_1_96_4x4_p_V_203, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1234" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:94  %MUL_DP_ret102 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_6, i8 %weight_7_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret102"/></StgValue>
</operation>

<operation id="1235" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:95  %rr_0_V_101 = extractvalue { i16, i16 } %MUL_DP_ret102, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_101"/></StgValue>
</operation>

<operation id="1236" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:97  %tmp_465 = trunc i16 %rr_0_V_101 to i8

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="1237" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:99  %tmp_49_7 = add i8 %buffer1_1_96_4x4_p_V_229, %tmp_465

]]></Node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>

<operation id="1238" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:100  store i8 %tmp_49_7, i8* %buffer1_1_96_4x4_p_V_205, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1239" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:107  %MUL_DP_ret103 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_6, i8 %weight_8_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret103"/></StgValue>
</operation>

<operation id="1240" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:108  %rr_0_V_102 = extractvalue { i16, i16 } %MUL_DP_ret103, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_102"/></StgValue>
</operation>

<operation id="1241" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:110  %tmp_467 = trunc i16 %rr_0_V_102 to i8

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="1242" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:112  %tmp_49_8 = add i8 %buffer1_1_96_4x4_p_V_231, %tmp_467

]]></Node>
<StgValue><ssdm name="tmp_49_8"/></StgValue>
</operation>

<operation id="1243" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:113  store i8 %tmp_49_8, i8* %buffer1_1_96_4x4_p_V_213, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:120  %MUL_DP_ret104 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_6, i8 %weight_9_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret104"/></StgValue>
</operation>

<operation id="1245" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:121  %rr_0_V_103 = extractvalue { i16, i16 } %MUL_DP_ret104, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_103"/></StgValue>
</operation>

<operation id="1246" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:123  %tmp_469 = trunc i16 %rr_0_V_103 to i8

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="1247" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:125  %tmp_49_9 = add i8 %buffer1_1_96_4x4_p_V_233, %tmp_469

]]></Node>
<StgValue><ssdm name="tmp_49_9"/></StgValue>
</operation>

<operation id="1248" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:126  store i8 %tmp_49_9, i8* %buffer1_1_96_4x4_p_V_191, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1249" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:133  %MUL_DP_ret105 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_6, i8 %weight_10_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret105"/></StgValue>
</operation>

<operation id="1250" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:134  %rr_0_V_104 = extractvalue { i16, i16 } %MUL_DP_ret105, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_104"/></StgValue>
</operation>

<operation id="1251" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:136  %tmp_471 = trunc i16 %rr_0_V_104 to i8

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="1252" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:138  %tmp_49_s = add i8 %buffer1_1_96_4x4_p_V_235, %tmp_471

]]></Node>
<StgValue><ssdm name="tmp_49_s"/></StgValue>
</operation>

<operation id="1253" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:139  store i8 %tmp_49_s, i8* %buffer1_1_96_4x4_p_V_185, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1254" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:146  %MUL_DP_ret106 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_6, i8 %weight_11_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret106"/></StgValue>
</operation>

<operation id="1255" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:147  %rr_0_V_105 = extractvalue { i16, i16 } %MUL_DP_ret106, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_105"/></StgValue>
</operation>

<operation id="1256" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:149  %tmp_473 = trunc i16 %rr_0_V_105 to i8

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="1257" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:151  %tmp_49_10 = add i8 %buffer1_1_96_4x4_p_V_237, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp_49_10"/></StgValue>
</operation>

<operation id="1258" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:152  store i8 %tmp_49_10, i8* %buffer1_1_96_4x4_p_V_177, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1259" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:159  %MUL_DP_ret107 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_6, i8 %weight_12_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret107"/></StgValue>
</operation>

<operation id="1260" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:160  %rr_0_V_106 = extractvalue { i16, i16 } %MUL_DP_ret107, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_106"/></StgValue>
</operation>

<operation id="1261" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:162  %tmp_475 = trunc i16 %rr_0_V_106 to i8

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="1262" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:164  %tmp_49_11 = add i8 %buffer1_1_96_4x4_p_V_239, %tmp_475

]]></Node>
<StgValue><ssdm name="tmp_49_11"/></StgValue>
</operation>

<operation id="1263" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:165  store i8 %tmp_49_11, i8* %buffer1_1_96_4x4_p_V_181, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:172  %MUL_DP_ret108 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_6, i8 %weight_13_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret108"/></StgValue>
</operation>

<operation id="1265" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:173  %rr_0_V_107 = extractvalue { i16, i16 } %MUL_DP_ret108, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_107"/></StgValue>
</operation>

<operation id="1266" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:175  %tmp_477 = trunc i16 %rr_0_V_107 to i8

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="1267" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:177  %tmp_49_12 = add i8 %buffer1_1_96_4x4_p_V_241, %tmp_477

]]></Node>
<StgValue><ssdm name="tmp_49_12"/></StgValue>
</operation>

<operation id="1268" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:178  store i8 %tmp_49_12, i8* %buffer1_1_96_4x4_p_V_197, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1269" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:185  %MUL_DP_ret109 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_6, i8 %weight_14_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret109"/></StgValue>
</operation>

<operation id="1270" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:186  %rr_0_V_108 = extractvalue { i16, i16 } %MUL_DP_ret109, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_108"/></StgValue>
</operation>

<operation id="1271" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:188  %tmp_479 = trunc i16 %rr_0_V_108 to i8

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="1272" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:190  %tmp_49_13 = add i8 %buffer1_1_96_4x4_p_V_243, %tmp_479

]]></Node>
<StgValue><ssdm name="tmp_49_13"/></StgValue>
</operation>

<operation id="1273" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:191  store i8 %tmp_49_13, i8* %buffer1_1_96_4x4_p_V_169, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1274" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:198  %MUL_DP_ret110 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_6, i8 %weight_15_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret110"/></StgValue>
</operation>

<operation id="1275" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:199  %rr_0_V_109 = extractvalue { i16, i16 } %MUL_DP_ret110, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_109"/></StgValue>
</operation>

<operation id="1276" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:201  %tmp_481 = trunc i16 %rr_0_V_109 to i8

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="1277" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:203  %tmp_49_14 = add i8 %buffer1_1_96_4x4_p_V_245, %tmp_481

]]></Node>
<StgValue><ssdm name="tmp_49_14"/></StgValue>
</operation>

<operation id="1278" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:204  store i8 %tmp_49_14, i8* %buffer1_1_96_4x4_p_V_167, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1279" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:211  %MUL_DP_ret111 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_6, i8 %weight_16_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret111"/></StgValue>
</operation>

<operation id="1280" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:212  %rr_0_V_110 = extractvalue { i16, i16 } %MUL_DP_ret111, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_110"/></StgValue>
</operation>

<operation id="1281" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:214  %tmp_483 = trunc i16 %rr_0_V_110 to i8

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="1282" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:216  %tmp_49_15 = add i8 %buffer1_1_96_4x4_p_V_247, %tmp_483

]]></Node>
<StgValue><ssdm name="tmp_49_15"/></StgValue>
</operation>

<operation id="1283" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:217  store i8 %tmp_49_15, i8* %buffer1_1_96_4x4_p_V_183, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1284" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:224  %MUL_DP_ret112 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_6, i8 %weight_17_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret112"/></StgValue>
</operation>

<operation id="1285" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:225  %rr_0_V_111 = extractvalue { i16, i16 } %MUL_DP_ret112, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_111"/></StgValue>
</operation>

<operation id="1286" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:227  %tmp_485 = trunc i16 %rr_0_V_111 to i8

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="1287" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:229  %tmp_49_16 = add i8 %buffer1_1_96_4x4_p_V_249, %tmp_485

]]></Node>
<StgValue><ssdm name="tmp_49_16"/></StgValue>
</operation>

<operation id="1288" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:230  store i8 %tmp_49_16, i8* %buffer1_1_96_4x4_p_V_171, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1289" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:237  %MUL_DP_ret113 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_6, i8 %weight_18_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret113"/></StgValue>
</operation>

<operation id="1290" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:238  %rr_0_V_112 = extractvalue { i16, i16 } %MUL_DP_ret113, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_112"/></StgValue>
</operation>

<operation id="1291" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:240  %tmp_487 = trunc i16 %rr_0_V_112 to i8

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="1292" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:242  %tmp_49_17 = add i8 %buffer1_1_96_4x4_p_V_251, %tmp_487

]]></Node>
<StgValue><ssdm name="tmp_49_17"/></StgValue>
</operation>

<operation id="1293" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:243  store i8 %tmp_49_17, i8* %buffer1_1_96_4x4_p_V_173, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1294" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:250  %MUL_DP_ret114 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_6, i8 %weight_19_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret114"/></StgValue>
</operation>

<operation id="1295" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:251  %rr_0_V_113 = extractvalue { i16, i16 } %MUL_DP_ret114, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_113"/></StgValue>
</operation>

<operation id="1296" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:253  %tmp_489 = trunc i16 %rr_0_V_113 to i8

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="1297" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:255  %tmp_49_18 = add i8 %buffer1_1_96_4x4_p_V_253, %tmp_489

]]></Node>
<StgValue><ssdm name="tmp_49_18"/></StgValue>
</operation>

<operation id="1298" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:256  store i8 %tmp_49_18, i8* %buffer1_1_96_4x4_p_V_195, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1299" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:263  %MUL_DP_ret115 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_6, i8 %weight_20_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret115"/></StgValue>
</operation>

<operation id="1300" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:264  %rr_0_V_114 = extractvalue { i16, i16 } %MUL_DP_ret115, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_114"/></StgValue>
</operation>

<operation id="1301" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:266  %tmp_491 = trunc i16 %rr_0_V_114 to i8

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="1302" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:268  %tmp_49_19 = add i8 %buffer1_1_96_4x4_p_V_255, %tmp_491

]]></Node>
<StgValue><ssdm name="tmp_49_19"/></StgValue>
</operation>

<operation id="1303" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:269  store i8 %tmp_49_19, i8* %buffer1_1_96_4x4_p_V_207, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1304" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:276  %MUL_DP_ret116 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_6, i8 %weight_21_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret116"/></StgValue>
</operation>

<operation id="1305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:277  %rr_0_V_115 = extractvalue { i16, i16 } %MUL_DP_ret116, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_115"/></StgValue>
</operation>

<operation id="1306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:279  %tmp_493 = trunc i16 %rr_0_V_115 to i8

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="1307" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:281  %tmp_49_20 = add i8 %buffer1_1_96_4x4_p_V_257, %tmp_493

]]></Node>
<StgValue><ssdm name="tmp_49_20"/></StgValue>
</operation>

<operation id="1308" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:282  store i8 %tmp_49_20, i8* %buffer1_1_96_4x4_p_V_209, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1309" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:289  %MUL_DP_ret117 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_6, i8 %weight_22_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret117"/></StgValue>
</operation>

<operation id="1310" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:290  %rr_0_V_116 = extractvalue { i16, i16 } %MUL_DP_ret117, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_116"/></StgValue>
</operation>

<operation id="1311" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:292  %tmp_495 = trunc i16 %rr_0_V_116 to i8

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="1312" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:294  %tmp_49_21 = add i8 %buffer1_1_96_4x4_p_V_259, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_49_21"/></StgValue>
</operation>

<operation id="1313" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:295  store i8 %tmp_49_21, i8* %buffer1_1_96_4x4_p_V_201, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1314" st_id="35" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader49.preheader:302  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_6, i8 %weight_23_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="1315" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:303  %rr_0_V_117 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_117"/></StgValue>
</operation>

<operation id="1316" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:305  %tmp_497 = trunc i16 %rr_0_V_117 to i8

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="1317" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:307  %tmp_49_22 = add i8 %buffer1_1_96_4x4_p_V_261, %tmp_497

]]></Node>
<StgValue><ssdm name="tmp_49_22"/></StgValue>
</operation>

<operation id="1318" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:308  store i8 %tmp_49_22, i8* %buffer1_1_96_4x4_p_V_211, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1319" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:11  %buffer1_1_96_4x4_p_V_216 = load i8* %buffer1_1_96_4x4_p_V_180, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_216"/></StgValue>
</operation>

<operation id="1320" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:24  %buffer1_1_96_4x4_p_V_218 = load i8* %buffer1_1_96_4x4_p_V_176, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_218"/></StgValue>
</operation>

<operation id="1321" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:37  %buffer1_1_96_4x4_p_V_220 = load i8* %buffer1_1_96_4x4_p_V_194, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_220"/></StgValue>
</operation>

<operation id="1322" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:50  %buffer1_1_96_4x4_p_V_222 = load i8* %buffer1_1_96_4x4_p_V_200, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_222"/></StgValue>
</operation>

<operation id="1323" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:63  %buffer1_1_96_4x4_p_V_224 = load i8* %buffer1_1_96_4x4_p_V_190, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_224"/></StgValue>
</operation>

<operation id="1324" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:76  %buffer1_1_96_4x4_p_V_226 = load i8* %buffer1_1_96_4x4_p_V_188, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_226"/></StgValue>
</operation>

<operation id="1325" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:89  %buffer1_1_96_4x4_p_V_228 = load i8* %buffer1_1_96_4x4_p_V_204, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_228"/></StgValue>
</operation>

<operation id="1326" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:102  %buffer1_1_96_4x4_p_V_230 = load i8* %buffer1_1_96_4x4_p_V_206, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_230"/></StgValue>
</operation>

<operation id="1327" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:115  %buffer1_1_96_4x4_p_V_232 = load i8* %buffer1_1_96_4x4_p_V_214, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_232"/></StgValue>
</operation>

<operation id="1328" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:128  %buffer1_1_96_4x4_p_V_234 = load i8* %buffer1_1_96_4x4_p_V_192, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_234"/></StgValue>
</operation>

<operation id="1329" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:141  %buffer1_1_96_4x4_p_V_236 = load i8* %buffer1_1_96_4x4_p_V_186, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_236"/></StgValue>
</operation>

<operation id="1330" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:154  %buffer1_1_96_4x4_p_V_238 = load i8* %buffer1_1_96_4x4_p_V_178, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_238"/></StgValue>
</operation>

<operation id="1331" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:167  %buffer1_1_96_4x4_p_V_240 = load i8* %buffer1_1_96_4x4_p_V_182, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_240"/></StgValue>
</operation>

<operation id="1332" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:180  %buffer1_1_96_4x4_p_V_242 = load i8* %buffer1_1_96_4x4_p_V_198, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_242"/></StgValue>
</operation>

<operation id="1333" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:193  %buffer1_1_96_4x4_p_V_244 = load i8* %buffer1_1_96_4x4_p_V_170, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_244"/></StgValue>
</operation>

<operation id="1334" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:206  %buffer1_1_96_4x4_p_V_246 = load i8* %buffer1_1_96_4x4_p_V_168, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_246"/></StgValue>
</operation>

<operation id="1335" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:219  %buffer1_1_96_4x4_p_V_248 = load i8* %buffer1_1_96_4x4_p_V_184, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_248"/></StgValue>
</operation>

<operation id="1336" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:232  %buffer1_1_96_4x4_p_V_250 = load i8* %buffer1_1_96_4x4_p_V_172, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_250"/></StgValue>
</operation>

<operation id="1337" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:245  %buffer1_1_96_4x4_p_V_252 = load i8* %buffer1_1_96_4x4_p_V_174, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_252"/></StgValue>
</operation>

<operation id="1338" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:258  %buffer1_1_96_4x4_p_V_254 = load i8* %buffer1_1_96_4x4_p_V_196, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_254"/></StgValue>
</operation>

<operation id="1339" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:271  %buffer1_1_96_4x4_p_V_256 = load i8* %buffer1_1_96_4x4_p_V_208, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_256"/></StgValue>
</operation>

<operation id="1340" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:284  %buffer1_1_96_4x4_p_V_258 = load i8* %buffer1_1_96_4x4_p_V_210, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_258"/></StgValue>
</operation>

<operation id="1341" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:297  %buffer1_1_96_4x4_p_V_260 = load i8* %buffer1_1_96_4x4_p_V_202, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_260"/></StgValue>
</operation>

<operation id="1342" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:310  %buffer1_1_96_4x4_p_V_262 = load i8* %buffer1_1_96_4x4_p_V_212, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_262"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1343" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:5  %rr_1_V_94 = extractvalue { i16, i16 } %MUL_DP_ret95, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_94"/></StgValue>
</operation>

<operation id="1344" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:10  %tmp_452 = trunc i16 %rr_1_V_94 to i8

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="1345" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:11  %buffer1_1_96_4x4_p_V_216 = load i8* %buffer1_1_96_4x4_p_V_180, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_216"/></StgValue>
</operation>

<operation id="1346" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:12  %tmp_29 = add i8 %buffer1_1_96_4x4_p_V_216, %tmp_452

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1347" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:18  %rr_1_V_95 = extractvalue { i16, i16 } %MUL_DP_ret96, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_95"/></StgValue>
</operation>

<operation id="1348" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:23  %tmp_454 = trunc i16 %rr_1_V_95 to i8

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="1349" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:24  %buffer1_1_96_4x4_p_V_218 = load i8* %buffer1_1_96_4x4_p_V_176, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_218"/></StgValue>
</operation>

<operation id="1350" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:25  %tmp_51_1 = add i8 %buffer1_1_96_4x4_p_V_218, %tmp_454

]]></Node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="1351" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:31  %rr_1_V_96 = extractvalue { i16, i16 } %MUL_DP_ret97, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_96"/></StgValue>
</operation>

<operation id="1352" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:36  %tmp_456 = trunc i16 %rr_1_V_96 to i8

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="1353" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:37  %buffer1_1_96_4x4_p_V_220 = load i8* %buffer1_1_96_4x4_p_V_194, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_220"/></StgValue>
</operation>

<operation id="1354" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:38  %tmp_51_2 = add i8 %buffer1_1_96_4x4_p_V_220, %tmp_456

]]></Node>
<StgValue><ssdm name="tmp_51_2"/></StgValue>
</operation>

<operation id="1355" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:44  %rr_1_V_97 = extractvalue { i16, i16 } %MUL_DP_ret98, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_97"/></StgValue>
</operation>

<operation id="1356" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:49  %tmp_458 = trunc i16 %rr_1_V_97 to i8

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="1357" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:50  %buffer1_1_96_4x4_p_V_222 = load i8* %buffer1_1_96_4x4_p_V_200, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_222"/></StgValue>
</operation>

<operation id="1358" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:51  %tmp_51_3 = add i8 %buffer1_1_96_4x4_p_V_222, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp_51_3"/></StgValue>
</operation>

<operation id="1359" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:57  %rr_1_V_98 = extractvalue { i16, i16 } %MUL_DP_ret99, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_98"/></StgValue>
</operation>

<operation id="1360" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:62  %tmp_460 = trunc i16 %rr_1_V_98 to i8

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="1361" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:63  %buffer1_1_96_4x4_p_V_224 = load i8* %buffer1_1_96_4x4_p_V_190, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_224"/></StgValue>
</operation>

<operation id="1362" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:64  %tmp_51_4 = add i8 %buffer1_1_96_4x4_p_V_224, %tmp_460

]]></Node>
<StgValue><ssdm name="tmp_51_4"/></StgValue>
</operation>

<operation id="1363" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:70  %rr_1_V_99 = extractvalue { i16, i16 } %MUL_DP_ret100, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_99"/></StgValue>
</operation>

<operation id="1364" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:75  %tmp_462 = trunc i16 %rr_1_V_99 to i8

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="1365" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:76  %buffer1_1_96_4x4_p_V_226 = load i8* %buffer1_1_96_4x4_p_V_188, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_226"/></StgValue>
</operation>

<operation id="1366" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:77  %tmp_51_5 = add i8 %buffer1_1_96_4x4_p_V_226, %tmp_462

]]></Node>
<StgValue><ssdm name="tmp_51_5"/></StgValue>
</operation>

<operation id="1367" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:83  %rr_1_V_100 = extractvalue { i16, i16 } %MUL_DP_ret101, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_100"/></StgValue>
</operation>

<operation id="1368" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:88  %tmp_464 = trunc i16 %rr_1_V_100 to i8

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="1369" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:89  %buffer1_1_96_4x4_p_V_228 = load i8* %buffer1_1_96_4x4_p_V_204, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_228"/></StgValue>
</operation>

<operation id="1370" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:90  %tmp_51_6 = add i8 %buffer1_1_96_4x4_p_V_228, %tmp_464

]]></Node>
<StgValue><ssdm name="tmp_51_6"/></StgValue>
</operation>

<operation id="1371" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:96  %rr_1_V_101 = extractvalue { i16, i16 } %MUL_DP_ret102, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_101"/></StgValue>
</operation>

<operation id="1372" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:101  %tmp_466 = trunc i16 %rr_1_V_101 to i8

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="1373" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:102  %buffer1_1_96_4x4_p_V_230 = load i8* %buffer1_1_96_4x4_p_V_206, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_230"/></StgValue>
</operation>

<operation id="1374" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:103  %tmp_51_7 = add i8 %buffer1_1_96_4x4_p_V_230, %tmp_466

]]></Node>
<StgValue><ssdm name="tmp_51_7"/></StgValue>
</operation>

<operation id="1375" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:109  %rr_1_V_102 = extractvalue { i16, i16 } %MUL_DP_ret103, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_102"/></StgValue>
</operation>

<operation id="1376" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:114  %tmp_468 = trunc i16 %rr_1_V_102 to i8

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="1377" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:115  %buffer1_1_96_4x4_p_V_232 = load i8* %buffer1_1_96_4x4_p_V_214, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_232"/></StgValue>
</operation>

<operation id="1378" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:116  %tmp_51_8 = add i8 %buffer1_1_96_4x4_p_V_232, %tmp_468

]]></Node>
<StgValue><ssdm name="tmp_51_8"/></StgValue>
</operation>

<operation id="1379" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:122  %rr_1_V_103 = extractvalue { i16, i16 } %MUL_DP_ret104, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_103"/></StgValue>
</operation>

<operation id="1380" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:127  %tmp_470 = trunc i16 %rr_1_V_103 to i8

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="1381" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:128  %buffer1_1_96_4x4_p_V_234 = load i8* %buffer1_1_96_4x4_p_V_192, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_234"/></StgValue>
</operation>

<operation id="1382" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:129  %tmp_51_9 = add i8 %buffer1_1_96_4x4_p_V_234, %tmp_470

]]></Node>
<StgValue><ssdm name="tmp_51_9"/></StgValue>
</operation>

<operation id="1383" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:135  %rr_1_V_104 = extractvalue { i16, i16 } %MUL_DP_ret105, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_104"/></StgValue>
</operation>

<operation id="1384" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:140  %tmp_472 = trunc i16 %rr_1_V_104 to i8

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="1385" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:141  %buffer1_1_96_4x4_p_V_236 = load i8* %buffer1_1_96_4x4_p_V_186, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_236"/></StgValue>
</operation>

<operation id="1386" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:142  %tmp_51_s = add i8 %buffer1_1_96_4x4_p_V_236, %tmp_472

]]></Node>
<StgValue><ssdm name="tmp_51_s"/></StgValue>
</operation>

<operation id="1387" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:148  %rr_1_V_105 = extractvalue { i16, i16 } %MUL_DP_ret106, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_105"/></StgValue>
</operation>

<operation id="1388" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:153  %tmp_474 = trunc i16 %rr_1_V_105 to i8

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="1389" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:154  %buffer1_1_96_4x4_p_V_238 = load i8* %buffer1_1_96_4x4_p_V_178, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_238"/></StgValue>
</operation>

<operation id="1390" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:155  %tmp_51_10 = add i8 %buffer1_1_96_4x4_p_V_238, %tmp_474

]]></Node>
<StgValue><ssdm name="tmp_51_10"/></StgValue>
</operation>

<operation id="1391" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:161  %rr_1_V_106 = extractvalue { i16, i16 } %MUL_DP_ret107, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_106"/></StgValue>
</operation>

<operation id="1392" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:166  %tmp_476 = trunc i16 %rr_1_V_106 to i8

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="1393" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:167  %buffer1_1_96_4x4_p_V_240 = load i8* %buffer1_1_96_4x4_p_V_182, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_240"/></StgValue>
</operation>

<operation id="1394" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:168  %tmp_51_11 = add i8 %buffer1_1_96_4x4_p_V_240, %tmp_476

]]></Node>
<StgValue><ssdm name="tmp_51_11"/></StgValue>
</operation>

<operation id="1395" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:174  %rr_1_V_107 = extractvalue { i16, i16 } %MUL_DP_ret108, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_107"/></StgValue>
</operation>

<operation id="1396" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:179  %tmp_478 = trunc i16 %rr_1_V_107 to i8

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="1397" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:180  %buffer1_1_96_4x4_p_V_242 = load i8* %buffer1_1_96_4x4_p_V_198, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_242"/></StgValue>
</operation>

<operation id="1398" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:181  %tmp_51_12 = add i8 %buffer1_1_96_4x4_p_V_242, %tmp_478

]]></Node>
<StgValue><ssdm name="tmp_51_12"/></StgValue>
</operation>

<operation id="1399" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:187  %rr_1_V_108 = extractvalue { i16, i16 } %MUL_DP_ret109, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_108"/></StgValue>
</operation>

<operation id="1400" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:192  %tmp_480 = trunc i16 %rr_1_V_108 to i8

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="1401" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:193  %buffer1_1_96_4x4_p_V_244 = load i8* %buffer1_1_96_4x4_p_V_170, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_244"/></StgValue>
</operation>

<operation id="1402" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:194  %tmp_51_13 = add i8 %buffer1_1_96_4x4_p_V_244, %tmp_480

]]></Node>
<StgValue><ssdm name="tmp_51_13"/></StgValue>
</operation>

<operation id="1403" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:200  %rr_1_V_109 = extractvalue { i16, i16 } %MUL_DP_ret110, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_109"/></StgValue>
</operation>

<operation id="1404" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:205  %tmp_482 = trunc i16 %rr_1_V_109 to i8

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="1405" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:206  %buffer1_1_96_4x4_p_V_246 = load i8* %buffer1_1_96_4x4_p_V_168, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_246"/></StgValue>
</operation>

<operation id="1406" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:207  %tmp_51_14 = add i8 %buffer1_1_96_4x4_p_V_246, %tmp_482

]]></Node>
<StgValue><ssdm name="tmp_51_14"/></StgValue>
</operation>

<operation id="1407" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:213  %rr_1_V_110 = extractvalue { i16, i16 } %MUL_DP_ret111, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_110"/></StgValue>
</operation>

<operation id="1408" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:218  %tmp_484 = trunc i16 %rr_1_V_110 to i8

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="1409" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:219  %buffer1_1_96_4x4_p_V_248 = load i8* %buffer1_1_96_4x4_p_V_184, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_248"/></StgValue>
</operation>

<operation id="1410" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:220  %tmp_51_15 = add i8 %buffer1_1_96_4x4_p_V_248, %tmp_484

]]></Node>
<StgValue><ssdm name="tmp_51_15"/></StgValue>
</operation>

<operation id="1411" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:226  %rr_1_V_111 = extractvalue { i16, i16 } %MUL_DP_ret112, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_111"/></StgValue>
</operation>

<operation id="1412" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:231  %tmp_486 = trunc i16 %rr_1_V_111 to i8

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="1413" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:232  %buffer1_1_96_4x4_p_V_250 = load i8* %buffer1_1_96_4x4_p_V_172, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_250"/></StgValue>
</operation>

<operation id="1414" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:233  %tmp_51_16 = add i8 %buffer1_1_96_4x4_p_V_250, %tmp_486

]]></Node>
<StgValue><ssdm name="tmp_51_16"/></StgValue>
</operation>

<operation id="1415" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:239  %rr_1_V_112 = extractvalue { i16, i16 } %MUL_DP_ret113, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_112"/></StgValue>
</operation>

<operation id="1416" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:244  %tmp_488 = trunc i16 %rr_1_V_112 to i8

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="1417" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:245  %buffer1_1_96_4x4_p_V_252 = load i8* %buffer1_1_96_4x4_p_V_174, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_252"/></StgValue>
</operation>

<operation id="1418" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:246  %tmp_51_17 = add i8 %buffer1_1_96_4x4_p_V_252, %tmp_488

]]></Node>
<StgValue><ssdm name="tmp_51_17"/></StgValue>
</operation>

<operation id="1419" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:252  %rr_1_V_113 = extractvalue { i16, i16 } %MUL_DP_ret114, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_113"/></StgValue>
</operation>

<operation id="1420" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:257  %tmp_490 = trunc i16 %rr_1_V_113 to i8

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="1421" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:258  %buffer1_1_96_4x4_p_V_254 = load i8* %buffer1_1_96_4x4_p_V_196, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_254"/></StgValue>
</operation>

<operation id="1422" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:259  %tmp_51_18 = add i8 %buffer1_1_96_4x4_p_V_254, %tmp_490

]]></Node>
<StgValue><ssdm name="tmp_51_18"/></StgValue>
</operation>

<operation id="1423" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:265  %rr_1_V_114 = extractvalue { i16, i16 } %MUL_DP_ret115, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_114"/></StgValue>
</operation>

<operation id="1424" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:270  %tmp_492 = trunc i16 %rr_1_V_114 to i8

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="1425" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:271  %buffer1_1_96_4x4_p_V_256 = load i8* %buffer1_1_96_4x4_p_V_208, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_256"/></StgValue>
</operation>

<operation id="1426" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:272  %tmp_51_19 = add i8 %buffer1_1_96_4x4_p_V_256, %tmp_492

]]></Node>
<StgValue><ssdm name="tmp_51_19"/></StgValue>
</operation>

<operation id="1427" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:278  %rr_1_V_115 = extractvalue { i16, i16 } %MUL_DP_ret116, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_115"/></StgValue>
</operation>

<operation id="1428" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:283  %tmp_494 = trunc i16 %rr_1_V_115 to i8

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="1429" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:284  %buffer1_1_96_4x4_p_V_258 = load i8* %buffer1_1_96_4x4_p_V_210, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_258"/></StgValue>
</operation>

<operation id="1430" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:285  %tmp_51_20 = add i8 %buffer1_1_96_4x4_p_V_258, %tmp_494

]]></Node>
<StgValue><ssdm name="tmp_51_20"/></StgValue>
</operation>

<operation id="1431" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:291  %rr_1_V_116 = extractvalue { i16, i16 } %MUL_DP_ret117, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_116"/></StgValue>
</operation>

<operation id="1432" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:296  %tmp_496 = trunc i16 %rr_1_V_116 to i8

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="1433" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:297  %buffer1_1_96_4x4_p_V_260 = load i8* %buffer1_1_96_4x4_p_V_202, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_260"/></StgValue>
</operation>

<operation id="1434" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:298  %tmp_51_21 = add i8 %buffer1_1_96_4x4_p_V_260, %tmp_496

]]></Node>
<StgValue><ssdm name="tmp_51_21"/></StgValue>
</operation>

<operation id="1435" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="32">
<![CDATA[
.preheader49.preheader:304  %rr_1_V_117 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_117"/></StgValue>
</operation>

<operation id="1436" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="16">
<![CDATA[
.preheader49.preheader:309  %tmp_498 = trunc i16 %rr_1_V_117 to i8

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="1437" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="8" op_0_bw="8">
<![CDATA[
.preheader49.preheader:310  %buffer1_1_96_4x4_p_V_262 = load i8* %buffer1_1_96_4x4_p_V_212, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_262"/></StgValue>
</operation>

<operation id="1438" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:311  %tmp_51_22 = add i8 %buffer1_1_96_4x4_p_V_262, %tmp_498

]]></Node>
<StgValue><ssdm name="tmp_51_22"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1439" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:13  store i8 %tmp_29, i8* %buffer1_1_96_4x4_p_V_180, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1440" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:26  store i8 %tmp_51_1, i8* %buffer1_1_96_4x4_p_V_176, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1441" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:39  store i8 %tmp_51_2, i8* %buffer1_1_96_4x4_p_V_194, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1442" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:52  store i8 %tmp_51_3, i8* %buffer1_1_96_4x4_p_V_200, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1443" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:65  store i8 %tmp_51_4, i8* %buffer1_1_96_4x4_p_V_190, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1444" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:78  store i8 %tmp_51_5, i8* %buffer1_1_96_4x4_p_V_188, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1445" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:91  store i8 %tmp_51_6, i8* %buffer1_1_96_4x4_p_V_204, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1446" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:104  store i8 %tmp_51_7, i8* %buffer1_1_96_4x4_p_V_206, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1447" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:117  store i8 %tmp_51_8, i8* %buffer1_1_96_4x4_p_V_214, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1448" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:130  store i8 %tmp_51_9, i8* %buffer1_1_96_4x4_p_V_192, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1449" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:143  store i8 %tmp_51_s, i8* %buffer1_1_96_4x4_p_V_186, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1450" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:156  store i8 %tmp_51_10, i8* %buffer1_1_96_4x4_p_V_178, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1451" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:169  store i8 %tmp_51_11, i8* %buffer1_1_96_4x4_p_V_182, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1452" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:182  store i8 %tmp_51_12, i8* %buffer1_1_96_4x4_p_V_198, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1453" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:195  store i8 %tmp_51_13, i8* %buffer1_1_96_4x4_p_V_170, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1454" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:208  store i8 %tmp_51_14, i8* %buffer1_1_96_4x4_p_V_168, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1455" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:221  store i8 %tmp_51_15, i8* %buffer1_1_96_4x4_p_V_184, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1456" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:234  store i8 %tmp_51_16, i8* %buffer1_1_96_4x4_p_V_172, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1457" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:247  store i8 %tmp_51_17, i8* %buffer1_1_96_4x4_p_V_174, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1458" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:260  store i8 %tmp_51_18, i8* %buffer1_1_96_4x4_p_V_196, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1459" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:273  store i8 %tmp_51_19, i8* %buffer1_1_96_4x4_p_V_208, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1460" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:286  store i8 %tmp_51_20, i8* %buffer1_1_96_4x4_p_V_210, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1461" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:299  store i8 %tmp_51_21, i8* %buffer1_1_96_4x4_p_V_202, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1462" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader49.preheader:312  store i8 %tmp_51_22, i8* %buffer1_1_96_4x4_p_V_212, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1463" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0">
<![CDATA[
.preheader49.preheader:313  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1464" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten8 = phi i11 [ %indvar_flatten_next9, %._crit_edge59 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="1465" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:1  %co8 = phi i7 [ %arrayNo_cast3_mid2_v_2, %._crit_edge59 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co8"/></StgValue>
</operation>

<operation id="1466" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten9 = phi i6 [ %indvar_flatten_next8, %._crit_edge59 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="1467" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:3  %h9 = phi i3 [ %h9_cast2_mid2, %._crit_edge59 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h9"/></StgValue>
</operation>

<operation id="1468" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:4  %w10 = phi i3 [ %w_21, %._crit_edge59 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w10"/></StgValue>
</operation>

<operation id="1469" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:5  %exitcond_flatten9 = icmp eq i11 %indvar_flatten8, -512

]]></Node>
<StgValue><ssdm name="exitcond_flatten9"/></StgValue>
</operation>

<operation id="1470" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:6  %indvar_flatten_next9 = add i11 %indvar_flatten8, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next9"/></StgValue>
</operation>

<operation id="1471" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten9, label %8, label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1472" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:0  %co_15 = add i7 1, %co8

]]></Node>
<StgValue><ssdm name="co_15"/></StgValue>
</operation>

<operation id="1473" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader48:2  %exitcond_flatten4 = icmp eq i6 %indvar_flatten9, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="1474" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader48:4  %arrayNo_cast3_mid2_v_2 = select i1 %exitcond_flatten4, i7 %co_15, i7 %co8

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v_2"/></StgValue>
</operation>

<operation id="1475" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge59:2  %indvar_flatten21_op = add i6 %indvar_flatten9, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="1476" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge59:3  %indvar_flatten_next8 = select i1 %exitcond_flatten4, i6 1, i6 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next8"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1477" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader48:3  %h9_mid = select i1 %exitcond_flatten4, i3 1, i3 %h9

]]></Node>
<StgValue><ssdm name="h9_mid"/></StgValue>
</operation>

<operation id="1478" st_id="40" stage="11" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_2, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>

<operation id="1479" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="7">
<![CDATA[
.preheader48:8  %zext3_cast = zext i7 %arrayNo_cast3_mid2_v_2 to i16

]]></Node>
<StgValue><ssdm name="zext3_cast"/></StgValue>
</operation>

<operation id="1480" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader48:9  %mul3 = mul i16 171, %zext3_cast

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="1481" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader48:10  %tmp_396 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %mul3, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="1482" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader48:19  %not_exitcond_flatten_6 = xor i1 %exitcond_flatten4, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_6"/></StgValue>
</operation>

<operation id="1483" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader48:20  %exitcond23 = icmp eq i3 %w10, -3

]]></Node>
<StgValue><ssdm name="exitcond23"/></StgValue>
</operation>

<operation id="1484" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader48:21  %exitcond_mid = and i1 %exitcond23, %not_exitcond_flatten_6

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="1485" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader48:22  %h_5 = add i3 1, %h9_mid

]]></Node>
<StgValue><ssdm name="h_5"/></StgValue>
</operation>

<operation id="1486" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader48:23  %tmp_339 = or i1 %exitcond_mid, %exitcond_flatten4

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1487" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader48:24  %w10_mid2 = select i1 %tmp_339, i3 1, i3 %w10

]]></Node>
<StgValue><ssdm name="w10_mid2"/></StgValue>
</operation>

<operation id="1488" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader48:25  %h9_cast2_mid2 = select i1 %exitcond_mid, i3 %h_5, i3 %h9_mid

]]></Node>
<StgValue><ssdm name="h9_cast2_mid2"/></StgValue>
</operation>

<operation id="1489" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader48:60  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1490" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge59:0  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="1491" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge59:1  %w_21 = add i3 %w10_mid2, 1

]]></Node>
<StgValue><ssdm name="w_21"/></StgValue>
</operation>

<operation id="1492" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge59:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1493" st_id="41" stage="10" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_2, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>

<operation id="1494" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader48:11  %tmp_397 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_396, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="1495" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="10" op_0_bw="7">
<![CDATA[
.preheader48:12  %tmp_336 = sext i7 %tmp_397 to i10

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1496" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="11" op_0_bw="10">
<![CDATA[
.preheader48:13  %p_shl18_cast = zext i10 %tmp_336 to i11

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="1497" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader48:14  %tmp_398 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_396, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="1498" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="5">
<![CDATA[
.preheader48:15  %tmp_337 = sext i5 %tmp_398 to i8

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1499" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="11" op_0_bw="8">
<![CDATA[
.preheader48:16  %p_shl19_cast = zext i8 %tmp_337 to i11

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="1500" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader48:17  %tmp_338 = sub i11 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1501" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="12" op_0_bw="11">
<![CDATA[
.preheader48:18  %tmp_377_cast = sext i11 %tmp_338 to i12

]]></Node>
<StgValue><ssdm name="tmp_377_cast"/></StgValue>
</operation>

<operation id="1502" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="12" op_0_bw="3">
<![CDATA[
.preheader48:26  %h9_cast2_mid2_cast = zext i3 %h9_cast2_mid2 to i12

]]></Node>
<StgValue><ssdm name="h9_cast2_mid2_cast"/></StgValue>
</operation>

<operation id="1503" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader48:27  %tmp_340 = add i12 %h9_cast2_mid2_cast, %tmp_377_cast

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1504" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="6" op_0_bw="12">
<![CDATA[
.preheader48:28  %tmp_399 = trunc i12 %tmp_340 to i6

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="1505" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader48:29  %p_shl16_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_399, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="1506" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="12">
<![CDATA[
.preheader48:30  %tmp_400 = trunc i12 %tmp_340 to i8

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="1507" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader48:31  %p_shl17_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_400, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="1508" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader48:32  %tmp_341 = sub i9 %p_shl16_cast, %p_shl17_cast

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1509" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="9" op_0_bw="3">
<![CDATA[
.preheader48:33  %w10_cast1_cast = zext i3 %w10_mid2 to i9

]]></Node>
<StgValue><ssdm name="w10_cast1_cast"/></StgValue>
</operation>

<operation id="1510" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader48:34  %tmp_342 = add i9 %w10_cast1_cast, %tmp_341

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1511" st_id="42" stage="9" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_2, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1512" st_id="43" stage="8" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_2, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1513" st_id="44" stage="7" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_2, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1514" st_id="45" stage="6" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_2, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1515" st_id="46" stage="5" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_2, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1516" st_id="47" stage="4" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_2, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1517" st_id="48" stage="3" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_2, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1518" st_id="49" stage="2" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_2, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>

<operation id="1519" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="9">
<![CDATA[
.preheader48:35  %tmp_383_cast = zext i9 %tmp_342 to i32

]]></Node>
<StgValue><ssdm name="tmp_383_cast"/></StgValue>
</operation>

<operation id="1520" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:36  %buffer1_1_96_4x4_p_V_263 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_263"/></StgValue>
</operation>

<operation id="1521" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:37  %buffer1_1_96_4x4_p_V_264 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_264"/></StgValue>
</operation>

<operation id="1522" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:38  %buffer1_1_96_4x4_p_V_265 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_265"/></StgValue>
</operation>

<operation id="1523" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:39  %buffer1_1_96_4x4_p_V_266 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_266"/></StgValue>
</operation>

<operation id="1524" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:40  %buffer1_1_96_4x4_p_V_267 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_267"/></StgValue>
</operation>

<operation id="1525" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:41  %buffer1_1_96_4x4_p_V_268 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_268"/></StgValue>
</operation>

<operation id="1526" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:42  %buffer1_1_96_4x4_p_V_269 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_269"/></StgValue>
</operation>

<operation id="1527" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:43  %buffer1_1_96_4x4_p_V_270 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_270"/></StgValue>
</operation>

<operation id="1528" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:44  %buffer1_1_96_4x4_p_V_271 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_271"/></StgValue>
</operation>

<operation id="1529" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:45  %buffer1_1_96_4x4_p_V_272 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_272"/></StgValue>
</operation>

<operation id="1530" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:46  %buffer1_1_96_4x4_p_V_273 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_273"/></StgValue>
</operation>

<operation id="1531" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:47  %buffer1_1_96_4x4_p_V_274 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_274"/></StgValue>
</operation>

<operation id="1532" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:48  %buffer1_1_96_4x4_p_V_275 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_275"/></StgValue>
</operation>

<operation id="1533" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:49  %buffer1_1_96_4x4_p_V_276 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_276"/></StgValue>
</operation>

<operation id="1534" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:50  %buffer1_1_96_4x4_p_V_277 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_277"/></StgValue>
</operation>

<operation id="1535" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:51  %buffer1_1_96_4x4_p_V_278 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_278"/></StgValue>
</operation>

<operation id="1536" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:52  %buffer1_1_96_4x4_p_V_279 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_279"/></StgValue>
</operation>

<operation id="1537" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:53  %buffer1_1_96_4x4_p_V_280 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_280"/></StgValue>
</operation>

<operation id="1538" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:54  %buffer1_1_96_4x4_p_V_281 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_281"/></StgValue>
</operation>

<operation id="1539" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:55  %buffer1_1_96_4x4_p_V_282 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_282"/></StgValue>
</operation>

<operation id="1540" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:56  %buffer1_1_96_4x4_p_V_283 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_283"/></StgValue>
</operation>

<operation id="1541" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:57  %buffer1_1_96_4x4_p_V_284 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_284"/></StgValue>
</operation>

<operation id="1542" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:58  %buffer1_1_96_4x4_p_V_285 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_285"/></StgValue>
</operation>

<operation id="1543" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader48:59  %buffer1_1_96_4x4_p_V_286 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_286"/></StgValue>
</operation>

<operation id="1544" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:62  %buffer1_1_96_4x4_p_V_287 = load i8* %buffer1_1_96_4x4_p_V_269, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_287"/></StgValue>
</operation>

<operation id="1545" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:63  %buffer1_1_96_4x4_p_V_288 = load i8* %buffer1_1_96_4x4_p_V_267, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_288"/></StgValue>
</operation>

<operation id="1546" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:64  %buffer1_1_96_4x4_p_V_289 = load i8* %buffer1_1_96_4x4_p_V_276, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_289"/></StgValue>
</operation>

<operation id="1547" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:65  %buffer1_1_96_4x4_p_V_290 = load i8* %buffer1_1_96_4x4_p_V_279, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_290"/></StgValue>
</operation>

<operation id="1548" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:66  %buffer1_1_96_4x4_p_V_291 = load i8* %buffer1_1_96_4x4_p_V_274, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_291"/></StgValue>
</operation>

<operation id="1549" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:67  %buffer1_1_96_4x4_p_V_292 = load i8* %buffer1_1_96_4x4_p_V_273, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_292"/></StgValue>
</operation>

<operation id="1550" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:68  %buffer1_1_96_4x4_p_V_293 = load i8* %buffer1_1_96_4x4_p_V_281, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_293"/></StgValue>
</operation>

<operation id="1551" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:69  %buffer1_1_96_4x4_p_V_294 = load i8* %buffer1_1_96_4x4_p_V_282, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_294"/></StgValue>
</operation>

<operation id="1552" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:70  %buffer1_1_96_4x4_p_V_295 = load i8* %buffer1_1_96_4x4_p_V_286, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_295"/></StgValue>
</operation>

<operation id="1553" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:71  %buffer1_1_96_4x4_p_V_296 = load i8* %buffer1_1_96_4x4_p_V_275, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_296"/></StgValue>
</operation>

<operation id="1554" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:72  %buffer1_1_96_4x4_p_V_297 = load i8* %buffer1_1_96_4x4_p_V_272, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_297"/></StgValue>
</operation>

<operation id="1555" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:73  %buffer1_1_96_4x4_p_V_298 = load i8* %buffer1_1_96_4x4_p_V_268, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_298"/></StgValue>
</operation>

<operation id="1556" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:74  %buffer1_1_96_4x4_p_V_299 = load i8* %buffer1_1_96_4x4_p_V_270, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_299"/></StgValue>
</operation>

<operation id="1557" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:75  %buffer1_1_96_4x4_p_V_300 = load i8* %buffer1_1_96_4x4_p_V_278, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_300"/></StgValue>
</operation>

<operation id="1558" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:76  %buffer1_1_96_4x4_p_V_301 = load i8* %buffer1_1_96_4x4_p_V_264, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_301"/></StgValue>
</operation>

<operation id="1559" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:77  %buffer1_1_96_4x4_p_V_302 = load i8* %buffer1_1_96_4x4_p_V_263, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_302"/></StgValue>
</operation>

<operation id="1560" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:78  %buffer1_1_96_4x4_p_V_303 = load i8* %buffer1_1_96_4x4_p_V_271, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_303"/></StgValue>
</operation>

<operation id="1561" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:79  %buffer1_1_96_4x4_p_V_304 = load i8* %buffer1_1_96_4x4_p_V_265, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_304"/></StgValue>
</operation>

<operation id="1562" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:80  %buffer1_1_96_4x4_p_V_305 = load i8* %buffer1_1_96_4x4_p_V_266, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_305"/></StgValue>
</operation>

<operation id="1563" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:81  %buffer1_1_96_4x4_p_V_306 = load i8* %buffer1_1_96_4x4_p_V_277, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_306"/></StgValue>
</operation>

<operation id="1564" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:82  %buffer1_1_96_4x4_p_V_307 = load i8* %buffer1_1_96_4x4_p_V_283, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_307"/></StgValue>
</operation>

<operation id="1565" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:83  %buffer1_1_96_4x4_p_V_308 = load i8* %buffer1_1_96_4x4_p_V_284, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_308"/></StgValue>
</operation>

<operation id="1566" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:84  %buffer1_1_96_4x4_p_V_309 = load i8* %buffer1_1_96_4x4_p_V_280, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_309"/></StgValue>
</operation>

<operation id="1567" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:85  %buffer1_1_96_4x4_p_V_310 = load i8* %buffer1_1_96_4x4_p_V_285, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_310"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1568" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader48:1  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="1569" st_id="50" stage="1" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader48:5  %arrayNo_cast3_mid2_v = urem i7 %arrayNo_cast3_mid2_v_2, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2_v"/></StgValue>
</operation>

<operation id="1570" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="7">
<![CDATA[
.preheader48:6  %arrayNo_cast3_mid2 = zext i7 %arrayNo_cast3_mid2_v to i32

]]></Node>
<StgValue><ssdm name="arrayNo_cast3_mid2"/></StgValue>
</operation>

<operation id="1571" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="6" op_0_bw="7">
<![CDATA[
.preheader48:7  %tmp_389 = trunc i7 %arrayNo_cast3_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="1572" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader48:61  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1573" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:62  %buffer1_1_96_4x4_p_V_287 = load i8* %buffer1_1_96_4x4_p_V_269, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_287"/></StgValue>
</operation>

<operation id="1574" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:63  %buffer1_1_96_4x4_p_V_288 = load i8* %buffer1_1_96_4x4_p_V_267, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_288"/></StgValue>
</operation>

<operation id="1575" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:64  %buffer1_1_96_4x4_p_V_289 = load i8* %buffer1_1_96_4x4_p_V_276, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_289"/></StgValue>
</operation>

<operation id="1576" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:65  %buffer1_1_96_4x4_p_V_290 = load i8* %buffer1_1_96_4x4_p_V_279, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_290"/></StgValue>
</operation>

<operation id="1577" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:66  %buffer1_1_96_4x4_p_V_291 = load i8* %buffer1_1_96_4x4_p_V_274, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_291"/></StgValue>
</operation>

<operation id="1578" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:67  %buffer1_1_96_4x4_p_V_292 = load i8* %buffer1_1_96_4x4_p_V_273, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_292"/></StgValue>
</operation>

<operation id="1579" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:68  %buffer1_1_96_4x4_p_V_293 = load i8* %buffer1_1_96_4x4_p_V_281, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_293"/></StgValue>
</operation>

<operation id="1580" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:69  %buffer1_1_96_4x4_p_V_294 = load i8* %buffer1_1_96_4x4_p_V_282, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_294"/></StgValue>
</operation>

<operation id="1581" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:70  %buffer1_1_96_4x4_p_V_295 = load i8* %buffer1_1_96_4x4_p_V_286, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_295"/></StgValue>
</operation>

<operation id="1582" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:71  %buffer1_1_96_4x4_p_V_296 = load i8* %buffer1_1_96_4x4_p_V_275, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_296"/></StgValue>
</operation>

<operation id="1583" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:72  %buffer1_1_96_4x4_p_V_297 = load i8* %buffer1_1_96_4x4_p_V_272, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_297"/></StgValue>
</operation>

<operation id="1584" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:73  %buffer1_1_96_4x4_p_V_298 = load i8* %buffer1_1_96_4x4_p_V_268, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_298"/></StgValue>
</operation>

<operation id="1585" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:74  %buffer1_1_96_4x4_p_V_299 = load i8* %buffer1_1_96_4x4_p_V_270, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_299"/></StgValue>
</operation>

<operation id="1586" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:75  %buffer1_1_96_4x4_p_V_300 = load i8* %buffer1_1_96_4x4_p_V_278, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_300"/></StgValue>
</operation>

<operation id="1587" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:76  %buffer1_1_96_4x4_p_V_301 = load i8* %buffer1_1_96_4x4_p_V_264, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_301"/></StgValue>
</operation>

<operation id="1588" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:77  %buffer1_1_96_4x4_p_V_302 = load i8* %buffer1_1_96_4x4_p_V_263, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_302"/></StgValue>
</operation>

<operation id="1589" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:78  %buffer1_1_96_4x4_p_V_303 = load i8* %buffer1_1_96_4x4_p_V_271, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_303"/></StgValue>
</operation>

<operation id="1590" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:79  %buffer1_1_96_4x4_p_V_304 = load i8* %buffer1_1_96_4x4_p_V_265, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_304"/></StgValue>
</operation>

<operation id="1591" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:80  %buffer1_1_96_4x4_p_V_305 = load i8* %buffer1_1_96_4x4_p_V_266, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_305"/></StgValue>
</operation>

<operation id="1592" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:81  %buffer1_1_96_4x4_p_V_306 = load i8* %buffer1_1_96_4x4_p_V_277, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_306"/></StgValue>
</operation>

<operation id="1593" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:82  %buffer1_1_96_4x4_p_V_307 = load i8* %buffer1_1_96_4x4_p_V_283, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_307"/></StgValue>
</operation>

<operation id="1594" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:83  %buffer1_1_96_4x4_p_V_308 = load i8* %buffer1_1_96_4x4_p_V_284, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_308"/></StgValue>
</operation>

<operation id="1595" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:84  %buffer1_1_96_4x4_p_V_309 = load i8* %buffer1_1_96_4x4_p_V_280, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_309"/></StgValue>
</operation>

<operation id="1596" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="8">
<![CDATA[
.preheader48:85  %buffer1_1_96_4x4_p_V_310 = load i8* %buffer1_1_96_4x4_p_V_285, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_310"/></StgValue>
</operation>

<operation id="1597" st_id="50" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="32">
<![CDATA[
.preheader48:86  %tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %buffer1_1_96_4x4_p_V_287, i8 %buffer1_1_96_4x4_p_V_288, i8 %buffer1_1_96_4x4_p_V_289, i8 %buffer1_1_96_4x4_p_V_290, i8 %buffer1_1_96_4x4_p_V_291, i8 %buffer1_1_96_4x4_p_V_292, i8 %buffer1_1_96_4x4_p_V_293, i8 %buffer1_1_96_4x4_p_V_294, i8 %buffer1_1_96_4x4_p_V_295, i8 %buffer1_1_96_4x4_p_V_296, i8 %buffer1_1_96_4x4_p_V_297, i8 %buffer1_1_96_4x4_p_V_298, i8 %buffer1_1_96_4x4_p_V_299, i8 %buffer1_1_96_4x4_p_V_300, i8 %buffer1_1_96_4x4_p_V_301, i8 %buffer1_1_96_4x4_p_V_302, i8 %buffer1_1_96_4x4_p_V_303, i8 %buffer1_1_96_4x4_p_V_304, i8 %buffer1_1_96_4x4_p_V_305, i8 %buffer1_1_96_4x4_p_V_306, i8 %buffer1_1_96_4x4_p_V_307, i8 %buffer1_1_96_4x4_p_V_308, i8 %buffer1_1_96_4x4_p_V_309, i8 %buffer1_1_96_4x4_p_V_310, i32 %arrayNo_cast3_mid2)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1598" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader48:87  %tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_30, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="1599" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader48:88  br i1 %tmp_401, label %6, label %._crit_edge59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1600" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0">
<![CDATA[
:0  switch i6 %tmp_389, label %branch23 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1601" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch22:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_280, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1602" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1603" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch21:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_284, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1604" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1605" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch20:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_283, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1606" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1607" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch19:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_277, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1608" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1609" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch18:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_266, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1610" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_265, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1612" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1613" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch16:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_271, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1614" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1615" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch15:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_263, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1616" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1617" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch14:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_264, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1618" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1619" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch13:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_278, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1620" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1621" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch12:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_270, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1622" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1623" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_268, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1624" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1625" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_272, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1626" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1627" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_275, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1628" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1629" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_286, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1630" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1631" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_282, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1632" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1633" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch6:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_281, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1634" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1635" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch5:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_273, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1636" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1637" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch4:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_274, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1638" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1639" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch3:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_279, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1640" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1641" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_276, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1642" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1643" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch1:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_267, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1644" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1645" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch0:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_269, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1646" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1647" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="!0"/>
<literal name="tmp_389" val="!1"/>
<literal name="tmp_389" val="!2"/>
<literal name="tmp_389" val="!3"/>
<literal name="tmp_389" val="!4"/>
<literal name="tmp_389" val="!5"/>
<literal name="tmp_389" val="!6"/>
<literal name="tmp_389" val="!7"/>
<literal name="tmp_389" val="!8"/>
<literal name="tmp_389" val="!9"/>
<literal name="tmp_389" val="!10"/>
<literal name="tmp_389" val="!11"/>
<literal name="tmp_389" val="!12"/>
<literal name="tmp_389" val="!13"/>
<literal name="tmp_389" val="!14"/>
<literal name="tmp_389" val="!15"/>
<literal name="tmp_389" val="!16"/>
<literal name="tmp_389" val="!17"/>
<literal name="tmp_389" val="!18"/>
<literal name="tmp_389" val="!19"/>
<literal name="tmp_389" val="!20"/>
<literal name="tmp_389" val="!21"/>
<literal name="tmp_389" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch23:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_285, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1648" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
<literal name="tmp_389" val="!0"/>
<literal name="tmp_389" val="!1"/>
<literal name="tmp_389" val="!2"/>
<literal name="tmp_389" val="!3"/>
<literal name="tmp_389" val="!4"/>
<literal name="tmp_389" val="!5"/>
<literal name="tmp_389" val="!6"/>
<literal name="tmp_389" val="!7"/>
<literal name="tmp_389" val="!8"/>
<literal name="tmp_389" val="!9"/>
<literal name="tmp_389" val="!10"/>
<literal name="tmp_389" val="!11"/>
<literal name="tmp_389" val="!12"/>
<literal name="tmp_389" val="!13"/>
<literal name="tmp_389" val="!14"/>
<literal name="tmp_389" val="!15"/>
<literal name="tmp_389" val="!16"/>
<literal name="tmp_389" val="!17"/>
<literal name="tmp_389" val="!18"/>
<literal name="tmp_389" val="!19"/>
<literal name="tmp_389" val="!20"/>
<literal name="tmp_389" val="!21"/>
<literal name="tmp_389" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1649" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1650" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
