Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav
