Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug 11 11:02:10 2019
| Host         : DESKTOP-BUGDRN4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_calc_top_timing_summary_routed.rpt -pb UART_calc_top_timing_summary_routed.pb -rpx UART_calc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_calc_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: display_controller/tdm/divider/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.323        0.000                      0                  543        0.101        0.000                      0                  543        4.500        0.000                       0                   260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.323        0.000                      0                  543        0.101        0.000                      0                  543        4.500        0.000                       0                   260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 2.848ns (39.299%)  route 4.399ns (60.701%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.631     5.233    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X15Y102        FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.456     5.689 r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/Q
                         net (fo=9, routed)           0.746     6.435    UART_RX_CTRL_MOD_inst0/operando2[0]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.124     6.559 r  UART_RX_CTRL_MOD_inst0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.559    display_controller/alu/tx_data16_reg[3]_0[0]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.091 r  display_controller/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.091    display_controller/alu/result0_inferred__0/i__carry_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.404 r  display_controller/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.907     8.311    UART_RX_CTRL_MOD_inst0/data1[7]
    SLICE_X13Y104        LUT6 (Prop_lut6_I2_O)        0.306     8.617 r  UART_RX_CTRL_MOD_inst0/tx_data16[7]_i_1/O
                         net (fo=10, routed)          0.722     9.340    UART_RX_CTRL_MOD_inst0/operando1_reg[7]_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  UART_RX_CTRL_MOD_inst0/display_reg[7]_i_1/O
                         net (fo=3, routed)           0.636    10.100    UART_RX_CTRL_MOD_inst0/D[7]
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.124    10.224 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_2/O
                         net (fo=1, routed)           0.000    10.224    display_controller/S[2]
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.604 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.604    display_controller/trigger_conversion_carry_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.761 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.885    11.646    display_controller/DDr/CO[0]
    SLICE_X6Y107         LUT4 (Prop_lut4_I3_O)        0.332    11.978 r  display_controller/DDr/r_BCD[19]_i_1/O
                         net (fo=4, routed)           0.503    12.480    display_controller/DDr/r_BCD[19]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  display_controller/DDr/r_BCD_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.586    15.008    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  display_controller/DDr/r_BCD_reg[16]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429    14.803    display_controller/DDr/r_BCD_reg[16]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 2.848ns (39.299%)  route 4.399ns (60.701%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.631     5.233    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X15Y102        FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.456     5.689 r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/Q
                         net (fo=9, routed)           0.746     6.435    UART_RX_CTRL_MOD_inst0/operando2[0]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.124     6.559 r  UART_RX_CTRL_MOD_inst0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.559    display_controller/alu/tx_data16_reg[3]_0[0]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.091 r  display_controller/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.091    display_controller/alu/result0_inferred__0/i__carry_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.404 r  display_controller/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.907     8.311    UART_RX_CTRL_MOD_inst0/data1[7]
    SLICE_X13Y104        LUT6 (Prop_lut6_I2_O)        0.306     8.617 r  UART_RX_CTRL_MOD_inst0/tx_data16[7]_i_1/O
                         net (fo=10, routed)          0.722     9.340    UART_RX_CTRL_MOD_inst0/operando1_reg[7]_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  UART_RX_CTRL_MOD_inst0/display_reg[7]_i_1/O
                         net (fo=3, routed)           0.636    10.100    UART_RX_CTRL_MOD_inst0/D[7]
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.124    10.224 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_2/O
                         net (fo=1, routed)           0.000    10.224    display_controller/S[2]
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.604 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.604    display_controller/trigger_conversion_carry_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.761 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.885    11.646    display_controller/DDr/CO[0]
    SLICE_X6Y107         LUT4 (Prop_lut4_I3_O)        0.332    11.978 r  display_controller/DDr/r_BCD[19]_i_1/O
                         net (fo=4, routed)           0.503    12.480    display_controller/DDr/r_BCD[19]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  display_controller/DDr/r_BCD_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.586    15.008    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  display_controller/DDr/r_BCD_reg[17]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429    14.803    display_controller/DDr/r_BCD_reg[17]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 2.848ns (39.299%)  route 4.399ns (60.701%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.631     5.233    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X15Y102        FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.456     5.689 r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/Q
                         net (fo=9, routed)           0.746     6.435    UART_RX_CTRL_MOD_inst0/operando2[0]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.124     6.559 r  UART_RX_CTRL_MOD_inst0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.559    display_controller/alu/tx_data16_reg[3]_0[0]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.091 r  display_controller/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.091    display_controller/alu/result0_inferred__0/i__carry_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.404 r  display_controller/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.907     8.311    UART_RX_CTRL_MOD_inst0/data1[7]
    SLICE_X13Y104        LUT6 (Prop_lut6_I2_O)        0.306     8.617 r  UART_RX_CTRL_MOD_inst0/tx_data16[7]_i_1/O
                         net (fo=10, routed)          0.722     9.340    UART_RX_CTRL_MOD_inst0/operando1_reg[7]_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  UART_RX_CTRL_MOD_inst0/display_reg[7]_i_1/O
                         net (fo=3, routed)           0.636    10.100    UART_RX_CTRL_MOD_inst0/D[7]
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.124    10.224 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_2/O
                         net (fo=1, routed)           0.000    10.224    display_controller/S[2]
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.604 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.604    display_controller/trigger_conversion_carry_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.761 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.885    11.646    display_controller/DDr/CO[0]
    SLICE_X6Y107         LUT4 (Prop_lut4_I3_O)        0.332    11.978 r  display_controller/DDr/r_BCD[19]_i_1/O
                         net (fo=4, routed)           0.503    12.480    display_controller/DDr/r_BCD[19]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  display_controller/DDr/r_BCD_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.586    15.008    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  display_controller/DDr/r_BCD_reg[18]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429    14.803    display_controller/DDr/r_BCD_reg[18]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 2.848ns (39.299%)  route 4.399ns (60.701%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.631     5.233    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X15Y102        FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.456     5.689 r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/Q
                         net (fo=9, routed)           0.746     6.435    UART_RX_CTRL_MOD_inst0/operando2[0]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.124     6.559 r  UART_RX_CTRL_MOD_inst0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.559    display_controller/alu/tx_data16_reg[3]_0[0]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.091 r  display_controller/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.091    display_controller/alu/result0_inferred__0/i__carry_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.404 r  display_controller/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.907     8.311    UART_RX_CTRL_MOD_inst0/data1[7]
    SLICE_X13Y104        LUT6 (Prop_lut6_I2_O)        0.306     8.617 r  UART_RX_CTRL_MOD_inst0/tx_data16[7]_i_1/O
                         net (fo=10, routed)          0.722     9.340    UART_RX_CTRL_MOD_inst0/operando1_reg[7]_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  UART_RX_CTRL_MOD_inst0/display_reg[7]_i_1/O
                         net (fo=3, routed)           0.636    10.100    UART_RX_CTRL_MOD_inst0/D[7]
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.124    10.224 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_2/O
                         net (fo=1, routed)           0.000    10.224    display_controller/S[2]
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.604 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.604    display_controller/trigger_conversion_carry_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.761 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.885    11.646    display_controller/DDr/CO[0]
    SLICE_X6Y107         LUT4 (Prop_lut4_I3_O)        0.332    11.978 r  display_controller/DDr/r_BCD[19]_i_1/O
                         net (fo=4, routed)           0.503    12.480    display_controller/DDr/r_BCD[19]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  display_controller/DDr/r_BCD_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.586    15.008    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  display_controller/DDr/r_BCD_reg[19]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429    14.803    display_controller/DDr/r_BCD_reg[19]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 2.848ns (39.382%)  route 4.384ns (60.618%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.631     5.233    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X15Y102        FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.456     5.689 r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/Q
                         net (fo=9, routed)           0.746     6.435    UART_RX_CTRL_MOD_inst0/operando2[0]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.124     6.559 r  UART_RX_CTRL_MOD_inst0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.559    display_controller/alu/tx_data16_reg[3]_0[0]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.091 r  display_controller/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.091    display_controller/alu/result0_inferred__0/i__carry_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.404 r  display_controller/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.907     8.311    UART_RX_CTRL_MOD_inst0/data1[7]
    SLICE_X13Y104        LUT6 (Prop_lut6_I2_O)        0.306     8.617 r  UART_RX_CTRL_MOD_inst0/tx_data16[7]_i_1/O
                         net (fo=10, routed)          0.722     9.340    UART_RX_CTRL_MOD_inst0/operando1_reg[7]_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  UART_RX_CTRL_MOD_inst0/display_reg[7]_i_1/O
                         net (fo=3, routed)           0.636    10.100    UART_RX_CTRL_MOD_inst0/D[7]
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.124    10.224 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_2/O
                         net (fo=1, routed)           0.000    10.224    display_controller/S[2]
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.604 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.604    display_controller/trigger_conversion_carry_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.761 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.835    11.596    display_controller/DDr/CO[0]
    SLICE_X5Y104         LUT4 (Prop_lut4_I3_O)        0.332    11.928 r  display_controller/DDr/r_BCD[11]_i_1/O
                         net (fo=4, routed)           0.537    12.465    display_controller/DDr/r_BCD[11]_i_1_n_0
    SLICE_X4Y105         FDRE                                         r  display_controller/DDr/r_BCD_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.587    15.009    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  display_controller/DDr/r_BCD_reg[10]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y105         FDRE (Setup_fdre_C_R)       -0.429    14.804    display_controller/DDr/r_BCD_reg[10]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 2.848ns (39.382%)  route 4.384ns (60.618%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.631     5.233    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X15Y102        FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.456     5.689 r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/Q
                         net (fo=9, routed)           0.746     6.435    UART_RX_CTRL_MOD_inst0/operando2[0]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.124     6.559 r  UART_RX_CTRL_MOD_inst0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.559    display_controller/alu/tx_data16_reg[3]_0[0]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.091 r  display_controller/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.091    display_controller/alu/result0_inferred__0/i__carry_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.404 r  display_controller/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.907     8.311    UART_RX_CTRL_MOD_inst0/data1[7]
    SLICE_X13Y104        LUT6 (Prop_lut6_I2_O)        0.306     8.617 r  UART_RX_CTRL_MOD_inst0/tx_data16[7]_i_1/O
                         net (fo=10, routed)          0.722     9.340    UART_RX_CTRL_MOD_inst0/operando1_reg[7]_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  UART_RX_CTRL_MOD_inst0/display_reg[7]_i_1/O
                         net (fo=3, routed)           0.636    10.100    UART_RX_CTRL_MOD_inst0/D[7]
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.124    10.224 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_2/O
                         net (fo=1, routed)           0.000    10.224    display_controller/S[2]
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.604 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.604    display_controller/trigger_conversion_carry_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.761 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.835    11.596    display_controller/DDr/CO[0]
    SLICE_X5Y104         LUT4 (Prop_lut4_I3_O)        0.332    11.928 r  display_controller/DDr/r_BCD[11]_i_1/O
                         net (fo=4, routed)           0.537    12.465    display_controller/DDr/r_BCD[11]_i_1_n_0
    SLICE_X4Y105         FDRE                                         r  display_controller/DDr/r_BCD_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.587    15.009    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  display_controller/DDr/r_BCD_reg[11]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y105         FDRE (Setup_fdre_C_R)       -0.429    14.804    display_controller/DDr/r_BCD_reg[11]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 2.848ns (39.385%)  route 4.383ns (60.615%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.631     5.233    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X15Y102        FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.456     5.689 r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/Q
                         net (fo=9, routed)           0.746     6.435    UART_RX_CTRL_MOD_inst0/operando2[0]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.124     6.559 r  UART_RX_CTRL_MOD_inst0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.559    display_controller/alu/tx_data16_reg[3]_0[0]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.091 r  display_controller/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.091    display_controller/alu/result0_inferred__0/i__carry_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.404 r  display_controller/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.907     8.311    UART_RX_CTRL_MOD_inst0/data1[7]
    SLICE_X13Y104        LUT6 (Prop_lut6_I2_O)        0.306     8.617 r  UART_RX_CTRL_MOD_inst0/tx_data16[7]_i_1/O
                         net (fo=10, routed)          0.722     9.340    UART_RX_CTRL_MOD_inst0/operando1_reg[7]_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  UART_RX_CTRL_MOD_inst0/display_reg[7]_i_1/O
                         net (fo=3, routed)           0.636    10.100    UART_RX_CTRL_MOD_inst0/D[7]
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.124    10.224 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_2/O
                         net (fo=1, routed)           0.000    10.224    display_controller/S[2]
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.604 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.604    display_controller/trigger_conversion_carry_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.761 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.837    11.598    display_controller/DDr/CO[0]
    SLICE_X7Y106         LUT4 (Prop_lut4_I3_O)        0.332    11.930 r  display_controller/DDr/r_BCD[15]_i_1/O
                         net (fo=4, routed)           0.534    12.464    display_controller/DDr/r_BCD[15]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  display_controller/DDr/r_BCD_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.587    15.009    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  display_controller/DDr/r_BCD_reg[13]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429    14.804    display_controller/DDr/r_BCD_reg[13]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.464    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 2.848ns (39.406%)  route 4.379ns (60.594%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.631     5.233    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X15Y102        FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.456     5.689 r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/Q
                         net (fo=9, routed)           0.746     6.435    UART_RX_CTRL_MOD_inst0/operando2[0]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.124     6.559 r  UART_RX_CTRL_MOD_inst0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.559    display_controller/alu/tx_data16_reg[3]_0[0]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.091 r  display_controller/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.091    display_controller/alu/result0_inferred__0/i__carry_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.404 r  display_controller/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.907     8.311    UART_RX_CTRL_MOD_inst0/data1[7]
    SLICE_X13Y104        LUT6 (Prop_lut6_I2_O)        0.306     8.617 r  UART_RX_CTRL_MOD_inst0/tx_data16[7]_i_1/O
                         net (fo=10, routed)          0.722     9.340    UART_RX_CTRL_MOD_inst0/operando1_reg[7]_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  UART_RX_CTRL_MOD_inst0/display_reg[7]_i_1/O
                         net (fo=3, routed)           0.636    10.100    UART_RX_CTRL_MOD_inst0/D[7]
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.124    10.224 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_2/O
                         net (fo=1, routed)           0.000    10.224    display_controller/S[2]
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.604 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.604    display_controller/trigger_conversion_carry_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.761 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.835    11.596    display_controller/DDr/CO[0]
    SLICE_X5Y104         LUT4 (Prop_lut4_I3_O)        0.332    11.928 r  display_controller/DDr/r_BCD[11]_i_1/O
                         net (fo=4, routed)           0.533    12.461    display_controller/DDr/r_BCD[11]_i_1_n_0
    SLICE_X5Y105         FDRE                                         r  display_controller/DDr/r_BCD_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.587    15.009    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  display_controller/DDr/r_BCD_reg[8]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y105         FDRE (Setup_fdre_C_R)       -0.429    14.804    display_controller/DDr/r_BCD_reg[8]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 2.848ns (39.406%)  route 4.379ns (60.594%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.631     5.233    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X15Y102        FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.456     5.689 r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/Q
                         net (fo=9, routed)           0.746     6.435    UART_RX_CTRL_MOD_inst0/operando2[0]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.124     6.559 r  UART_RX_CTRL_MOD_inst0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.559    display_controller/alu/tx_data16_reg[3]_0[0]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.091 r  display_controller/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.091    display_controller/alu/result0_inferred__0/i__carry_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.404 r  display_controller/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.907     8.311    UART_RX_CTRL_MOD_inst0/data1[7]
    SLICE_X13Y104        LUT6 (Prop_lut6_I2_O)        0.306     8.617 r  UART_RX_CTRL_MOD_inst0/tx_data16[7]_i_1/O
                         net (fo=10, routed)          0.722     9.340    UART_RX_CTRL_MOD_inst0/operando1_reg[7]_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  UART_RX_CTRL_MOD_inst0/display_reg[7]_i_1/O
                         net (fo=3, routed)           0.636    10.100    UART_RX_CTRL_MOD_inst0/D[7]
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.124    10.224 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_2/O
                         net (fo=1, routed)           0.000    10.224    display_controller/S[2]
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.604 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.604    display_controller/trigger_conversion_carry_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.761 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.835    11.596    display_controller/DDr/CO[0]
    SLICE_X5Y104         LUT4 (Prop_lut4_I3_O)        0.332    11.928 r  display_controller/DDr/r_BCD[11]_i_1/O
                         net (fo=4, routed)           0.533    12.461    display_controller/DDr/r_BCD[11]_i_1_n_0
    SLICE_X5Y105         FDRE                                         r  display_controller/DDr/r_BCD_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.587    15.009    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  display_controller/DDr/r_BCD_reg[9]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y105         FDRE (Setup_fdre_C_R)       -0.429    14.804    display_controller/DDr/r_BCD_reg[9]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 2.848ns (39.409%)  route 4.379ns (60.591%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.631     5.233    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X15Y102        FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.456     5.689 r  UART_RX_CTRL_MOD_inst0/operando2_reg[0]/Q
                         net (fo=9, routed)           0.746     6.435    UART_RX_CTRL_MOD_inst0/operando2[0]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.124     6.559 r  UART_RX_CTRL_MOD_inst0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.559    display_controller/alu/tx_data16_reg[3]_0[0]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.091 r  display_controller/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.091    display_controller/alu/result0_inferred__0/i__carry_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.404 r  display_controller/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.907     8.311    UART_RX_CTRL_MOD_inst0/data1[7]
    SLICE_X13Y104        LUT6 (Prop_lut6_I2_O)        0.306     8.617 r  UART_RX_CTRL_MOD_inst0/tx_data16[7]_i_1/O
                         net (fo=10, routed)          0.722     9.340    UART_RX_CTRL_MOD_inst0/operando1_reg[7]_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  UART_RX_CTRL_MOD_inst0/display_reg[7]_i_1/O
                         net (fo=3, routed)           0.636    10.100    UART_RX_CTRL_MOD_inst0/D[7]
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.124    10.224 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_2/O
                         net (fo=1, routed)           0.000    10.224    display_controller/S[2]
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.604 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.604    display_controller/trigger_conversion_carry_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.761 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.837    11.598    display_controller/DDr/CO[0]
    SLICE_X7Y106         LUT4 (Prop_lut4_I3_O)        0.332    11.930 r  display_controller/DDr/r_BCD[15]_i_1/O
                         net (fo=4, routed)           0.530    12.460    display_controller/DDr/r_BCD[15]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  display_controller/DDr/r_BCD_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.587    15.009    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  display_controller/DDr/r_BCD_reg[12]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y106         FDRE (Setup_fdre_C_R)       -0.429    14.804    display_controller/DDr/r_BCD_reg[12]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                  2.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 TX_control_inst0/hold_state_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_control_inst0/hold_state_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.576     1.495    TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  TX_control_inst0/hold_state_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  TX_control_inst0/hold_state_timer_reg[10]/Q
                         net (fo=3, routed)           0.126     1.785    TX_control_inst0/hold_state_timer_reg[10]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  TX_control_inst0/hold_state_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    TX_control_inst0/hold_state_timer_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.995 r  TX_control_inst0/hold_state_timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.995    TX_control_inst0/hold_state_timer_reg[12]_i_1_n_7
    SLICE_X14Y100        FDRE                                         r  TX_control_inst0/hold_state_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.841     2.006    TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  TX_control_inst0/hold_state_timer_reg[12]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    TX_control_inst0/hold_state_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 TX_control_inst0/hold_state_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_control_inst0/hold_state_timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.576     1.495    TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  TX_control_inst0/hold_state_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  TX_control_inst0/hold_state_timer_reg[10]/Q
                         net (fo=3, routed)           0.126     1.785    TX_control_inst0/hold_state_timer_reg[10]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  TX_control_inst0/hold_state_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    TX_control_inst0/hold_state_timer_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.008 r  TX_control_inst0/hold_state_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    TX_control_inst0/hold_state_timer_reg[12]_i_1_n_5
    SLICE_X14Y100        FDRE                                         r  TX_control_inst0/hold_state_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.841     2.006    TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  TX_control_inst0/hold_state_timer_reg[14]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    TX_control_inst0/hold_state_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 TX_control_inst0/hold_state_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_control_inst0/hold_state_timer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.576     1.495    TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  TX_control_inst0/hold_state_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  TX_control_inst0/hold_state_timer_reg[10]/Q
                         net (fo=3, routed)           0.126     1.785    TX_control_inst0/hold_state_timer_reg[10]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  TX_control_inst0/hold_state_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    TX_control_inst0/hold_state_timer_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.031 r  TX_control_inst0/hold_state_timer_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.031    TX_control_inst0/hold_state_timer_reg[12]_i_1_n_6
    SLICE_X14Y100        FDRE                                         r  TX_control_inst0/hold_state_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.841     2.006    TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  TX_control_inst0/hold_state_timer_reg[13]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    TX_control_inst0/hold_state_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 TX_control_inst0/hold_state_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_control_inst0/hold_state_timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.576     1.495    TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  TX_control_inst0/hold_state_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  TX_control_inst0/hold_state_timer_reg[10]/Q
                         net (fo=3, routed)           0.126     1.785    TX_control_inst0/hold_state_timer_reg[10]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  TX_control_inst0/hold_state_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    TX_control_inst0/hold_state_timer_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.033 r  TX_control_inst0/hold_state_timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.033    TX_control_inst0/hold_state_timer_reg[12]_i_1_n_4
    SLICE_X14Y100        FDRE                                         r  TX_control_inst0/hold_state_timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.841     2.006    TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  TX_control_inst0/hold_state_timer_reg[15]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    TX_control_inst0/hold_state_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 TX_control_inst0/hold_state_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_control_inst0/hold_state_timer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.576     1.495    TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  TX_control_inst0/hold_state_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  TX_control_inst0/hold_state_timer_reg[10]/Q
                         net (fo=3, routed)           0.126     1.785    TX_control_inst0/hold_state_timer_reg[10]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  TX_control_inst0/hold_state_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    TX_control_inst0/hold_state_timer_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.982 r  TX_control_inst0/hold_state_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    TX_control_inst0/hold_state_timer_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.035 r  TX_control_inst0/hold_state_timer_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.035    TX_control_inst0/hold_state_timer_reg[16]_i_1_n_7
    SLICE_X14Y101        FDRE                                         r  TX_control_inst0/hold_state_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.841     2.006    TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y101        FDRE                                         r  TX_control_inst0/hold_state_timer_reg[16]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134     1.894    TX_control_inst0/hold_state_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart_basic_inst0/uart_rx_blk/spacing_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.635%)  route 0.089ns (32.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.575     1.494    uart_basic_inst0/uart_rx_blk/clk_100M_IBUF_BUFG
    SLICE_X13Y96         FDRE                                         r  uart_basic_inst0/uart_rx_blk/spacing_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  uart_basic_inst0/uart_rx_blk/spacing_counter_reg[0]/Q
                         net (fo=4, routed)           0.089     1.724    uart_basic_inst0/uart_rx_blk/spacing_counter[0]
    SLICE_X12Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  uart_basic_inst0/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    uart_basic_inst0/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X12Y96         FDRE                                         r  uart_basic_inst0/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.846     2.011    uart_basic_inst0/uart_rx_blk/clk_100M_IBUF_BUFG
    SLICE_X12Y96         FDRE                                         r  uart_basic_inst0/uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.120     1.627    uart_basic_inst0/uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 TX_control_inst0/hold_state_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_control_inst0/hold_state_timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.096%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.576     1.495    TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  TX_control_inst0/hold_state_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  TX_control_inst0/hold_state_timer_reg[10]/Q
                         net (fo=3, routed)           0.126     1.785    TX_control_inst0/hold_state_timer_reg[10]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  TX_control_inst0/hold_state_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    TX_control_inst0/hold_state_timer_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.982 r  TX_control_inst0/hold_state_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    TX_control_inst0/hold_state_timer_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.048 r  TX_control_inst0/hold_state_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.048    TX_control_inst0/hold_state_timer_reg[16]_i_1_n_5
    SLICE_X14Y101        FDRE                                         r  TX_control_inst0/hold_state_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.841     2.006    TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y101        FDRE                                         r  TX_control_inst0/hold_state_timer_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134     1.894    TX_control_inst0/hold_state_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 reset_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.567     1.486    clk_100M_IBUF_BUFG
    SLICE_X8Y110         FDRE                                         r  reset_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  reset_sr_reg[0]/Q
                         net (fo=1, routed)           0.056     1.706    reset_sr_reg_n_0_[0]
    SLICE_X8Y110         FDRE                                         r  reset_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.838     2.003    clk_100M_IBUF_BUFG
    SLICE_X8Y110         FDRE                                         r  reset_sr_reg[1]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.060     1.546    reset_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_basic_inst0/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_CTRL_MOD_inst0/ALU_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.569     1.488    uart_basic_inst0/uart_rx_blk/clk_100M_IBUF_BUFG
    SLICE_X15Y105        FDRE                                         r  uart_basic_inst0/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart_basic_inst0/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=5, routed)           0.111     1.741    UART_RX_CTRL_MOD_inst0/operando1_reg[7]_2[0]
    SLICE_X14Y105        LUT3 (Prop_lut3_I0_O)        0.045     1.786 r  UART_RX_CTRL_MOD_inst0/ALU_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.786    UART_RX_CTRL_MOD_inst0/ALU_ctrl[0]_i_1_n_0
    SLICE_X14Y105        FDRE                                         r  UART_RX_CTRL_MOD_inst0/ALU_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.840     2.005    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y105        FDRE                                         r  UART_RX_CTRL_MOD_inst0/ALU_ctrl_reg[0]/C
                         clock pessimism             -0.503     1.501    
    SLICE_X14Y105        FDRE (Hold_fdre_C_D)         0.120     1.621    UART_RX_CTRL_MOD_inst0/ALU_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 TX_control_inst0/hold_state_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_control_inst0/hold_state_timer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (78.012%)  route 0.127ns (21.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.576     1.495    TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  TX_control_inst0/hold_state_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  TX_control_inst0/hold_state_timer_reg[10]/Q
                         net (fo=3, routed)           0.126     1.785    TX_control_inst0/hold_state_timer_reg[10]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  TX_control_inst0/hold_state_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    TX_control_inst0/hold_state_timer_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.982 r  TX_control_inst0/hold_state_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    TX_control_inst0/hold_state_timer_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.071 r  TX_control_inst0/hold_state_timer_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.071    TX_control_inst0/hold_state_timer_reg[16]_i_1_n_6
    SLICE_X14Y101        FDRE                                         r  TX_control_inst0/hold_state_timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.841     2.006    TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X14Y101        FDRE                                         r  TX_control_inst0/hold_state_timer_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134     1.894    TX_control_inst0/hold_state_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y101   TX_control_inst0/hold_state_timer_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y97    TX_control_inst0/hold_state_timer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y102   TX_control_inst0/hold_state_timer_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y102   TX_control_inst0/hold_state_timer_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y102   TX_control_inst0/hold_state_timer_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y102   TX_control_inst0/hold_state_timer_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y103   TX_control_inst0/hold_state_timer_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y103   TX_control_inst0/hold_state_timer_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y103   TX_control_inst0/hold_state_timer_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y103   TX_control_inst0/hold_state_timer_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y103   TX_control_inst0/hold_state_timer_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y103   TX_control_inst0/hold_state_timer_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y103   TX_control_inst0/hold_state_timer_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y105   TX_control_inst0/tx_data16_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y105   TX_control_inst0/tx_data16_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y106   TX_control_inst0/tx_data16_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y106   TX_control_inst0/tx_data16_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y106   TX_control_inst0/tx_data16_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y105   TX_control_inst0/tx_data16_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    TX_control_inst0/hold_state_timer_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y98    TX_control_inst0/hold_state_timer_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    TX_control_inst0/hold_state_timer_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y99    TX_control_inst0/hold_state_timer_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97    uart_basic_inst0/uart_rx_blk/rx_sync_inst/stable_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97    uart_basic_inst0/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97    uart_basic_inst0/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    TX_control_inst0/hold_state_timer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    TX_control_inst0/hold_state_timer_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    TX_control_inst0/hold_state_timer_reg[3]/C



