5 9 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd repeat2.vcd -o repeat2.cdd -v repeat2.v
3 0 $root $root NA 0 0
3 0 main main repeat2.v 1 34
2 1 7 50008 1 0 20004 0 0 1 4 0
2 2 7 10001 0 1 400 0 0 a
2 3 7 10008 1 37 1006 1 2
2 4 8 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 8 10003 2 2c 2000a 4 0 32 2 aa aa aa aa aa aa aa aa
2 6 11 90009 4 1 1c 0 0 a
2 7 11 80008 4 1b 2002c 6 0 1 2 1102
2 8 11 40004 0 1 400 0 0 a
2 9 11 40009 4 37 2e 7 8
2 10 12 d000d 4 1 c 0 0 b
2 11 12 d000d 0 2a 20000 0 0 1 2 2
2 12 12 d000d 7 29 2600a 10 11 1 2 2
2 13 9 90009 1 1 8 0 0 c
2 14 9 10006 1 0 20004 0 0 32 64 10 0 0 0 0 0 0 0
2 15 9 1000b 4 41 2008a 13 14 1 2 1002
2 16 14 60006 0 1 10 0 0 a
2 17 14 50005 0 1b 20020 16 0 1 2 2
2 18 14 10001 0 1 400 0 0 a
2 19 14 10006 0 37 22 17 18
1 a 3 83000b 1 0 0 0 1 1 1102
1 b 3 3000e 1 0 0 0 1 1 1102
1 c 4 3000b 1 0 31 0 32 1 aa aa aa aa aa aa aa aa
4 19 0 0
4 12 15 0
4 9 12 12
4 15 9 19
4 5 15 0
4 3 5 5
