<stg><name>fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %zext_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln40

]]></Node>
<StgValue><ssdm name="zext_ln40_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="63" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %zext_ln40_cast = zext i32 %zext_ln40_read

]]></Node>
<StgValue><ssdm name="zext_ln40_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i4 3, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc53:0 %i = load i4 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53:1 %icmp_ln34 = icmp_ult  i4 %i, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc53:2 %br_ln34 = br i1 %icmp_ln34, void %VITIS_LOOP_44_5.exitStub, void %for.inc53.split

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="4">
<![CDATA[
for.inc53.split:1 %trunc_ln34_1 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc53.split:49 %switch_ln40 = switch i2 %trunc_ln34_1, void %arrayidx51.1.case.0, i2 0, void %arrayidx51.1.case.1, i2 1, void %arrayidx51.1.case.2, i2 2, void %arrayidx51.1.case.3

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx51.1.exit:0 %add_ln34 = add i4 %i, i4 2

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.1.exit:1 %store_ln34 = store i4 %add_ln34, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.1.exit:2 %br_ln34 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
for.inc53.split:0 %trunc_ln34 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc53.split:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="1">
<![CDATA[
for.inc53.split:6 %zext_ln22 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split:7 %empty = sub i3 2, i3 %trunc_ln34

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3">
<![CDATA[
for.inc53.split:8 %trunc_ln37 = trunc i3 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.split:9 %lshr_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %empty, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:10 %zext_ln37 = zext i2 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:11 %arg1_r_1_addr = getelementptr i32 %arg1_r_1, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="arg1_r_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="3">
<![CDATA[
for.inc53.split:12 %arg1_r_1_load = load i3 %arg1_r_1_addr

]]></Node>
<StgValue><ssdm name="arg1_r_1_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:17 %arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:18 %arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_1_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:19 %arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_2_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:20 %arr_3_addr = getelementptr i64 %arr_3, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_3_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:21 %arr_load = load i2 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:22 %arr_1_load = load i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:23 %arr_2_load = load i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="arr_2_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:24 %arr_3_load = load i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="arr_3_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split:27 %add_ln40_1 = add i3 %empty, i3 7

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.split:28 %lshr_ln5 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add_ln40_1, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:29 %zext_ln40_2 = zext i2 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:30 %arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="arg1_r_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="3">
<![CDATA[
for.inc53.split:31 %arg1_r_load = load i3 %arg1_r_addr

]]></Node>
<StgValue><ssdm name="arg1_r_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53.split:36 %add_ln40_2 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.split:37 %lshr_ln40_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln40_2, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln40_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:38 %zext_ln40_4 = zext i2 %lshr_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:39 %arr_addr_1 = getelementptr i64 %arr, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="arr_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:40 %arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="arr_1_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:41 %arr_2_addr_1 = getelementptr i64 %arr_2, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="arr_2_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:42 %arr_3_addr_1 = getelementptr i64 %arr_3, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="arr_3_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:43 %arr_load_1 = load i2 %arr_addr_1

]]></Node>
<StgValue><ssdm name="arr_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:44 %arr_1_load_1 = load i2 %arr_1_addr_1

]]></Node>
<StgValue><ssdm name="arr_1_load_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:45 %arr_2_load_1 = load i2 %arr_2_addr_1

]]></Node>
<StgValue><ssdm name="arr_2_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:46 %arr_3_load_1 = load i2 %arr_3_addr_1

]]></Node>
<StgValue><ssdm name="arr_3_load_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
VITIS_LOOP_44_5.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc53.split:2 %specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln36"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc53.split:3 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc53.split:4 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="3">
<![CDATA[
for.inc53.split:12 %arg1_r_1_load = load i3 %arg1_r_1_addr

]]></Node>
<StgValue><ssdm name="arg1_r_1_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc53.split:13 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 0, i32 %arg1_r_1_load, i1 %trunc_ln37

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="63" op_0_bw="32">
<![CDATA[
for.inc53.split:14 %zext_ln40_1 = zext i32 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc53.split:15 %mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="mul_ln40_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc53.split:16 %shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:21 %arr_load = load i2 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:22 %arr_1_load = load i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:23 %arr_2_load = load i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="arr_2_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:24 %arr_3_load = load i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="arr_3_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
for.inc53.split:25 %tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %arr_load, i64 %arr_1_load, i64 %arr_2_load, i64 %arr_3_load, i2 %trunc_ln34_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc53.split:26 %add_ln40 = add i64 %tmp_9, i64 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="3">
<![CDATA[
for.inc53.split:31 %arg1_r_load = load i3 %arg1_r_addr

]]></Node>
<StgValue><ssdm name="arg1_r_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc53.split:32 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 0, i32 %arg1_r_load, i1 %trunc_ln37

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="63" op_0_bw="32">
<![CDATA[
for.inc53.split:33 %zext_ln40_3 = zext i32 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc53.split:34 %mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc53.split:35 %shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln40_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:43 %arr_load_1 = load i2 %arr_addr_1

]]></Node>
<StgValue><ssdm name="arr_load_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:44 %arr_1_load_1 = load i2 %arr_1_addr_1

]]></Node>
<StgValue><ssdm name="arr_1_load_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:45 %arr_2_load_1 = load i2 %arr_2_addr_1

]]></Node>
<StgValue><ssdm name="arr_2_load_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:46 %arr_3_load_1 = load i2 %arr_3_addr_1

]]></Node>
<StgValue><ssdm name="arr_3_load_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
for.inc53.split:47 %tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %arr_1_load_1, i64 %arr_2_load_1, i64 %arr_3_load_1, i64 %arr_load_1, i2 %trunc_ln34_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc53.split:48 %add_ln40_3 = add i64 %tmp_2, i64 %shl_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.1.case.3:0 %store_ln40 = store i64 %add_ln40, i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.1.case.3:1 %store_ln40 = store i64 %add_ln40_3, i2 %arr_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.1.case.3:2 %br_ln40 = br void %arrayidx51.1.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.1.case.2:0 %store_ln40 = store i64 %add_ln40, i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.1.case.2:1 %store_ln40 = store i64 %add_ln40_3, i2 %arr_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.1.case.2:2 %br_ln40 = br void %arrayidx51.1.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.1.case.1:0 %store_ln40 = store i64 %add_ln40, i2 %arr_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.1.case.1:1 %store_ln40 = store i64 %add_ln40_3, i2 %arr_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.1.case.1:2 %br_ln40 = br void %arrayidx51.1.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.1.case.0:0 %store_ln40 = store i64 %add_ln40, i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.1.case.0:1 %store_ln40 = store i64 %add_ln40_3, i2 %arr_addr_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.1.case.0:2 %br_ln40 = br void %arrayidx51.1.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="101" name="arr_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="arr_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="arr_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="arr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="arg1_r_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="arg1_r_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="zext_ln40" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln40"/></StgValue>
</port>
<port id="107" name="arg1_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="arg1_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="109" from="StgValue_108" to="i_2" fromId="108" toId="6">
</dataflow>
<dataflow id="111" from="_ssdm_op_Read.ap_auto.i32" to="zext_ln40_read" fromId="110" toId="7">
</dataflow>
<dataflow id="112" from="zext_ln40" to="zext_ln40_read" fromId="106" toId="7">
</dataflow>
<dataflow id="113" from="zext_ln40_read" to="zext_ln40_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="115" from="StgValue_114" to="store_ln0" fromId="114" toId="9">
</dataflow>
<dataflow id="116" from="i_2" to="store_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="117" from="i_2" to="i" fromId="6" toId="11">
</dataflow>
<dataflow id="118" from="i" to="icmp_ln34" fromId="11" toId="12">
</dataflow>
<dataflow id="120" from="StgValue_119" to="icmp_ln34" fromId="119" toId="12">
</dataflow>
<dataflow id="121" from="icmp_ln34" to="br_ln34" fromId="12" toId="13">
</dataflow>
<dataflow id="122" from="i" to="trunc_ln34_1" fromId="11" toId="14">
</dataflow>
<dataflow id="123" from="trunc_ln34_1" to="switch_ln40" fromId="14" toId="15">
</dataflow>
<dataflow id="125" from="StgValue_124" to="switch_ln40" fromId="124" toId="15">
</dataflow>
<dataflow id="127" from="StgValue_126" to="switch_ln40" fromId="126" toId="15">
</dataflow>
<dataflow id="129" from="StgValue_128" to="switch_ln40" fromId="128" toId="15">
</dataflow>
<dataflow id="130" from="i" to="add_ln34" fromId="11" toId="16">
</dataflow>
<dataflow id="132" from="StgValue_131" to="add_ln34" fromId="131" toId="16">
</dataflow>
<dataflow id="133" from="add_ln34" to="store_ln34" fromId="16" toId="17">
</dataflow>
<dataflow id="134" from="i_2" to="store_ln34" fromId="6" toId="17">
</dataflow>
<dataflow id="135" from="i" to="trunc_ln34" fromId="11" toId="19">
</dataflow>
<dataflow id="137" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp" fromId="136" toId="20">
</dataflow>
<dataflow id="138" from="i" to="tmp" fromId="11" toId="20">
</dataflow>
<dataflow id="140" from="StgValue_139" to="tmp" fromId="139" toId="20">
</dataflow>
<dataflow id="141" from="tmp" to="zext_ln22" fromId="20" toId="21">
</dataflow>
<dataflow id="143" from="StgValue_142" to="empty" fromId="142" toId="22">
</dataflow>
<dataflow id="144" from="trunc_ln34" to="empty" fromId="19" toId="22">
</dataflow>
<dataflow id="145" from="empty" to="trunc_ln37" fromId="22" toId="23">
</dataflow>
<dataflow id="147" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="lshr_ln4" fromId="146" toId="24">
</dataflow>
<dataflow id="148" from="empty" to="lshr_ln4" fromId="22" toId="24">
</dataflow>
<dataflow id="149" from="StgValue_108" to="lshr_ln4" fromId="108" toId="24">
</dataflow>
<dataflow id="150" from="StgValue_139" to="lshr_ln4" fromId="139" toId="24">
</dataflow>
<dataflow id="151" from="lshr_ln4" to="zext_ln37" fromId="24" toId="25">
</dataflow>
<dataflow id="152" from="arg1_r_1" to="arg1_r_1_addr" fromId="105" toId="26">
</dataflow>
<dataflow id="154" from="StgValue_153" to="arg1_r_1_addr" fromId="153" toId="26">
</dataflow>
<dataflow id="155" from="zext_ln37" to="arg1_r_1_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="156" from="arg1_r_1_addr" to="arg1_r_1_load" fromId="26" toId="27">
</dataflow>
<dataflow id="157" from="arr" to="arr_addr" fromId="104" toId="28">
</dataflow>
<dataflow id="158" from="StgValue_153" to="arr_addr" fromId="153" toId="28">
</dataflow>
<dataflow id="159" from="zext_ln22" to="arr_addr" fromId="21" toId="28">
</dataflow>
<dataflow id="160" from="arr_1" to="arr_1_addr" fromId="103" toId="29">
</dataflow>
<dataflow id="161" from="StgValue_153" to="arr_1_addr" fromId="153" toId="29">
</dataflow>
<dataflow id="162" from="zext_ln22" to="arr_1_addr" fromId="21" toId="29">
</dataflow>
<dataflow id="163" from="arr_2" to="arr_2_addr" fromId="102" toId="30">
</dataflow>
<dataflow id="164" from="StgValue_153" to="arr_2_addr" fromId="153" toId="30">
</dataflow>
<dataflow id="165" from="zext_ln22" to="arr_2_addr" fromId="21" toId="30">
</dataflow>
<dataflow id="166" from="arr_3" to="arr_3_addr" fromId="101" toId="31">
</dataflow>
<dataflow id="167" from="StgValue_153" to="arr_3_addr" fromId="153" toId="31">
</dataflow>
<dataflow id="168" from="zext_ln22" to="arr_3_addr" fromId="21" toId="31">
</dataflow>
<dataflow id="169" from="arr_addr" to="arr_load" fromId="28" toId="32">
</dataflow>
<dataflow id="170" from="arr_1_addr" to="arr_1_load" fromId="29" toId="33">
</dataflow>
<dataflow id="171" from="arr_2_addr" to="arr_2_load" fromId="30" toId="34">
</dataflow>
<dataflow id="172" from="arr_3_addr" to="arr_3_load" fromId="31" toId="35">
</dataflow>
<dataflow id="173" from="empty" to="add_ln40_1" fromId="22" toId="36">
</dataflow>
<dataflow id="175" from="StgValue_174" to="add_ln40_1" fromId="174" toId="36">
</dataflow>
<dataflow id="176" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="lshr_ln5" fromId="146" toId="37">
</dataflow>
<dataflow id="177" from="add_ln40_1" to="lshr_ln5" fromId="36" toId="37">
</dataflow>
<dataflow id="178" from="StgValue_108" to="lshr_ln5" fromId="108" toId="37">
</dataflow>
<dataflow id="179" from="StgValue_139" to="lshr_ln5" fromId="139" toId="37">
</dataflow>
<dataflow id="180" from="lshr_ln5" to="zext_ln40_2" fromId="37" toId="38">
</dataflow>
<dataflow id="181" from="arg1_r" to="arg1_r_addr" fromId="107" toId="39">
</dataflow>
<dataflow id="182" from="StgValue_153" to="arg1_r_addr" fromId="153" toId="39">
</dataflow>
<dataflow id="183" from="zext_ln40_2" to="arg1_r_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="184" from="arg1_r_addr" to="arg1_r_load" fromId="39" toId="40">
</dataflow>
<dataflow id="185" from="i" to="add_ln40_2" fromId="11" toId="41">
</dataflow>
<dataflow id="187" from="StgValue_186" to="add_ln40_2" fromId="186" toId="41">
</dataflow>
<dataflow id="189" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="lshr_ln40_1" fromId="188" toId="42">
</dataflow>
<dataflow id="190" from="add_ln40_2" to="lshr_ln40_1" fromId="41" toId="42">
</dataflow>
<dataflow id="191" from="StgValue_139" to="lshr_ln40_1" fromId="139" toId="42">
</dataflow>
<dataflow id="193" from="StgValue_192" to="lshr_ln40_1" fromId="192" toId="42">
</dataflow>
<dataflow id="194" from="lshr_ln40_1" to="zext_ln40_4" fromId="42" toId="43">
</dataflow>
<dataflow id="195" from="arr" to="arr_addr_1" fromId="104" toId="44">
</dataflow>
<dataflow id="196" from="StgValue_153" to="arr_addr_1" fromId="153" toId="44">
</dataflow>
<dataflow id="197" from="zext_ln40_4" to="arr_addr_1" fromId="43" toId="44">
</dataflow>
<dataflow id="198" from="arr_1" to="arr_1_addr_1" fromId="103" toId="45">
</dataflow>
<dataflow id="199" from="StgValue_153" to="arr_1_addr_1" fromId="153" toId="45">
</dataflow>
<dataflow id="200" from="zext_ln40_4" to="arr_1_addr_1" fromId="43" toId="45">
</dataflow>
<dataflow id="201" from="arr_2" to="arr_2_addr_1" fromId="102" toId="46">
</dataflow>
<dataflow id="202" from="StgValue_153" to="arr_2_addr_1" fromId="153" toId="46">
</dataflow>
<dataflow id="203" from="zext_ln40_4" to="arr_2_addr_1" fromId="43" toId="46">
</dataflow>
<dataflow id="204" from="arr_3" to="arr_3_addr_1" fromId="101" toId="47">
</dataflow>
<dataflow id="205" from="StgValue_153" to="arr_3_addr_1" fromId="153" toId="47">
</dataflow>
<dataflow id="206" from="zext_ln40_4" to="arr_3_addr_1" fromId="43" toId="47">
</dataflow>
<dataflow id="207" from="arr_addr_1" to="arr_load_1" fromId="44" toId="48">
</dataflow>
<dataflow id="208" from="arr_1_addr_1" to="arr_1_load_1" fromId="45" toId="49">
</dataflow>
<dataflow id="209" from="arr_2_addr_1" to="arr_2_load_1" fromId="46" toId="50">
</dataflow>
<dataflow id="210" from="arr_3_addr_1" to="arr_3_load_1" fromId="47" toId="51">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecPipeline" to="specpipeline_ln36" fromId="211" toId="52">
</dataflow>
<dataflow id="213" from="StgValue_108" to="specpipeline_ln36" fromId="108" toId="52">
</dataflow>
<dataflow id="215" from="StgValue_214" to="specpipeline_ln36" fromId="214" toId="52">
</dataflow>
<dataflow id="216" from="StgValue_214" to="specpipeline_ln36" fromId="214" toId="52">
</dataflow>
<dataflow id="217" from="StgValue_214" to="specpipeline_ln36" fromId="214" toId="52">
</dataflow>
<dataflow id="219" from="empty_3" to="specpipeline_ln36" fromId="218" toId="52">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="220" toId="53">
</dataflow>
<dataflow id="223" from="StgValue_222" to="speclooptripcount_ln22" fromId="222" toId="53">
</dataflow>
<dataflow id="224" from="StgValue_222" to="speclooptripcount_ln22" fromId="222" toId="53">
</dataflow>
<dataflow id="225" from="StgValue_222" to="speclooptripcount_ln22" fromId="222" toId="53">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="226" toId="54">
</dataflow>
<dataflow id="229" from="empty_9" to="specloopname_ln34" fromId="228" toId="54">
</dataflow>
<dataflow id="230" from="arg1_r_1_addr" to="arg1_r_1_load" fromId="26" toId="55">
</dataflow>
<dataflow id="232" from="_ssdm_op_Mux.ap_auto.2i32.i1" to="tmp_8" fromId="231" toId="56">
</dataflow>
<dataflow id="234" from="StgValue_233" to="tmp_8" fromId="233" toId="56">
</dataflow>
<dataflow id="235" from="arg1_r_1_load" to="tmp_8" fromId="55" toId="56">
</dataflow>
<dataflow id="236" from="trunc_ln37" to="tmp_8" fromId="23" toId="56">
</dataflow>
<dataflow id="237" from="tmp_8" to="zext_ln40_1" fromId="56" toId="57">
</dataflow>
<dataflow id="238" from="zext_ln40_cast" to="mul_ln40_1" fromId="8" toId="58">
</dataflow>
<dataflow id="239" from="zext_ln40_1" to="mul_ln40_1" fromId="57" toId="58">
</dataflow>
<dataflow id="241" from="_ssdm_op_BitConcatenate.i64.i63.i1" to="shl_ln1" fromId="240" toId="59">
</dataflow>
<dataflow id="242" from="mul_ln40_1" to="shl_ln1" fromId="58" toId="59">
</dataflow>
<dataflow id="244" from="StgValue_243" to="shl_ln1" fromId="243" toId="59">
</dataflow>
<dataflow id="245" from="arr_addr" to="arr_load" fromId="28" toId="60">
</dataflow>
<dataflow id="246" from="arr_1_addr" to="arr_1_load" fromId="29" toId="61">
</dataflow>
<dataflow id="247" from="arr_2_addr" to="arr_2_load" fromId="30" toId="62">
</dataflow>
<dataflow id="248" from="arr_3_addr" to="arr_3_load" fromId="31" toId="63">
</dataflow>
<dataflow id="250" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_9" fromId="249" toId="64">
</dataflow>
<dataflow id="251" from="arr_load" to="tmp_9" fromId="60" toId="64">
</dataflow>
<dataflow id="252" from="arr_1_load" to="tmp_9" fromId="61" toId="64">
</dataflow>
<dataflow id="253" from="arr_2_load" to="tmp_9" fromId="62" toId="64">
</dataflow>
<dataflow id="254" from="arr_3_load" to="tmp_9" fromId="63" toId="64">
</dataflow>
<dataflow id="255" from="trunc_ln34_1" to="tmp_9" fromId="14" toId="64">
</dataflow>
<dataflow id="256" from="tmp_9" to="add_ln40" fromId="64" toId="65">
</dataflow>
<dataflow id="257" from="shl_ln1" to="add_ln40" fromId="59" toId="65">
</dataflow>
<dataflow id="258" from="arg1_r_addr" to="arg1_r_load" fromId="39" toId="66">
</dataflow>
<dataflow id="259" from="_ssdm_op_Mux.ap_auto.2i32.i1" to="tmp_s" fromId="231" toId="67">
</dataflow>
<dataflow id="260" from="StgValue_233" to="tmp_s" fromId="233" toId="67">
</dataflow>
<dataflow id="261" from="arg1_r_load" to="tmp_s" fromId="66" toId="67">
</dataflow>
<dataflow id="262" from="trunc_ln37" to="tmp_s" fromId="23" toId="67">
</dataflow>
<dataflow id="263" from="tmp_s" to="zext_ln40_3" fromId="67" toId="68">
</dataflow>
<dataflow id="264" from="zext_ln40_cast" to="mul_ln40" fromId="8" toId="69">
</dataflow>
<dataflow id="265" from="zext_ln40_3" to="mul_ln40" fromId="68" toId="69">
</dataflow>
<dataflow id="266" from="_ssdm_op_BitConcatenate.i64.i63.i1" to="shl_ln40_1" fromId="240" toId="70">
</dataflow>
<dataflow id="267" from="mul_ln40" to="shl_ln40_1" fromId="69" toId="70">
</dataflow>
<dataflow id="268" from="StgValue_243" to="shl_ln40_1" fromId="243" toId="70">
</dataflow>
<dataflow id="269" from="arr_addr_1" to="arr_load_1" fromId="44" toId="71">
</dataflow>
<dataflow id="270" from="arr_1_addr_1" to="arr_1_load_1" fromId="45" toId="72">
</dataflow>
<dataflow id="271" from="arr_2_addr_1" to="arr_2_load_1" fromId="46" toId="73">
</dataflow>
<dataflow id="272" from="arr_3_addr_1" to="arr_3_load_1" fromId="47" toId="74">
</dataflow>
<dataflow id="273" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_2" fromId="249" toId="75">
</dataflow>
<dataflow id="274" from="arr_1_load_1" to="tmp_2" fromId="72" toId="75">
</dataflow>
<dataflow id="275" from="arr_2_load_1" to="tmp_2" fromId="73" toId="75">
</dataflow>
<dataflow id="276" from="arr_3_load_1" to="tmp_2" fromId="74" toId="75">
</dataflow>
<dataflow id="277" from="arr_load_1" to="tmp_2" fromId="71" toId="75">
</dataflow>
<dataflow id="278" from="trunc_ln34_1" to="tmp_2" fromId="14" toId="75">
</dataflow>
<dataflow id="279" from="tmp_2" to="add_ln40_3" fromId="75" toId="76">
</dataflow>
<dataflow id="280" from="shl_ln40_1" to="add_ln40_3" fromId="70" toId="76">
</dataflow>
<dataflow id="281" from="add_ln40" to="store_ln40" fromId="65" toId="77">
</dataflow>
<dataflow id="282" from="arr_2_addr" to="store_ln40" fromId="30" toId="77">
</dataflow>
<dataflow id="283" from="add_ln40_3" to="store_ln40" fromId="76" toId="78">
</dataflow>
<dataflow id="284" from="arr_3_addr_1" to="store_ln40" fromId="47" toId="78">
</dataflow>
<dataflow id="285" from="add_ln40" to="store_ln40" fromId="65" toId="80">
</dataflow>
<dataflow id="286" from="arr_1_addr" to="store_ln40" fromId="29" toId="80">
</dataflow>
<dataflow id="287" from="add_ln40_3" to="store_ln40" fromId="76" toId="81">
</dataflow>
<dataflow id="288" from="arr_2_addr_1" to="store_ln40" fromId="46" toId="81">
</dataflow>
<dataflow id="289" from="add_ln40" to="store_ln40" fromId="65" toId="83">
</dataflow>
<dataflow id="290" from="arr_addr" to="store_ln40" fromId="28" toId="83">
</dataflow>
<dataflow id="291" from="add_ln40_3" to="store_ln40" fromId="76" toId="84">
</dataflow>
<dataflow id="292" from="arr_1_addr_1" to="store_ln40" fromId="45" toId="84">
</dataflow>
<dataflow id="293" from="add_ln40" to="store_ln40" fromId="65" toId="86">
</dataflow>
<dataflow id="294" from="arr_3_addr" to="store_ln40" fromId="31" toId="86">
</dataflow>
<dataflow id="295" from="add_ln40_3" to="store_ln40" fromId="76" toId="87">
</dataflow>
<dataflow id="296" from="arr_addr_1" to="store_ln40" fromId="44" toId="87">
</dataflow>
<dataflow id="297" from="icmp_ln34" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="298" from="trunc_ln34_1" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="299" from="trunc_ln34_1" to="StgValue_4" fromId="14" toId="4">
</dataflow>
<dataflow id="300" from="icmp_ln34" to="StgValue_3" fromId="12" toId="3">
</dataflow>
</dataflows>


</stg>
