# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../VGA_Sobel.gen/sources_1/ip/Fifo_ligne_2/sim/Fifo_ligne_2.v" \
"../../../../VGA_Sobel.gen/sources_1/ip/Fifo_ligne_1/sim/Fifo_ligne_1.v" \
"../../../../../tb_read_write_image.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
