// Seed: 656277298
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output uwire id_2,
    output uwire id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wor id_6,
    input wire id_7,
    output supply0 id_8,
    output tri id_9
);
  tri  id_11;
  wire id_12;
  assign id_11 = id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output wor id_3
);
  tri0 id_5 = (id_5 || 1 && id_5 == id_0);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_3,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3,
      id_2
  );
  wire id_6;
  assign id_6 = id_6;
  wire id_7;
endmodule
