var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[32.6457, 20.9273, 13.659, 19.6461, 4.34783], "total":[167123, 233405, 533, 66, 584], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[9588, 10682, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 3 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:62 (_aLoader_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"a.cl", "line":62}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:63 (_xLoader_channel)", "type":"resource", "data":[11, 198, 2, 0, 0], "debug":[[{"filename":"a.cl", "line":63}]], "details":[{"type":"text", "text":"Channel is implemented 64 bits wide by 256 deep."}, {"type":"brief", "text":"64b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:64 (_xFeeder_channel)", "type":"resource", "data":[11, 198, 2, 0, 0], "debug":[[{"filename":"a.cl", "line":64}]], "details":[{"type":"text", "text":"Channel is implemented 64 bits wide by 256 deep."}, {"type":"brief", "text":"64b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:66 (_V_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"a.cl", "line":66}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_V", "compute_units":1, "type":"function", "total_percent":[1.85429, 1.46571, 0.563787, 1.03207, 4.21607], "total_kernel_resources":[6383, 9634, 28, 64, 307], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_uZ_shreg\' (a.cl:190)\\n - \'_135\' (a.cl:207)\\n - \'_139\' (a.cl:214)\\n - \'_140\' (a.cl:218)\\n - \'_152\' (a.cl:251)", "type":"resource", "data":[112, 160, 0, 0, 64], "debug":[[{"filename":"a.cl", "line":190}], [{"filename":"a.cl", "line":207}], [{"filename":"a.cl", "line":214}], [{"filename":"a.cl", "line":218}], [{"filename":"a.cl", "line":251}]], "details":[{"type":"text", "text":"Type: Shift Register (32 or fewer tap points)"}, {"type":"text", "text":"16 registers of width 6 and depth 1"}, {"type":"text", "text":"16 registers of width 64 and depth 32"}, {"type":"brief", "text":"Shift Register,\\n16 regs, 6 width by 1 depth,\\n16 regs, 64 width by 32 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_i\' (a.cl:197)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":197}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_k\' (a.cl:200)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":200}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_kk_ii\' (a.cl:202)", "type":"resource", "data":[14, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_V.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:197", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":197}]]}, {"name":"a.cl:200", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":200}]]}, {"name":"a.cl:276", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":276}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:197", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":197}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:200", "type":"resource", "data":[36, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":200}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:276", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":276}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:296", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":296}]]}]}]}, {"name":"kernel_V.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[16, 12, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:188", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":188}]]}, {"name":"a.cl:197", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":197}]]}, {"name":"a.cl:200", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":200}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:188", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":188}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:197", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":197}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 11, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[41, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:188", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":188}]]}, {"name":"a.cl:197", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":197}]]}, {"name":"a.cl:200", "type":"resource", "data":[16, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":200}]]}, {"name":"a.cl:270", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":270}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:188", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":188}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:200", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":200}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:270", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":270}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:277", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1202, 2623, 2, 0, 226], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1202, 2623, 2, 0, 226]}]}, {"name":"Feedback", "type":"resource", "data":[850, 2482, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[90, 60, 0, 0, 0]}, {"name":"a.cl:188", "type":"resource", "data":[49, 48, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":188}]]}, {"name":"a.cl:190", "type":"resource", "data":[45, 30, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":190}]]}, {"name":"a.cl:197", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":197}]]}, {"name":"a.cl:200", "type":"resource", "data":[40, 56, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":200}]]}, {"name":"a.cl:202", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":202}]]}, {"name":"a.cl:214", "type":"resource", "data":[12, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":214}]]}, {"name":"a.cl:270", "type":"resource", "data":[61, 46, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":270}]]}, {"name":"a.cl:277", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]]}, {"name":"a.cl:279", "type":"resource", "data":[496, 2192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 26, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[53, 0.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":30, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"6-bit Integer Subtract", "type":"resource", "count":30, "data":[45, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":60, "data":[7.5, 0, 0, 0, 0]}]}, {"name":"a.cl:190", "type":"resource", "data":[26.5, 0.25, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":190}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":15, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"6-bit Integer Subtract", "type":"resource", "count":15, "data":[22.5, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":30, "data":[3.75, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:200", "type":"resource", "data":[1.83333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":200}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.33333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:202", "type":"resource", "data":[53.3333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":202}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.33333, 0.333333, 0, 0, 0]}, {"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:214", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":214}]], "children":[{"name":"6-bit Integer Subtract", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:224", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":224}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:225", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":225}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:255", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":255}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:256", "type":"resource", "data":[1024, 1024, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":256}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[1024, 1024, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:269", "type":"resource", "data":[0, 0, 0, 42.6667, 0], "debug":[[{"filename":"a.cl", "line":269}]], "children":[{"name":"Hardened Dot Product of Size 2", "type":"resource", "count":64, "data":[0, 0, 0, 42.6667, 0]}], "replace_name":"true"}, {"name":"a.cl:270", "type":"resource", "data":[26.5, 0.25, 0, 21.3333, 0], "debug":[[{"filename":"a.cl", "line":270}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":15, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"6-bit Integer Subtract", "type":"resource", "count":15, "data":[22.5, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":30, "data":[3.75, 0, 0, 0, 0]}, {"name":"Hardened Dot Product of Size 2", "type":"resource", "count":32, "data":[0, 0, 0, 21.3333, 0]}], "replace_name":"true"}, {"name":"a.cl:274", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:278", "type":"resource", "data":[1.83333, 1.33333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:279", "type":"resource", "data":[928, 512, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[928, 512, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:290", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":290}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aLoader", "compute_units":1, "type":"function", "total_percent":[0.915706, 0.469803, 0.472846, 1.17951, 0], "total_kernel_resources":[3574, 8080, 32, 0, 22], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_i\' (a.cl:77)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_k\' (a.cl:80)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii\' (a.cl:82)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:75)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"kernel_aLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:77", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]]}, {"name":"a.cl:80", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:77", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:80", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:94", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":94}]]}]}]}, {"name":"kernel_aLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:75", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"a.cl:77", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:75", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:77", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:75", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"a.cl:77", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]]}, {"name":"a.cl:80", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:75", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:80", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[123, 298, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[123, 298, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:75", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"a.cl:77", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]]}, {"name":"a.cl:80", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]]}, {"name":"a.cl:82", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]]}, {"name":"a.cl:90", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":90}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:80", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[20.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:87", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":87}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:88", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:89", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":89}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:90", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":90}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[1.28274, 0.629799, 0.684047, 0, 0], "total_kernel_resources":[3521, 11689, 0, 0, 93], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:304)\\n - \'_181\' (a.cl:320)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}], [{"filename":"a.cl", "line":320}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:304)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:307)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":307}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_ii\' (a.cl:309)", "type":"resource", "data":[7, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_iii\' (a.cl:314)", "type":"resource", "data":[31, 110, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":314}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"a.cl:303 (_V_channel_array.s)", "type":"resource", "data":[516, 4096, 0, 0, 28], "debug":[[{"filename":"a.cl", "line":303}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"4 (banked on bits 4, 5)", "Bank width":"128 bits", "Bank depth":"2 words", "Total replication":"1", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 1 read and 9 writes. "}, {"type":"text", "text":"Banked on bits 4, 5 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n128B requested,\\n128B implemented."}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"a.cl:307", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":307}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:307", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":307}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[17, 36, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[17, 36, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[17, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:304", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]]}, {"name":"a.cl:307", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":307}]]}, {"name":"a.cl:316", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":316}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:304", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:307", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":307}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:309", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:325", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":325}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:312", "type":"resource", "data":[36, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":312}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[36, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"303"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:316", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":316}]]}]}]}, {"name":"kernel_unloader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[382, 1822, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[382, 1757, 0, 0, 0]}, {"name":"a.cl:307", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":307}]]}, {"name":"a.cl:311", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":311}]]}]}, {"name":"Feedback", "type":"resource", "data":[40, 24, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:304", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]]}, {"name":"a.cl:307", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":307}]]}, {"name":"a.cl:309", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]]}, {"name":"a.cl:316", "type":"resource", "data":[15, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":316}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:309", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:311", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":311}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:312", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":312}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"303"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:314", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":314}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:316", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":316}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[63, 285, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[63, 285, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[129, 266, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0]}, {"name":"a.cl:307", "type":"resource", "data":[26, 21, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":307}]]}, {"name":"a.cl:309", "type":"resource", "data":[18, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]]}, {"name":"a.cl:314", "type":"resource", "data":[41, 115, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":314}]]}, {"name":"a.cl:316", "type":"resource", "data":[43, 114, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":316}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:307", "type":"resource", "data":[0.5, 0.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":307}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:314", "type":"resource", "data":[42.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":314}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0.5, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:316", "type":"resource", "data":[44, 73.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":316}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[42, 73, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"303"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:318", "type":"resource", "data":[367, 2172, 0, 0, 31], "debug":[[{"filename":"a.cl", "line":318}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[367, 2172, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:320", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":320}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B6", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:316", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":316}]]}]}]}]}, {"name":"kernel_xFeeder", "compute_units":1, "type":"function", "total_percent":[0.647996, 0.544593, 0.172226, 0, 0.131752], "total_kernel_resources":[1713, 2943, 0, 1.5, 147], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_61\' (a.cl:178)\\n - \'_xFeeder_cycle_temp\' (a.cl:132)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":132}], [{"filename":"a.cl", "line":178}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xFeeder_s0_outermost_loop\' (a.cl:140)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":140}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"a.cl:133 (_xFeeder_buffer__0_ibuffer)", "type":"resource", "data":[0, 0, 0, 0, 128], "debug":[[{"filename":"a.cl", "line":133}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"512 bytes", "Implemented size":"512 bytes", "Number of banks":"32 (banked on bits 3, 4, 5, 6, 7)", "Bank width":"64 bits", "Bank depth":"2 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 512 bytes, implemented size 512 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Banked on bits 3, 4, 5, 6, 7 into 32 separate banks."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n512B requested,\\n512B implemented."}]}, {"name":"kernel_xFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 138, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 72, 0, 0, 0]}, {"name":"a.cl:137", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":137}]]}, {"name":"a.cl:140", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":140}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:137", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":137}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:139", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":139}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[22, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:140", "type":"resource", "data":[146, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":140}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:181", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":181}]]}]}]}, {"name":"kernel_xFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[32, 278, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 278, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[41, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:132", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":132}]]}, {"name":"a.cl:140", "type":"resource", "data":[39, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":140}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 9, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:132", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":132}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:140", "type":"resource", "data":[53.5, 0.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":140}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.5, 0.5, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:144", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":144}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:146", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":146}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:147", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":147}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:150", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":150}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:157", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":157}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"133"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:161", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":161}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:162", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":162}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:163", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":163}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:173", "type":"resource", "data":[43.5, 73.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":173}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[42, 73, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"133"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:174", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":174}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:178", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":178}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_xLoader", "compute_units":1, "type":"function", "total_percent":[1.52604, 0.948034, 0.661634, 0.663472, 0], "total_kernel_resources":[7800, 11306, 18, 0, 15], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:103)\\n - \'_22\' (a.cl:120)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}], [{"filename":"a.cl", "line":120}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:103)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_i\' (a.cl:106)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_k\' (a.cl:109)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_kk\' (a.cl:111)", "type":"resource", "data":[7, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":111}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width by 1 depth"}]}, {"name":"kernel_xLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 157, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:106", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]]}, {"name":"a.cl:109", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]]}, {"name":"a.cl:115", "type":"resource", "data":[2, 27, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":115}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:106", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:109", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:125", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":125}]]}]}]}, {"name":"kernel_xLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:103", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]]}, {"name":"a.cl:106", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:103", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:103", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]]}, {"name":"a.cl:106", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]]}, {"name":"a.cl:109", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:103", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:109", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:111", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":111}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[395, 6255, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[395, 6255, 1, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[68, 84, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:103", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]]}, {"name":"a.cl:106", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]]}, {"name":"a.cl:109", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]]}, {"name":"a.cl:111", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":111}]]}, {"name":"a.cl:120", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:109", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:111", "type":"resource", "data":[13.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":111}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:116", "type":"resource", "data":[4833, 128, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":116}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4833, 128, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:117", "type":"resource", "data":[488, 2050, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":117}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[488, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:118", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":118}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:120", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[9588,10682,0,0,0],"details":[{"text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":62}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:62 (_aLoader_channel)","type":"resource"},{"data":[11,198,2,0,0],"debug":[[{"filename":"a.cl","line":63}]],"details":[{"text":"Channel is implemented 64 bits wide by 256 deep.","type":"text"},{"text":"64b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:63 (_xLoader_channel)","type":"resource"},{"data":[11,198,2,0,0],"debug":[[{"filename":"a.cl","line":64}]],"details":[{"text":"Channel is implemented 64 bits wide by 256 deep.","type":"text"},{"text":"64b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:64 (_xFeeder_channel)","type":"resource"},{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":66}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:66 (_V_channel)","type":"resource"}],"data":[44,6552,56,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[947,2550,26,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[112,160,0,0,64],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"16 registers of width 6 and depth 1","type":"text"},{"text":"16 registers of width 64 and depth 32","type":"text"},{"text":"Shift Register,\\n16 regs, 6 width by 1 depth,\\n16 regs, 64 width by 32 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uZ_shreg\' (a.cl:190)\\n - \'_135\' (a.cl:207)\\n - \'_139\' (a.cl:214)\\n - \'_140\' (a.cl:218)\\n - \'_152\' (a.cl:251)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_i\' (a.cl:197)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_k\' (a.cl:200)","type":"resource"},{"data":[14,51,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_kk_ii\' (a.cl:202)","type":"resource"},{"children":[{"count":4,"data":[1242,2703,2,0,226],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":30,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":30,"data":[45,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Integer Subtract","type":"resource"},{"count":60,"data":[7.5,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Select","type":"resource"}],"data":[1299,2705.5,2,0,226],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":197}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":197}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":197}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":197}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":197}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":197}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":197}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":197}]],"name":"a.cl:197","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":200}]],"name":"State","type":"resource"},{"count":3,"data":[2.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":200}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":200}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":200}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":200}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":200}]],"name":"33-bit Integer Compare","type":"resource"},{"count":3,"data":[1.33333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":200}]],"name":"1-bit Or","type":"resource"}],"data":[114.83333,3.333333,0,0,0],"debug":[[{"filename":"a.cl","line":200}]],"name":"a.cl:200","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"32-bit Integer Add","type":"resource"}],"data":[34,32,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"a.cl:276","type":"resource"},{"children":[{"count":2,"data":[40.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":188}]],"name":"33-bit Select","type":"resource"}],"data":[40.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":188}]],"name":"a.cl:188","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":270}]],"name":"33-bit Select","type":"resource"},{"count":15,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"a.cl","line":270}]],"name":"1-bit Xor","type":"resource"},{"count":15,"data":[22.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":270}]],"name":"6-bit Integer Subtract","type":"resource"},{"count":30,"data":[3.75,0,0,0,0],"debug":[[{"filename":"a.cl","line":270}]],"name":"6-bit Select","type":"resource"},{"count":32,"data":[0,0,0,21.3333,0],"debug":[[{"filename":"a.cl","line":270}]],"name":"Hardened Dot Product of Size 2","type":"resource"}],"data":[40,0.25,0,21.3333,0],"debug":[[{"filename":"a.cl","line":270}]],"name":"a.cl:270","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"a.cl:277","replace_name":"true","type":"resource"},{"children":[{"count":15,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"a.cl","line":190}]],"name":"1-bit Xor","type":"resource"},{"count":15,"data":[22.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":190}]],"name":"6-bit Integer Subtract","type":"resource"},{"count":30,"data":[3.75,0,0,0,0],"debug":[[{"filename":"a.cl","line":190}]],"name":"6-bit Select","type":"resource"}],"data":[26.5,0.25,0,0,0],"debug":[[{"filename":"a.cl","line":190}]],"name":"a.cl:190","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.33333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"32-bit Integer Add","type":"resource"}],"data":[53.3333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"a.cl:202","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":214}]],"name":"6-bit Integer Subtract","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":214}]],"name":"6-bit Select","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":214}]],"name":"a.cl:214","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":224}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":224}]],"name":"a.cl:224","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"a.cl:225","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":255}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":255}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"a.cl","line":255}]],"name":"a.cl:255","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1024,1024,0,0,0],"debug":[[{"filename":"a.cl","line":256}]],"name":"32-bit Select","type":"resource"}],"data":[1024,1024,0,0,0],"debug":[[{"filename":"a.cl","line":256}]],"name":"a.cl:256","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,42.6667,0],"debug":[[{"filename":"a.cl","line":269}]],"name":"Hardened Dot Product of Size 2","type":"resource"}],"data":[0,0,0,42.6667,0],"debug":[[{"filename":"a.cl","line":269}]],"name":"a.cl:269","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"a.cl:274","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"1-bit Or","type":"resource"}],"data":[1.83333,1.33333,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"a.cl:278","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[928,512,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"32-bit Select","type":"resource"}],"data":[928,512,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"a.cl:279","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":290}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":290}]],"name":"a.cl:290","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6382.99996,9633.999996,28,64,307],"debug":[[{"filename":"a.cl","line":190}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_V","total_kernel_resources":[6383,9634,28,64,307],"total_percent":[1.85429,1.46571,0.563787,1.03207,4.21607],"type":"function"},{"children":[{"data":[137,128,0,0,12],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_i\' (a.cl:77)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_k\' (a.cl:80)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii\' (a.cl:82)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:75)","type":"resource"},{"children":[{"count":3,"data":[155,365,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[157,365,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"a.cl:77","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"a.cl:80","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"a.cl:75","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"2-bit Select","type":"resource"}],"data":[52.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"a.cl:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"a.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"a.cl:88","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"a.cl:89","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"a.cl:90","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3574,8080,32,0,22],"debug":[[{"filename":"a.cl","line":75}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[3574,8080,32,0,22],"total_percent":[0.915706,0.469803,0.472846,1.17951,0],"type":"function"},{"children":[{"data":[278,364,0,0,16],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:304)\\n - \'_181\' (a.cl:320)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:304)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:307)","type":"resource"},{"data":[7,10,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 6 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_ii\' (a.cl:309)","type":"resource"},{"data":[31,110,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_iii\' (a.cl:314)","type":"resource"},{"data":[516,4096,0,0,28],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 1 read and 9 writes. ","type":"text"},{"text":"Banked on bits 4, 5 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2 words","Bank width":"128 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"128 bytes","Number of banks":"4 (banked on bits 4, 5)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n128B requested,\\n128B implemented.","type":"brief"}],"name":"a.cl:303 (_V_channel_array.s)","type":"resource"},{"children":[{"count":4,"data":[478,2109,0,0,8],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[478,2109,0,0,8],"name":"No Source Line","type":"resource"},{"children":[{"count":2,"data":[2,35,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"1-bit Or","type":"resource"}],"data":[198.5,37.5,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"a.cl:307","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"a.cl:304","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"a.cl:309","replace_name":"true","type":"resource"},{"children":[{"count":9,"data":[308,216,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"Store","type":"resource"}],"data":[308,216,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"a.cl:312","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,64,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"Channel Read","type":"resource"}],"data":[1,64,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"a.cl:311","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[74.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"a.cl:314","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[42,73,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"Load","type":"resource"}],"data":[45,74.5,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"a.cl:316","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[367,2172,0,0,31],"debug":[[{"filename":"a.cl","line":318}]],"name":"Store","type":"resource"}],"data":[367,2172,0,0,31],"debug":[[{"filename":"a.cl","line":318}]],"name":"a.cl:318","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":320}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":320}]],"name":"a.cl:320","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3521,11689,0,0,93],"debug":[[{"filename":"a.cl","line":303}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[3521,11689,0,0,93],"total_percent":[1.28274,0.629799,0.684047,0,0],"type":"function"},{"children":[{"data":[73,59,0,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_61\' (a.cl:178)\\n - \'_xFeeder_cycle_temp\' (a.cl:132)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xFeeder_s0_outermost_loop\' (a.cl:140)","type":"resource"},{"data":[0,0,0,0,128],"details":[{"Additional information":[{"text":"Requested size 512 bytes, implemented size 512 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Banked on bits 3, 4, 5, 6, 7 into 32 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2 words","Bank width":"64 bits","Implemented size":"512 bytes","Number of banks":"32 (banked on bits 3, 4, 5, 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"512 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n512B requested,\\n512B implemented.","type":"brief"}],"name":"a.cl:133 (_xFeeder_buffer__0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[34,350,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[34,350,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"a.cl:137","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"4-bit Select","type":"resource"}],"data":[199.5,36.5,0,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"a.cl:140","type":"resource"},{"children":[{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"a.cl","line":139}]],"name":"32-bit Integer Add","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"a.cl","line":139}]],"name":"a.cl:139","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"a.cl:132","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":144}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":144}]],"name":"a.cl:144","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":146}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":146}]],"name":"a.cl:146","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":147}]],"name":"a.cl:147","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":150}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":150}]],"name":"a.cl:150","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":157}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":157}]],"name":"a.cl:157","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":161}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":161}]],"name":"a.cl:161","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":162}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":162}]],"name":"a.cl:162","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"a.cl:163","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":173}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":173}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[42,73,0,0,0],"debug":[[{"filename":"a.cl","line":173}]],"name":"Load","type":"resource"}],"data":[43.5,73.5,0,0,0],"debug":[[{"filename":"a.cl","line":173}]],"name":"a.cl:173","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":174}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":174}]],"name":"a.cl:174","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":178}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":178}]],"name":"a.cl:178","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1713,2943,0,1.5,147],"debug":[[{"filename":"a.cl","line":132}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xFeeder","total_kernel_resources":[1713,2943,0,1.5,147],"total_percent":[0.647996,0.544593,0.172226,0,0.131752],"type":"function"},{"children":[{"data":[142,137,2,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:103)\\n - \'_22\' (a.cl:120)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:103)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_i\' (a.cl:106)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_k\' (a.cl:109)","type":"resource"},{"data":[7,10,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 6 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_kk\' (a.cl:111)","type":"resource"},{"children":[{"count":3,"data":[427,6322,1,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[429,6322,1,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"a.cl:106","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"a.cl:109","type":"resource"},{"children":[{"count":1,"data":[2,27,0,0,0],"debug":[[{"filename":"a.cl","line":115}]],"name":"State","type":"resource"}],"data":[2,27,0,0,0],"debug":[[{"filename":"a.cl","line":115}]],"name":"a.cl:115","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"a.cl:103","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[45.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"a.cl:111","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4833,128,0,0,0],"debug":[[{"filename":"a.cl","line":116}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4833,128,0,0,0],"debug":[[{"filename":"a.cl","line":116}]],"name":"a.cl:116","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[488,2050,15,0,0],"debug":[[{"filename":"a.cl","line":117}]],"name":"Load","type":"resource"}],"data":[488,2050,15,0,0],"debug":[[{"filename":"a.cl","line":117}]],"name":"a.cl:117","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"a.cl:118","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"a.cl:120","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7800,11306,18,0,15],"debug":[[{"filename":"a.cl","line":103}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xLoader","total_kernel_resources":[7800,11306,18,0,15],"total_percent":[1.52604,0.948034,0.661634,0.663472,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[32622.99996,60952.999996,136,65.5,584],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[167123,233405,533,66,584],"total_percent":[32.6457,20.9273,13.659,19.6461,4.34783],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_xFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_xFeeder.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":4, "name":"kernel_xFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"kernel_xFeeder.B2", "children":[{"type":"inst", "id":6, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":150}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"a.cl", "line":157}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_xFeeder_buffer__0_ibuffer", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"a.cl", "line":173}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_xFeeder_buffer__0_ibuffer", "Start Cycle":"8", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":174}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"15", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":12, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":140}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"13"}]}, {"type":"inst", "id":13, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"15", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"15", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":14, "name":"Local Memory", "children":[{"type":"memsys", "id":15, "name":"_xFeeder_buffer__0_ibuffer", "debug":[[{"filename":"a.cl", "line":133}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"512B requested\\n512B implemented"}], "Requested size":"512 bytes", "Implemented size":"512 bytes", "Number of banks":"32", "Bank width":"64 bits", "Bank depth":"2 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":112, "name":"kernel_V", "children":[{"type":"bb", "id":113, "name":"kernel_V.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":114, "name":"kernel_V.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":115, "name":"kernel_V.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"117"}]}, {"type":"bb", "id":116, "name":"kernel_V.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"119"}]}, {"type":"bb", "id":117, "name":"kernel_V.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":118, "name":"kernel_V.B5", "children":[{"type":"inst", "id":120, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":224}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":122, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":225}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":123, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":290}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"49", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":125, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"126"}]}, {"type":"inst", "id":126, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"49", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"49", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":119, "name":"kernel_V.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":127, "name":"kernel_aLoader", "children":[{"type":"bb", "id":128, "name":"kernel_aLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":129, "name":"kernel_aLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":130, "name":"kernel_aLoader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"132"}]}, {"type":"bb", "id":131, "name":"kernel_aLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"133"}]}, {"type":"bb", "id":132, "name":"kernel_aLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":133, "name":"kernel_aLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":134, "name":"kernel_aLoader.B6", "children":[{"type":"inst", "id":135, "name":"Load", "debug":[[{"filename":"a.cl", "line":87}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"143", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":136, "name":"Load", "debug":[[{"filename":"a.cl", "line":88}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"143", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":137, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":89}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"151", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":138, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":82}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"139"}]}, {"type":"inst", "id":139, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"151", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"151", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":141, "name":"kernel_xLoader", "children":[{"type":"bb", "id":142, "name":"kernel_xLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":143, "name":"kernel_xLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":144, "name":"kernel_xLoader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"146"}]}, {"type":"bb", "id":145, "name":"kernel_xLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"147"}]}, {"type":"bb", "id":146, "name":"kernel_xLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":147, "name":"kernel_xLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":148, "name":"kernel_xLoader.B6", "children":[{"type":"inst", "id":149, "name":"Load", "debug":[[{"filename":"a.cl", "line":117}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"55", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":150, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":118}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"183", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":151, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":111}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"152"}]}, {"type":"inst", "id":152, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"183", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"183", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":153, "name":"kernel_unloader", "children":[{"type":"bb", "id":154, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":155, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"157"}]}, {"type":"bb", "id":156, "name":"kernel_unloader.B2", "children":[{"type":"inst", "id":161, "name":"Store", "debug":[[{"filename":"a.cl", "line":312}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_V_channel_array.s", "Start Cycle":"0", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":173, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":174, "name":"End", "details":[{"type":"table", "Start Cycle":"1", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":157, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":158, "name":"kernel_unloader.B4", "children":[{"type":"inst", "id":162, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":311}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":163, "name":"Store", "debug":[[{"filename":"a.cl", "line":312}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_V_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":164, "name":"Store", "debug":[[{"filename":"a.cl", "line":312}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_V_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":165, "name":"Store", "debug":[[{"filename":"a.cl", "line":312}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_V_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":166, "name":"Store", "debug":[[{"filename":"a.cl", "line":312}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_V_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":167, "name":"Store", "debug":[[{"filename":"a.cl", "line":312}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_V_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":168, "name":"Store", "debug":[[{"filename":"a.cl", "line":312}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_V_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":169, "name":"Store", "debug":[[{"filename":"a.cl", "line":312}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_V_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":170, "name":"Store", "debug":[[{"filename":"a.cl", "line":312}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_V_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":175, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":309}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"160"}]}, {"type":"inst", "id":176, "name":"End", "details":[{"type":"table", "Start Cycle":"11", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"11", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":159, "name":"kernel_unloader.B5", "children":[{"type":"inst", "id":171, "name":"Load", "debug":[[{"filename":"a.cl", "line":316}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_V_channel_array.s", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":172, "name":"Store", "debug":[[{"filename":"a.cl", "line":318}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"11", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":177, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":314}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"178"}]}, {"type":"inst", "id":178, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"13", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"13", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":160, "name":"kernel_unloader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":179, "name":"Local Memory", "children":[{"type":"memsys", "id":180, "name":"_V_channel_array.s", "debug":[[{"filename":"a.cl", "line":303}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"128B requested\\n128B implemented"}], "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"4", "Bank width":"128 bits", "Bank depth":"2 words", "Total replication":"1", "Additional Information":"Running memory at 2x clock to support more concurrent ports", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":140, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":124, "name":"_V_channel", "debug":[[{"filename":"a.cl", "line":183}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":121, "name":"_aLoader_channel", "debug":[[{"filename":"a.cl", "line":183}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":11, "name":"_xFeeder_channel", "debug":[[{"filename":"a.cl", "line":128}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"256"}]}, {"type":"channel", "id":7, "name":"_xLoader_channel", "debug":[[{"filename":"a.cl", "line":128}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"256"}]}], "links":[{"from":7, "to":6}, {"from":10, "to":11}, {"from":15, "to":9}, {"from":8, "to":15}, {"from":13, "to":4}, {"from":13, "to":12}, {"from":3, "to":12}, {"from":6, "to":13}, {"from":8, "to":13}, {"from":9, "to":13}, {"from":10, "to":13}, {"from":12, "to":6}, {"from":6, "to":8}, {"from":6, "to":9}, {"from":8, "to":10}, {"from":9, "to":10}, {"from":121, "to":120}, {"from":11, "to":122}, {"from":123, "to":124}, {"from":117, "to":114}, {"from":117, "to":115}, {"from":113, "to":115}, {"from":119, "to":116}, {"from":115, "to":116}, {"from":119, "to":117}, {"from":126, "to":125}, {"from":116, "to":125}, {"from":120, "to":126}, {"from":122, "to":126}, {"from":123, "to":126}, {"from":126, "to":119}, {"from":125, "to":120}, {"from":125, "to":122}, {"from":120, "to":123}, {"from":122, "to":123}, {"from":137, "to":121}, {"from":132, "to":129}, {"from":132, "to":130}, {"from":128, "to":130}, {"from":133, "to":131}, {"from":130, "to":131}, {"from":133, "to":132}, {"from":139, "to":133}, {"from":139, "to":138}, {"from":131, "to":138}, {"from":135, "to":139}, {"from":136, "to":139}, {"from":137, "to":139}, {"from":138, "to":135}, {"from":138, "to":136}, {"from":136, "to":137}, {"from":135, "to":137}, {"from":140, "to":136}, {"from":140, "to":135}, {"from":150, "to":7}, {"from":146, "to":143}, {"from":146, "to":144}, {"from":142, "to":144}, {"from":147, "to":145}, {"from":144, "to":145}, {"from":147, "to":146}, {"from":152, "to":147}, {"from":152, "to":151}, {"from":145, "to":151}, {"from":149, "to":152}, {"from":150, "to":152}, {"from":151, "to":149}, {"from":149, "to":150}, {"from":140, "to":149}, {"from":124, "to":162}, {"from":180, "to":171}, {"from":161, "to":180}, {"from":163, "to":180}, {"from":164, "to":180}, {"from":165, "to":180}, {"from":166, "to":180}, {"from":167, "to":180}, {"from":168, "to":180}, {"from":169, "to":180}, {"from":170, "to":180}, {"from":157, "to":155}, {"from":154, "to":155}, {"from":157, "to":173}, {"from":161, "to":174}, {"from":160, "to":157}, {"from":160, "to":175}, {"from":155, "to":175}, {"from":162, "to":176}, {"from":163, "to":176}, {"from":164, "to":176}, {"from":165, "to":176}, {"from":166, "to":176}, {"from":167, "to":176}, {"from":168, "to":176}, {"from":169, "to":176}, {"from":170, "to":176}, {"from":178, "to":177}, {"from":176, "to":177}, {"from":171, "to":178}, {"from":172, "to":178}, {"from":178, "to":160}, {"from":173, "to":161}, {"from":175, "to":162}, {"from":162, "to":163}, {"from":162, "to":164}, {"from":162, "to":165}, {"from":162, "to":166}, {"from":162, "to":167}, {"from":162, "to":168}, {"from":162, "to":169}, {"from":162, "to":170}, {"from":177, "to":171}, {"from":171, "to":172}, {"from":172, "to":140}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_xFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":128}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_xFeeder.B2", "data":["Yes", "~1", "3"], "debug":[[{"filename":"a.cl", "line":140}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"150"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"174"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"Kernel: kernel_V", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":183}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_V.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":197}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_V.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":200}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_V.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"224"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"225"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"290"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":205}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":210}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":227}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_aLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":69}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":77}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":80}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":82}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"87"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"88"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"89"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_xLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":98}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_xLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":106}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":109}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":111}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"117"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"118"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":299}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":307}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"318"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":309}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":314}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"318"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_xFeeder.B0":{"name":"kernel_xFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xFeeder.B1":{"name":"kernel_xFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xFeeder.B2":{"name":"kernel_xFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":15, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"140"}]}]}}, "kernel_V.B0":{"name":"kernel_V.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_V.B1":{"name":"kernel_V.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_V.B2":{"name":"kernel_V.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"197"}]}]}}, "kernel_V.B3":{"name":"kernel_V.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"200"}]}]}}, "kernel_V.B4":{"name":"kernel_V.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_V.B5":{"name":"kernel_V.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":49, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"202"}]}]}}, "kernel_V.B6":{"name":"kernel_V.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B0":{"name":"kernel_aLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B1":{"name":"kernel_aLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B2":{"name":"kernel_aLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"77"}]}]}}, "kernel_aLoader.B3":{"name":"kernel_aLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"80"}]}]}}, "kernel_aLoader.B4":{"name":"kernel_aLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B5":{"name":"kernel_aLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B6":{"name":"kernel_aLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":151, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"82"}]}]}}, "kernel_xLoader.B0":{"name":"kernel_xLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B1":{"name":"kernel_xLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B2":{"name":"kernel_xLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"106"}]}]}}, "kernel_xLoader.B3":{"name":"kernel_xLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"109"}]}]}}, "kernel_xLoader.B4":{"name":"kernel_xLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_xLoader.B5":{"name":"kernel_xLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_xLoader.B6":{"name":"kernel_xLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":183, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"111"}]}]}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"307"}]}]}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"309"}]}]}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":13, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"314"}]}]}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}}, "functions":{"kernel_xFeeder":{"debug":[{"filename":"a.cl", "line":128}], "loop_hierachy":{"kernel_xFeeder__no_loop":["kernel_xFeeder.B0", "kernel_xFeeder.B1"], "kernel_xFeeder.B2":["kernel_xFeeder.B2"]}}, "kernel_V":{"debug":[{"filename":"a.cl", "line":183}], "loop_hierachy":{"kernel_V__no_loop":["kernel_V.B0", "kernel_V.B1"], "kernel_V.B2":["kernel_V.B2", "kernel_V.B3", "kernel_V.B4"], "kernel_V.B3":["kernel_V.B3", "kernel_V.B5", "kernel_V.B6"], "kernel_V.B5":["kernel_V.B5"]}}, "kernel_aLoader":{"debug":[{"filename":"a.cl", "line":69}], "loop_hierachy":{"kernel_aLoader__no_loop":["kernel_aLoader.B0", "kernel_aLoader.B1"], "kernel_aLoader.B2":["kernel_aLoader.B2", "kernel_aLoader.B3", "kernel_aLoader.B4"], "kernel_aLoader.B3":["kernel_aLoader.B3", "kernel_aLoader.B6", "kernel_aLoader.B5"], "kernel_aLoader.B6":["kernel_aLoader.B6"]}}, "kernel_xLoader":{"debug":[{"filename":"a.cl", "line":98}], "loop_hierachy":{"kernel_xLoader__no_loop":["kernel_xLoader.B0", "kernel_xLoader.B1"], "kernel_xLoader.B2":["kernel_xLoader.B2", "kernel_xLoader.B3", "kernel_xLoader.B4"], "kernel_xLoader.B3":["kernel_xLoader.B3", "kernel_xLoader.B6", "kernel_xLoader.B5"], "kernel_xLoader.B6":["kernel_xLoader.B6"]}}, "kernel_unloader":{"debug":[{"filename":"a.cl", "line":299}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B2"], "kernel_unloader.B1":["kernel_unloader.B1", "kernel_unloader.B4", "kernel_unloader.B3"], "kernel_unloader.B4":["kernel_unloader.B4", "kernel_unloader.B5", "kernel_unloader.B6"], "kernel_unloader.B5":["kernel_unloader.B5"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"kernel_V", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":183}]]}, {"name":"kernel_aLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":69}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":299}]]}, {"name":"kernel_xFeeder", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":128}]]}, {"name":"kernel_xLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":98}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_V", "data":[6383, 9634, 28, 64, 307], "debug":[[{"filename":"a.cl", "line":183}]]}, {"name":"kernel_aLoader", "data":[3574, 8080, 32, 0, 22], "debug":[[{"filename":"a.cl", "line":69}]]}, {"name":"kernel_unloader", "data":[3521, 11689, 0, 0, 93], "debug":[[{"filename":"a.cl", "line":299}]]}, {"name":"kernel_xFeeder", "data":[1713, 2943, 0, 1.5, 147], "debug":[[{"filename":"a.cl", "line":128}]]}, {"name":"kernel_xLoader", "data":[7800, 11306, 18, 0, 15], "debug":[[{"filename":"a.cl", "line":98}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[22991, 43652, 78, 65, 584]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[9588, 10682, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[44, 6552, 56, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[167123, 233405, 533, 65, 584], "data_percent":[19.5603, 13.659, 19.6461, 4.34783]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -g -profile -fpc -fp-relaxed -no-interleaving=default ./a.cl -o ./a.aocx -board=pac_a10"],"name":"Command"},{"data":["Sat Aug 20 22:50:57 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/home/u114360/t2sp/t2s/tests/performance/gemv-complex/bitstream/a10/a.cl","line":133}]],"details":["/home/u114360/t2sp/t2s/tests/performance/gemv-complex/bitstream/a10/a.cl:133:59: warning: attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"],"name":"attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[247.00 ,494.00]    ,"details":[    {      "type":"text","text":"1x clock fmax is limited 2x clock. Higher 1x clock fmax could be achieved without the 2x clock."     }]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[21216.1 ,41292 ,137 ,66 ,411  ]  },  {"name":"kernel_V","data":[6997.5 ,11821 ,27 ,64 ,298]  },  {"name":"kernel_aLoader","data":[2176.5 ,4761 ,30 ,0 ,22]  },  {"name":"kernel_unloader","data":[5527.5 ,12219 ,0 ,0 ,74]  },  {"name":"kernel_xFeeder","data":[2384.8 ,4498 ,64 ,2 ,6]  },  {"name":"kernel_xLoader","data":[4129.8 ,7993 ,16 ,0 ,11]  }]}}';
var fileJSON=[{"path":"/home/u114360/t2sp/t2s/tests/performance/gemv-complex/bitstream/a10/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u114360/t2sp/t2s/tests/performance/gemv-complex/bitstream/a10/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-cm-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union { \012    complex s[16]; \012    float16 v[2]; \012} _aLoader_channel_array_t;\012channel _aLoader_channel_array_t _aLoader_channel __attribute__((depth(256))) ;\012channel complex _xLoader_channel __attribute__((depth(256))) ;\012channel complex _xFeeder_channel __attribute__((depth(256))) ;\012typedef struct { complex s[16]; } _V_channel_array_t;\012channel _V_channel_array_t _V_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_aLoader\012#define __address_space__A_serializer __global\012__kernel void kernel_aLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__A_serializer const complex *restrict _A_serializer_1,\012 __address_space__A_serializer const complex *restrict _A_serializer_2)\012{\012 int _addr_temp = 0;\012 int _0 = _A_extent_1 >> 9;\012 for (int _aLoader_s0_i = 0; _aLoader_s0_i < 0 + _0; _aLoader_s0_i++)\012 {\012  int _1 = _A_extent_0 >> 5;\012  for (int _aLoader_s0_k = 0; _aLoader_s0_k < 0 + _1; _aLoader_s0_k++)\012  {\012   for (int _aLoader_s0_kk_ii = 0; _aLoader_s0_kk_ii < 0 + 1024; _aLoader_s0_kk_ii++)\012   {\012    int _1 = _addr_temp;\012    int _2 = _1 * 8;\012    _aLoader_channel_array_t _temp;\012    _temp.v[0] = vload16(0, (__address_space__A_serializer float*)(_A_serializer_1 + _2));\012    _temp.v[1] = vload16(0, (__address_space__A_serializer float*)(_A_serializer_2 + _2));\012    write_channel_intel(_aLoader_channel, _temp);\012    _addr_temp += 1;\012   } // for _aLoader_s0_kk_ii\012  } // for _aLoader_s0_k\012 } // for _aLoader_s0_i\012} // kernel kernel_aLoader\012#undef __address_space__A_serializer\012// Address spaces for kernel_xLoader\012#define __address_space__X_serializer_mem_channel __global\012__kernel void kernel_xLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__X_serializer_mem_channel const complex *restrict _X_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _15 = _A_extent_1 >> 9;\012 for (int _xLoader_s0_i = 0; _xLoader_s0_i < 0 + _15; _xLoader_s0_i++)\012 {\012  int _16 = _A_extent_0 >> 5;\012  for (int _xLoader_s0_k = 0; _xLoader_s0_k < 0 + _16; _xLoader_s0_k++)\012  {\012   for (int _xLoader_s0_kk = 0; _xLoader_s0_kk < 0 + 32; _xLoader_s0_kk++)\012   {\012    int _17 = _addr_temp;\012    int _18 = _A_extent_0 >> 5;\012    int _19 = _18 * 32;\012    int _20 = _17 % _19;\012    complex _21 = _X_serializer_mem_channel[_20];\012    write_channel_intel(_xLoader_channel, _21);\012    (void)_21;\012    int _22 = _17 + 1;\012    _addr_temp = _22;\012   } // for _xLoader_s0_kk\012  } // for _xLoader_s0_k\012 } // for _xLoader_s0_i\012} // kernel kernel_xLoader\012#undef __address_space__X_serializer_mem_channel\012// Address spaces for kernel_xFeeder\012__kernel void kernel_xFeeder(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 int _xFeeder_cycle_temp;\012 complex __attribute__((memory, numbanks(32), singlepump, numwriteports(1), numreadports(1))) _xFeeder_buffer__0_ibuffer[2][32];\012 _xFeeder_cycle_temp = 992;\012 int _26 = _A_extent_1 >> 9;\012 int _27 = _A_extent_0 >> 5;\012 int _28 = _26 * _27;\012 int _29 = _28 * 1024;\012 int _30 = _29 + 1024;\012 for (int _xFeeder_s0_outermost_loop = 0; _xFeeder_s0_outermost_loop < 0 + _30; _xFeeder_s0_outermost_loop++)\012 {\012  int _31 = _xFeeder_cycle_temp;\012  int _32 = _31 & 1023;\012  bool _33 = 992 <= _32;\012  int _34 = _31 >> 10;\012  bool _35 = _34 < _28;\012  bool _36 = _33 && _35;\012  if (_36)\012  {\012   complex __37 = read_channel_intel(_xLoader_channel);\012   int _38 = _xFeeder_cycle_temp;\012   int _39 = _38 >> 10;\012   int _40 = _39 & 1;\012   bool _41 = (bool)(_40);\012   int _42 = _38 & 1023;\012   int _43 = _42 & 31;\012   _xFeeder_buffer__0_ibuffer[_41][_43] = __37;\012  } // if _36\012  int _44 = _xFeeder_cycle_temp;\012  int _45 = _44 >> 10;\012  bool _46 = _45 <= _28;\012  bool _47 = 1023 < _44;\012  bool _48 = _46 && _47;\012  if (_48)\012  {\012   int _49 = _xFeeder_cycle_temp;\012   int _50 = _49 >> 10;\012   int _51 = _50 & 1;\012   bool _52 = (bool)(_51);\012   bool _53 = !(_52);\012   int _54 = _49 >> 5;\012   int _55 = _54 & 31;\012   complex _56 = _xFeeder_buffer__0_ibuffer[_53][_55];\012   write_channel_intel(_xFeeder_channel, _56);\012   (void)_56;\012  } // if _48\012  int _60 = _xFeeder_cycle_temp;\012  int _61 = _60 + 1;\012  _xFeeder_cycle_temp = _61;\012 } // for _xFeeder_s0_outermost_loop\012} // kernel kernel_xFeeder\012// Address spaces for kernel_V\012__kernel void kernel_V(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 _aLoader_channel_array_t _aLoader_channel_array;\012 _V_channel_array_t _V_channel_array;\012 // produce uZ\012 complex _uZ_shreg[32][16];\012 // produce uX\012 complex _uX_shreg;\012 complex _uZ_temp[16];\012 // produce uA\012 complex _uA_shreg[16];\012 int _132 = _A_extent_1 >> 9;\012 for (int _uA_s0_i = 0; _uA_s0_i < 0 + _132; _uA_s0_i++)\012 {\012  int _133 = _A_extent_0 >> 5;\012  for (int _uA_s0_k = 0; _uA_s0_k < 0 + _133; _uA_s0_k++)\012  {\012   for (int _uA_s0_kk_ii = 0; _uA_s0_kk_ii < 0 + 1024; _uA_s0_kk_ii++)\012   {\012    #pragma unroll\012    for (int _dummy_s0_iii = 0; _dummy_s0_iii < 0 + 16; _dummy_s0_iii++)\012    {\012     complex _135 = _uZ_shreg[31][_dummy_s0_iii];\012     _uZ_temp[_dummy_s0_iii] = _135;\012     #pragma unroll\012     for (int _dummy__1_s0_l0 = 0; _dummy__1_s0_l0 < 0 + 31; _dummy__1_s0_l0++)\012     {\012      int _136 = 31 - _dummy__1_s0_l0;\012      int _137 = 30 - _dummy__1_s0_l0;\012      complex _139 = _uZ_shreg[_137][_dummy_s0_iii];\012      _uZ_shreg[_136][_dummy_s0_iii] = _139;\012      (void)_139;\012     } // for _dummy__1_s0_l0\012     complex _140 = _uZ_temp[_dummy_s0_iii];\012     _uZ_shreg[0][_dummy_s0_iii] = _140;\012     (void)_140;\012    } // for _dummy_s0_iii\012    bool _V_channel_temp;\012    _V_channel_temp = 0;\012    _aLoader_channel_array = read_channel_intel(_aLoader_channel);\012    complex _xFeeder_channel_array = read_channel_intel(_xFeeder_channel);\012    #pragma unroll\012    for (int _uA_s0_iii = 0; _uA_s0_iii < 0 + 16; _uA_s0_iii++)\012    {\012     complex __142 = _aLoader_channel_array.s[_uA_s0_iii];\012     _uA_shreg[_uA_s0_iii] = __142;\012     (void)__142;\012     complex _143;\012     bool _144 = _uA_s0_iii == 0;\012     if (_144)\012     {\012      complex __145 = _xFeeder_channel_array;\012      _143 = __145;\012     } // if _144\012     else\012     {\012      complex _147 = _uX_shreg;\012      _143 = _147;\012     } // if _144 else\012     complex _148 = _143;\012     _uX_shreg = _148;\012     (void)_148;\012     complex _150 = _uX_shreg;\012     complex _151 = __fpga_reg(__fpga_reg(_150));\012     _uX_shreg = _151;\012     (void)_151;\012     complex _152;\012     int _153 = _uA_s0_kk_ii >> 5;\012     bool _154 = _153 == 0;\012     bool _155 = _uA_s0_k == 0;\012     bool _156 = _154 && _155;\012     if (_156)\012     {\012      complex _157 = (complex)(0.000000f, 0.000000f);\012      _152 = _157;\012     } // if _156\012     else\012     {\012      complex _159 = _uZ_shreg[0][_uA_s0_iii];\012      _152 = _159;\012     } // if _156 else\012     complex _160 = _152;\012     complex _162 = _uA_shreg[_uA_s0_iii];\012     complex _164 = _uX_shreg;\012     complex _165 = (float2)(_162.s0 * _164.s0 - _162.s1 * _164.s1, _162.s0 * _164.s1 + _162.s1 * _164.s0);\012     complex _166 = _160 + _165;\012     _uZ_shreg[0][_uA_s0_iii] = _166;\012     (void)_166;\012     int _167 = _uA_s0_kk_ii >> 5;\012     bool _168 = _167 == 31;\012     int _169 = _A_extent_0 >> 5;\012     int _170 = _169 + -1;\012     bool _171 = _uA_s0_k == _170;\012     bool _172 = _168 && _171;\012     if (_172)\012     {\012      complex _174 = _uZ_shreg[0][_uA_s0_iii];\012      _V_channel_array.s[_uA_s0_iii] = _174;\012      (void)_uA_s0_iii;\012      _V_channel_temp = 1;\012     } // if _172\012    } // for _uA_s0_iii\012    bool _175 = _V_channel_temp;\012    if (_175)\012    {\012     write_channel_intel(_V_channel, _V_channel_array);\012     (void)_V_channel_array;\012    } // if _175\012   } // for _uA_s0_kk_ii\012  } // for _uA_s0_k\012 } // for _uA_s0_i\012} // kernel kernel_V\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_1,\012 __address_space__unloader_mem_channel complex *restrict _unloader_mem_channel)\012{\012 _V_channel_array_t _V_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _176 = _A_extent_1 >> 9;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _176; _unloader_s0_i++)\012 {\012  for (int _unloader_s0_ii = 0; _unloader_s0_ii < 0 + 32; _unloader_s0_ii++)\012  {\012   _V_channel_array_t __177 = read_channel_intel(_V_channel);\012   _V_channel_array = __177;\012   (void)__177;\012   for (int _unloader_s0_iii = 0; _unloader_s0_iii < 0 + 16; _unloader_s0_iii++)\012   {\012    complex __178 = _V_channel_array.s[_unloader_s0_iii];\012    int _179 = _addr_temp;\012    _unloader_mem_channel[_179] = __178;\012    int _180 = _addr_temp;\012    int _181 = _180 + 1;\012    _addr_temp = _181;\012   } // for _unloader_s0_iii\012  } // for _unloader_s0_ii\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
