
*** Running vivado
    with args -log sys_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sys_top.tcl -notrace
Command: synth_design -top sys_top -part xc7a35tcpg236-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP 'clk_wiz_0' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1547 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1813.641 ; gain = 201.719 ; free physical = 869 ; free virtual = 2068
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sys_top' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/sys_top.vhd:46]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70' bound to instance 'clk_wiz_inst' of component 'clk_wiz_0' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/sys_top.vhd:110]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 48.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 78.125000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-3491] module 'clk_div' declared at '/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/clk_div.vhd:36' bound to instance 'clk_div_128_inst' of component 'clk_div' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/sys_top.vhd:122]
INFO: [Synth 8-638] synthesizing module 'clk_div' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/clk_div.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (6#1) [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/clk_div.vhd:42]
INFO: [Synth 8-3491] module 'adccntrl' declared at '/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/adccntrl.vhd:36' bound to instance 'adc_ctrl_inst' of component 'adccntrl' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/sys_top.vhd:129]
INFO: [Synth 8-638] synthesizing module 'adccntrl' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/adccntrl.vhd:45]
INFO: [Synth 8-226] default block is never used [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/adccntrl.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'adccntrl' (7#1) [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/adccntrl.vhd:45]
INFO: [Synth 8-3491] module 'symb_det' declared at '/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/symb_det.vhd:15' bound to instance 'symb_det_inst' of component 'symb_det' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/sys_top.vhd:138]
INFO: [Synth 8-638] synthesizing module 'symb_det' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/symb_det.vhd:24]
WARNING: [Synth 8-614] signal 'adc_data_temp' is read in the process but is not in the sensitivity list [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/symb_det.vhd:35]
WARNING: [Synth 8-614] signal 'ctr2' is read in the process but is not in the sensitivity list [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/symb_det.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'symb_det' (8#1) [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/symb_det.vhd:24]
INFO: [Synth 8-3491] module 'mcdecoder' declared at '/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/mcdecoder.vhd:26' bound to instance 'mcdecoder_inst' of component 'mcdecoder' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/sys_top.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mcdecoder' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/mcdecoder.vhd:37]
INFO: [Synth 8-226] default block is never used [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/mcdecoder.vhd:74]
INFO: [Synth 8-226] default block is never used [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/mcdecoder.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'mcdecoder' (9#1) [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/mcdecoder.vhd:37]
INFO: [Synth 8-3491] module 'myuart' declared at '/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/myuart.vhd:14' bound to instance 'myuart_inst' of component 'myuart' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/sys_top.vhd:158]
INFO: [Synth 8-638] synthesizing module 'myuart' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/myuart.vhd:24]
WARNING: [Synth 8-614] signal 'din_temp' is read in the process but is not in the sensitivity list [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/myuart.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'myuart' (10#1) [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/myuart.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sys_top' (11#1) [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/sys_top.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1876.391 ; gain = 264.469 ; free physical = 895 ; free virtual = 2096
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1876.391 ; gain = 264.469 ; free physical = 895 ; free virtual = 2096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1876.391 ; gain = 264.469 ; free physical = 895 ; free virtual = 2096
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.328 ; gain = 0.000 ; free physical = 885 ; free virtual = 2086
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/xdc/musicdec.xdc]
WARNING: [Vivado 12-507] No nets matched 'clr_IBUF'. [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/xdc/musicdec.xdc:297]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/xdc/musicdec.xdc:297]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/xdc/musicdec.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/xdc/musicdec.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.148 ; gain = 0.000 ; free physical = 795 ; free virtual = 2013
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.148 ; gain = 0.000 ; free physical = 795 ; free virtual = 2013
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 823 ; free virtual = 2042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 823 ; free virtual = 2042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clk_wiz_inst/inst. (constraint file  /home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for clk_wiz_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 823 ; free virtual = 2042
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'adccntrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mcdecoder'
INFO: [Synth 8-5544] ROM "error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sidle |                             0001 |                               00
                    sz3h |                             0010 |                               01
                     sxl |                             0100 |                               10
                     sxh |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'adccntrl'
WARNING: [Synth 8-327] inferring latch for variable 'symb_out_temp_reg' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/symb_det.vhd:133]
WARNING: [Synth 8-327] inferring latch for variable 'temp_dout_reg' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/mcdecoder.vhd:63]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_reset |                             0000 |                             0000
                      b1 |                             0001 |                             0011
                      b2 |                             0010 |                             0100
                      b3 |                             0011 |                             0101
               listening |                             0100 |                             0010
                      e1 |                             0101 |                             0110
                      e2 |                             0110 |                             0111
                      e3 |                             0111 |                             1000
                      l1 |                             1000 |                             1010
                      l2 |                             1001 |                             1011
                      l3 |                             1010 |                             1100
                      l4 |                             1011 |                             1101
                      l5 |                             1100 |                             1110
                      l6 |                             1101 |                             1111
                      l0 |                             1110 |                             1001
                st_error |                             1111 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mcdecoder'
WARNING: [Synth 8-327] inferring latch for variable 'temp_dvalid_reg' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/mcdecoder.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'error_reg' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/mcdecoder.vhd:428]
WARNING: [Synth 8-327] inferring latch for variable 'sout_temp_reg' [/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/src_files/myuart.vhd:77]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 825 ; free virtual = 2044
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 6     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module adccntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module symb_det 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module mcdecoder 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 6     
	  10 Input      8 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 3     
Module myuart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mcdecoder_inst/temp_dout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mcdecoder_inst/dout_reg[7] )
WARNING: [Synth 8-3332] Sequential element (mcdecoder_inst/temp_dout_reg[7]) is unused and will be removed from module sys_top.
WARNING: [Synth 8-3332] Sequential element (mcdecoder_inst/error_reg) is unused and will be removed from module sys_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 818 ; free virtual = 2042
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 707 ; free virtual = 1938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 688 ; free virtual = 1919
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 688 ; free virtual = 1919
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 688 ; free virtual = 1919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 688 ; free virtual = 1919
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 688 ; free virtual = 1919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 688 ; free virtual = 1919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 688 ; free virtual = 1919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 688 ; free virtual = 1919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |    12|
|3     |LUT1       |    12|
|4     |LUT2       |    10|
|5     |LUT3       |    23|
|6     |LUT4       |    17|
|7     |LUT5       |    23|
|8     |LUT6       |    48|
|9     |MMCME2_ADV |     1|
|10    |FDCE       |    94|
|11    |FDPE       |     5|
|12    |FDRE       |    43|
|13    |LD         |    10|
|14    |LDC        |     2|
|15    |LDCP       |     1|
|16    |IBUF       |     3|
|17    |OBUF       |     4|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+------------------+------+
|      |Instance           |Module            |Cells |
+------+-------------------+------------------+------+
|1     |top                |                  |   312|
|2     |  clk_wiz_inst     |clk_wiz_0         |     4|
|3     |    inst           |clk_wiz_0_clk_wiz |     4|
|4     |  adc_ctrl_inst    |adccntrl          |    56|
|5     |  clk_div_128_inst |clk_div           |    15|
|6     |  mcdecoder_inst   |mcdecoder         |    41|
|7     |  myuart_inst      |myuart            |    67|
|8     |  symb_det_inst    |symb_det          |   121|
+------+-------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1991.148 ; gain = 379.227 ; free physical = 688 ; free virtual = 1919
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1991.148 ; gain = 264.469 ; free physical = 735 ; free virtual = 1966
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1991.156 ; gain = 379.227 ; free physical = 735 ; free virtual = 1966
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.156 ; gain = 0.000 ; free physical = 735 ; free virtual = 1968
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.156 ; gain = 0.000 ; free physical = 787 ; free virtual = 2021
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 10 instances
  LDC => LDCE: 2 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1991.156 ; gain = 557.461 ; free physical = 886 ; free virtual = 2120
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.156 ; gain = 0.000 ; free physical = 886 ; free virtual = 2120
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/user/Downloads/elec3342_prj_tmpl/elec3342_prj_tmpl/elec3342_prj_tmpl.runs/synth_1/sys_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sys_top_utilization_synth.rpt -pb sys_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 05:09:46 2023...
