
-- File generated by Go version U-2022.12#33f3808fcb#221128, Wed Feb 21 17:37:19 2024
-- Copyright 2014-2022 Synopsys, Inc. All rights reserved.
-- go -I../lib -F -DIS_VHDL -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -VHDL -otrv32p3_cnn_vhdl -cgo_options.cfg -Itrv32p3_cnn_vhdl/tmp_pdg -updg -updg_controller trv32p3_cnn



library trv32p3_cnn_lib;
library trv32p3_cnn_tb_lib;

configuration test_bench_config of test_bench is
  for behavioural
    for inst_clock_gen : clock_gen
      use entity trv32p3_cnn_tb_lib.clock_gen(behavioural)
        generic map (
          clock_period_gen => 2.000 ns,
          reset_start_gen => 0 ns,
          reset_width_gen => 250 ns);
    end for;
    for inst_jtag_emulator : jtag_emulator
      use entity trv32p3_cnn_tb_lib.jtag_emulator(c_model)
        generic map (
          ocd_clock_freq_gen => 100,
          ocd_remember_data_select_gen => 0);
    end for;
    for inst_tb_mem_PMb : tb_mem_PMb
      use entity trv32p3_cnn_tb_lib.tb_mem_PMb(behavioural)
        generic map (
          PMb_addr_size_gen => 16,
          PMb_data_size_gen => 8,
          PMb_file_gen => "data.PMb",
          PMb_id_gen => 0,
          PMb_size_gen => 65536,
          reg_log_gen => true);
    end for;
    for inst_tb_mem_eDM : tb_mem_eDM
      use entity trv32p3_cnn_tb_lib.tb_mem_eDM(behavioural)
        generic map (
          reg_log_gen => true,
          eDM_id_gen => 9,
          eDM_size_gen => 65536,
          eDM_addr_size_gen => 16,
          eDM_data_size_gen => 32,
          eDM_file_gen => "data.eDM");
    end for;
    for inst_trv32p3_cnn : trv32p3_cnn
      use configuration trv32p3_cnn_lib.trv32p3_cnn_config
        generic map (
          reg_log_gen => true,
          nid_gen => 1);
    end for;
  end for;
end test_bench_config;
