<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="250" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="363" />
   <clocksource preferredWidth="363" />
   <frequency preferredWidth="344" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Qsys Interconnect/Tri-State Components,Library/University Program/Audio &amp; Video/Video,Library/University Program,Library/University Program/Bridges,Library/Qsys Interconnect,Library,Library/Bridges,Library/University Program/Audio &amp; Video,Project,Library/Bridges/Memory Mapped" />
 <window width="1382" height="744" x="-8" y="-8" />
 <hdlexample language="VERILOG" />
 <generation
   simulation="NONE"
   testbench_system="NONE"
   path="Irobot"
   testbench_simulation="VERILOG" />
</preferences>
