/*
 * stm32f407xx.h
 *
 *  Created on: 23 Apr 2019
 *      Author: ARUN
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

/*
 * base addresses of Flash and SRAM memories
 */

#define FLASH_BASEADDR                      0x08000000U /* Flash base address */
#define SRAM1_BASEADDR                      0x20000000U /* SRAM1 base address */
#define SRAM2_BASEADDR                      0x2001c000U /* SRAM2 base address = (SRAM1 base address) + size of SRAM1(112KB) */
#define ROM_BASEADDR                        0x1FFF0000U /* System memory base address */
#define SRAM                                SRAM1_BASEADDR


/*
 * AHBx and APBx bus peripheral base addresses
 */

#define PERIPH_BASE                        0x40000000U
#define APB1PERIPH_BASE                    PERIPH_BASE
#define APB2PERIPH_BASE                    0x40010000U
#define AHB1PERIPH_BASE                    0x40020000U
#define AHB2PERIPH_BASE                    0x50000000U


/* Base addresses of peripherals which are hanging on AHB1 bus */
#define GPIOA_BASEADDR                     (AHB1PERIPH_BASE + 0x0000)
#define GPIOB_BASEADDR


#endif /* INC_STM32F407XX_H_ */
