<def f='llvm/llvm/include/llvm/Support/MachineValueType.h' l='346' ll='349' type='bool llvm::MVT::isScalableVector() const'/>
<use f='llvm/llvm/include/llvm/Support/MachineValueType.h' l='790' u='c' c='_ZNK4llvm3MVT21getVectorElementCountEv'/>
<doc f='llvm/llvm/include/llvm/Support/MachineValueType.h' l='344'>/// Return true if this is a vector value type where the
    /// runtime length is machine dependent</doc>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='153' u='c' c='_ZNK4llvm3EVT16isScalableVectorEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1087' u='c' c='_ZL25getVectorTypeBreakdownMVTN4llvm3MVTERS0_RjS1_PNS_18TargetLoweringBaseE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1378' u='c' c='_ZN4llvm18TargetLoweringBase25computeRegisterPropertiesEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1413' u='c' c='_ZN4llvm18TargetLoweringBase25computeRegisterPropertiesEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallingConvention.cpp' l='45' u='c' c='_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateENS_5AlignE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallingConvention.cpp' l='148' u='c' c='_ZL23CC_AArch64_Custom_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallingConvention.cpp' l='194' u='c' c='_ZL23CC_AArch64_Custom_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5217' u='c' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5220' u='c' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5256' u='c' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7691' u='c' c='_ZNK4llvm21AArch64TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7699' u='c' c='_ZNK4llvm21AArch64TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7720' u='c' c='_ZNK4llvm21AArch64TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7728' u='c' c='_ZNK4llvm21AArch64TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7735' u='c' c='_ZNK4llvm21AArch64TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2078' u='c' c='_ZNK4llvm21HexagonTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='140' u='c' c='_ZNK4llvm16HexagonSubtarget15isHVXVectorTypeENS_3MVTEb'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3040' u='c' c='_ZL8CC_RISCVRKN4llvm10DataLayoutENS_8RISCVABI3ABIEjNS_3MVTES5_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEbbPNS_4TypeERKNS_19RISCVTarget15976203'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3113' u='c' c='_ZL13preAssignMaskRKT_'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='25' u='c' c='_ZN12_GLOBAL__N_139ScalableVectorMVTsTest_IntegerMVTs_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='37' u='c' c='_ZN12_GLOBAL__N_137ScalableVectorMVTsTest_FloatMVTs_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='99' u='c' c='_ZN12_GLOBAL__N_145ScalableVectorMVTsTest_IRToVTTranslation_Test8TestBodyEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='509' u='c' c='_ZN4llvm9TypeInfer18EnforceSmallerThanERNS_15TypeSetByHwModeES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='511' u='c' c='_ZN4llvm9TypeInfer18EnforceSmallerThanERNS_15TypeSetByHwModeES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='519' u='c' c='_ZN4llvm9TypeInfer18EnforceSmallerThanERNS_15TypeSetByHwModeES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='520' u='c' c='_ZN4llvm9TypeInfer18EnforceSmallerThanERNS_15TypeSetByHwModeES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='631' u='c' c='_ZN4llvm9TypeInfer28EnforceVectorSubVectorTypeIsERNS_15TypeSetByHwModeES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='631' u='c' c='_ZN4llvm9TypeInfer28EnforceVectorSubVectorTypeIsERNS_15TypeSetByHwModeES2_'/>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcherGen.cpp' l='286' u='c' c='_ZN12_GLOBAL__N_110MatcherGen17EmitLeafMatchCodeEPKN4llvm15TreePatternNodeE'/>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcherGen.cpp' l='298' u='c' c='_ZN12_GLOBAL__N_110MatcherGen17EmitLeafMatchCodeEPKN4llvm15TreePatternNodeE'/>
<use f='llvm/llvm/utils/TableGen/GlobalISelEmitter.cpp' l='190' u='c' c='_ZN12_GLOBAL__N_18MVTToLLTEN4llvm3MVT15SimpleValueTypeE'/>
<use f='llvm/llvm/utils/TableGen/IntrinsicEmitter.cpp' l='379' u='c' c='_ZL15EncodeFixedTypePN4llvm6RecordERSt6vectorIhSaIhEERjS5_NS_8ArrayRefIhEE'/>
