<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>transmitter</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.622</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>130</Best-caseLatency>
            <Average-caseLatency>130</Average-caseLatency>
            <Worst-caseLatency>130</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
            <Interval-min>131</Interval-min>
            <Interval-max>131</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_29_1>
                <Slack>7.30</Slack>
                <TripCount>3</TripCount>
                <Latency>28</Latency>
                <AbsoluteTimeLatency>280</AbsoluteTimeLatency>
                <IterationLatency>9</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_29_1>
            <VITIS_LOOP_43_2>
                <Slack>7.30</Slack>
                <TripCount>50</TripCount>
                <Latency>100</Latency>
                <AbsoluteTimeLatency>1000</AbsoluteTimeLatency>
                <IterationLatency>2</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_43_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>193</FF>
            <LUT>752</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>transmitter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>transmitter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>transmitter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>transmitter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>transmitter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>transmitter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_i</name>
            <Object>input_i</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_q</name>
            <Object>input_q</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i</name>
            <Object>output_i</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_ap_vld</name>
            <Object>output_i</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>transmitter</ModuleName>
            <BindInstances>scrambledDataI_U scrambledDataQ_U add_ln29_fu_614_p2 add_ln43_fu_913_p2 pnGenSequence_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>transmitter</Name>
            <Loops>
                <VITIS_LOOP_29_1/>
                <VITIS_LOOP_43_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.622</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1>
                        <Name>VITIS_LOOP_29_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>28</Latency>
                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                        <IterationLatency>9</IterationLatency>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_29_1>
                    <VITIS_LOOP_43_2>
                        <Name>VITIS_LOOP_43_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>50</TripCount>
                        <Latency>100</Latency>
                        <AbsoluteTimeLatency>1.000 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_43_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>193</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>752</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="scrambledDataI_U" SOURCE="tx_src/transmitter.cpp:28" URAM="0" VARIABLE="scrambledDataI"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="scrambledDataQ_U" SOURCE="tx_src/transmitter.cpp:28" URAM="0" VARIABLE="scrambledDataQ"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_614_p2" SOURCE="tx_src/transmitter.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_913_p2" SOURCE="tx_src/transmitter.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="pnGenSequence_U" SOURCE="" URAM="0" VARIABLE="pnGenSequence"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_i" index="0" direction="in" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="input_i" name="input_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_q" index="1" direction="in" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="input_q" name="input_q" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_i" index="2" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="output_i" name="output_i" usage="data" direction="out"/>
                <hwRef type="port" interface="output_i_ap_vld" name="output_i_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_q" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_q">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_q</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input_q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_i" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="output_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="output_i"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="input_i">ap_none, 16, , </column>
                    <column name="input_q">ap_none, 16, , </column>
                    <column name="output_i">ap_vld, 64, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_i">in, short*</column>
                    <column name="input_q">in, short*</column>
                    <column name="output_i">out, double*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input_i">input_i, port, , </column>
                    <column name="input_q">input_q, port, , </column>
                    <column name="output_i">output_i, port, , </column>
                    <column name="output_i">output_i_ap_vld, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="tx_src/transmitter.cpp:27" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="tx_src/transmitter.cpp:30" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="factor=16"/>
        <Pragma type="unroll" location="tx_src/transmitter.cpp:56" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="factor=16"/>
        <Pragma type="unroll" location="tx_src/transmitter.cpp:87" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="factor=16"/>
        <Pragma type="unroll" location="tx_src/transmitter.cpp:104" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="factor=16"/>
        <Pragma type="unroll" location="tx_src/transmitter.cpp:109" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="factor=16"/>
        <Pragma type="unroll" location="tx_src/transmitter.cpp:128" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="factor=64"/>
        <Pragma type="unroll" location="tx_src/transmitter.cpp:139" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="factor=512"/>
        <Pragma type="unroll" location="tx_src/transmitter.cpp:168" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="factor=512"/>
    </PragmaReport>
</profile>

