<html><body>
<pre>
 
cpldfit:  version M.53d                             Xilinx Inc.
                                  Fitter Report
Design Name: ALU_design                          Date:  4-25-2023,  3:21PM
Device Used: XA9536XL-15-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
14 /36  ( 39%) 58  /180  ( 32%) 31 /108 ( 29%)   0  /36  (  0%) 15 /34  ( 44%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           6/18       14/54       26/90       6/17
FB2           8/18       17/54       32/90       9/17
             -----       -----       -----      -----    
             14/36       31/108      58/180     15/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   11          11    |  I/O              :    15      28
Output        :    4           4    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     15          15

** Power Data **

There are 0 macrocells in high performance mode (MCHP).
There are 14 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'ALU_design.ise'.
*************************  Summary of Mapped Logic  ************************

** 4 Outputs **

Signal                                                                                             Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                                                               Pts   Inps          No.  Type    Use     Mode Rate State
Y<1>                                                                                               9     11    FB1_4   42   I/O     O       LOW  FAST 
Y<0>                                                                                               8     7     FB1_11  7    I/O     O       LOW  FAST 
Y<3>                                                                                               11    9     FB2_4   37   I/O     O       LOW  FAST 
Y<2>                                                                                               9     14    FB2_11  28   I/O     O       LOW  FAST 

** 10 Buried Nodes **

Signal                                                                                             Total Total Loc     Pwr  Reg Init
Name                                                                                               Pts   Inps          Mode State
AU/Maddsub_Y_addsub0000__or0001/AU/Maddsub_Y_addsub0000__or0001_D2                                 2     3     FB1_15  LOW  
AU/Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000_D  2     2     FB1_16  LOW  
AU/Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000_D  2     2     FB1_17  LOW  
AU/Maddsub_Y_addsub0000__or0002/AU/Maddsub_Y_addsub0000__or0002_D2                                 3     3     FB1_18  LOW  
LU/Madd_Y_addsub0000__and0001/LU/Madd_Y_addsub0000__and0001_D2                                     1     3     FB2_13  LOW  
$OpTx$FX_DC$2                                                                                      1     2     FB2_14  LOW  
AU/Maddsub_Y_addsub0000_or0002_xor0000/AU/Maddsub_Y_addsub0000_or0002_xor0000_D                    2     3     FB2_15  LOW  
AU/Maddsub_Y_addsub0000_or0001_xor0000/AU/Maddsub_Y_addsub0000_or0001_xor0000_D                    2     3     FB2_16  LOW  
AU/Maddsub_Y_addsub0000_Mxor_Result<3>__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result<3>__xor0000_D  2     2     FB2_17  LOW  
AU/Maddsub_Y_addsub0000__or0000/AU/Maddsub_Y_addsub0000__or0000_D2                                 4     4     FB2_18  LOW  

** 11 Inputs **

Signal                                                                                             Loc     Pin  Pin     Pin     
Name                                                                                                       No.  Type    Use     
B<2>                                                                                               FB1_1   40   I/O     I
B<3>                                                                                               FB1_2   41   I/O     I
B<1>                                                                                               FB1_10  6    I/O     I
Sel<1>                                                                                             FB1_17  18   I/O     I
A<3>                                                                                               FB2_1   39   I/O     I
A<1>                                                                                               FB2_7   32   I/O     I
A<0>                                                                                               FB2_8   31   I/O     I
Sel<0>                                                                                             FB2_9   30   I/O     I
Sel<2>                                                                                             FB2_10  29   I/O     I
A<2>                                                                                               FB2_14  22   I/O     I
B<0>                                                                                               FB2_15  21   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               14/40
Number of signals used by logic mapping into function block:  14
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   40    I/O     I
(unused)              0       0     0   5     FB1_2   41    I/O     I
(unused)              0       0   \/2   3     FB1_3   43    GCK/I/O (b)
Y<1>                  9       4<-   0   0     FB1_4   42    I/O     O
(unused)              0       0   /\2   3     FB1_5   44    GCK/I/O (b)
(unused)              0       0     0   5     FB1_6   2     I/O     
(unused)              0       0     0   5     FB1_7   1     GCK/I/O 
(unused)              0       0     0   5     FB1_8   3     I/O     
(unused)              0       0     0   5     FB1_9   5     I/O     
(unused)              0       0   \/2   3     FB1_10  6     I/O     I
Y<0>                  8       3<-   0   0     FB1_11  7     I/O     O
(unused)              0       0   /\1   4     FB1_12  8     I/O     (b)
(unused)              0       0     0   5     FB1_13  12    I/O     
(unused)              0       0     0   5     FB1_14  13    I/O     
AU/Maddsub_Y_addsub0000__or0001/AU/Maddsub_Y_addsub0000__or0001_D2
                      2       0     0   3     FB1_15  14    I/O     (b)
AU/Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000_D
                      2       0     0   3     FB1_16  16    I/O     (b)
AU/Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000_D
                      2       0     0   3     FB1_17  18    I/O     I
AU/Maddsub_Y_addsub0000__or0002/AU/Maddsub_Y_addsub0000__or0002_D2
                      3       0     0   2     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$2                                                                                       6: AU/Maddsub_Y_addsub0000_or0002_xor0000/AU/Maddsub_Y_addsub0000_or0002_xor0000_D  11: B<1> 
  2: AU/Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000_D   7: A<0>                                                                             12: Sel<0> 
  3: AU/Maddsub_Y_addsub0000__or0000/AU/Maddsub_Y_addsub0000__or0000_D2                                  8: A<1>                                                                             13: Sel<1> 
  4: AU/Maddsub_Y_addsub0000__or0001/AU/Maddsub_Y_addsub0000__or0001_D2                                  9: A<2>                                                                             14: Sel<2> 
  5: AU/Maddsub_Y_addsub0000_or0001_xor0000/AU/Maddsub_Y_addsub0000_or0001_xor0000_D                    10: B<0>                                                                            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Y<1>                 XX..X.XXXXXXXX.......................... 11
Y<0>                 ..X...XX.X.XXX.......................... 7
AU/Maddsub_Y_addsub0000__or0001/AU/Maddsub_Y_addsub0000__or0001_D2 
                     .XX.X................................... 3
AU/Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000_D 
                     ...X....X............................... 2
AU/Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result<1>__xor0000_D 
                     ..X....X................................ 2
AU/Maddsub_Y_addsub0000__or0002/AU/Maddsub_Y_addsub0000__or0002_D2 
                     ...X.X..X............................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               17/37
Number of signals used by logic mapping into function block:  17
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   39    I/O     I
(unused)              0       0     0   5     FB2_2   38    I/O     
(unused)              0       0   \/3   2     FB2_3   36    GTS/I/O (b)
Y<3>                 11       6<-   0   0     FB2_4   37    I/O     O
(unused)              0       0   /\3   2     FB2_5   34    GTS/I/O (b)
(unused)              0       0     0   5     FB2_6   33    GSR/I/O 
(unused)              0       0     0   5     FB2_7   32    I/O     I
(unused)              0       0     0   5     FB2_8   31    I/O     I
(unused)              0       0     0   5     FB2_9   30    I/O     I
(unused)              0       0   \/2   3     FB2_10  29    I/O     I
Y<2>                  9       4<-   0   0     FB2_11  28    I/O     O
(unused)              0       0   /\2   3     FB2_12  27    I/O     (b)
LU/Madd_Y_addsub0000__and0001/LU/Madd_Y_addsub0000__and0001_D2
                      1       0     0   4     FB2_13  23    I/O     (b)
$OpTx$FX_DC$2         1       0     0   4     FB2_14  22    I/O     I
AU/Maddsub_Y_addsub0000_or0002_xor0000/AU/Maddsub_Y_addsub0000_or0002_xor0000_D
                      2       0     0   3     FB2_15  21    I/O     I
AU/Maddsub_Y_addsub0000_or0001_xor0000/AU/Maddsub_Y_addsub0000_or0001_xor0000_D
                      2       0     0   3     FB2_16  20    I/O     (b)
AU/Maddsub_Y_addsub0000_Mxor_Result<3>__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result<3>__xor0000_D
                      2       0     0   3     FB2_17  19    I/O     (b)
AU/Maddsub_Y_addsub0000__or0000/AU/Maddsub_Y_addsub0000__or0000_D2
                      4       0     0   1     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$2                                                                                       7: A<1>              13: B<3> 
  2: AU/Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result<2>__xor0000_D   8: A<2>              14: LU/Madd_Y_addsub0000__and0001/LU/Madd_Y_addsub0000__and0001_D2 
  3: AU/Maddsub_Y_addsub0000_Mxor_Result<3>__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result<3>__xor0000_D   9: A<3>              15: Sel<0> 
  4: AU/Maddsub_Y_addsub0000__or0002/AU/Maddsub_Y_addsub0000__or0002_D2                                 10: B<0>              16: Sel<1> 
  5: AU/Maddsub_Y_addsub0000_or0002_xor0000/AU/Maddsub_Y_addsub0000_or0002_xor0000_D                    11: B<1>              17: Sel<2> 
  6: A<0>                                                                                               12: B<2>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Y<3>                 ..X..X..X..XXXXXX....................... 9
Y<2>                 XX.XXXXXX.XX.XXXX....................... 14
LU/Madd_Y_addsub0000__and0001/LU/Madd_Y_addsub0000__and0001_D2 
                     .....XXX................................ 3
$OpTx$FX_DC$2        ..............XX........................ 2
AU/Maddsub_Y_addsub0000_or0002_xor0000/AU/Maddsub_Y_addsub0000_or0002_xor0000_D 
                     ...........X..XX........................ 3
AU/Maddsub_Y_addsub0000_or0001_xor0000/AU/Maddsub_Y_addsub0000_or0001_xor0000_D 
                     ..........X...XX........................ 3
AU/Maddsub_Y_addsub0000_Mxor_Result<3>__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result<3>__xor0000_D 
                     ...X....X............................... 2
AU/Maddsub_Y_addsub0000__or0000/AU/Maddsub_Y_addsub0000__or0000_D2 
                     .....X...X....XX........................ 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$FX_DC$2 <= (NOT Sel(0) AND NOT Sel(1));


AU/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000_D <= A(1)
	 XOR 
AU/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000_D <= AU/Maddsub_Y_addsub0000__or0000/AU/Maddsub_Y_addsub0000__or0000_D2;


AU/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000_D <= A(2)
	 XOR 
AU/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000_D <= AU/Maddsub_Y_addsub0000__or0001/AU/Maddsub_Y_addsub0000__or0001_D2;


AU/Maddsub_Y_addsub0000_Mxor_Result(3)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(3)__xor0000_D <= A(3)
	 XOR 
AU/Maddsub_Y_addsub0000_Mxor_Result(3)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(3)__xor0000_D <= AU/Maddsub_Y_addsub0000__or0002/AU/Maddsub_Y_addsub0000__or0002_D2;


AU/Maddsub_Y_addsub0000__or0000/AU/Maddsub_Y_addsub0000__or0000_D2 <= ((B(0) AND A(0))
	OR (Sel(0) AND A(0))
	OR (A(0) AND NOT Sel(1))
	OR (NOT B(0) AND Sel(0) AND NOT Sel(1)));


AU/Maddsub_Y_addsub0000__or0001/AU/Maddsub_Y_addsub0000__or0001_D2 <= ((
	AU/Maddsub_Y_addsub0000__or0000/AU/Maddsub_Y_addsub0000__or0000_D2 AND 
	NOT AU/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000_D)
	OR (
	AU/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000_D AND 
	NOT AU/Maddsub_Y_addsub0000_or0001_xor0000/AU/Maddsub_Y_addsub0000_or0001_xor0000_D));


AU/Maddsub_Y_addsub0000__or0002/AU/Maddsub_Y_addsub0000__or0002_D2 <= ((A(2) AND 
	AU/Maddsub_Y_addsub0000__or0001/AU/Maddsub_Y_addsub0000__or0001_D2)
	OR (A(2) AND 
	NOT AU/Maddsub_Y_addsub0000_or0002_xor0000/AU/Maddsub_Y_addsub0000_or0002_xor0000_D)
	OR (
	AU/Maddsub_Y_addsub0000__or0001/AU/Maddsub_Y_addsub0000__or0001_D2 AND 
	NOT AU/Maddsub_Y_addsub0000_or0002_xor0000/AU/Maddsub_Y_addsub0000_or0002_xor0000_D));


AU/Maddsub_Y_addsub0000_or0001_xor0000/AU/Maddsub_Y_addsub0000_or0001_xor0000_D <= ((Sel(0) AND NOT Sel(1) AND B(1))
	OR (NOT Sel(0) AND Sel(1) AND NOT B(1)));


AU/Maddsub_Y_addsub0000_or0002_xor0000/AU/Maddsub_Y_addsub0000_or0002_xor0000_D <= ((Sel(0) AND NOT Sel(1) AND B(2))
	OR (NOT Sel(0) AND Sel(1) AND NOT B(2)));


















LU/Madd_Y_addsub0000__and0001/LU/Madd_Y_addsub0000__and0001_D2 <= (NOT A(0) AND NOT A(1) AND NOT A(2));


Y(0) <= ((Sel(0) AND A(0) AND NOT Sel(1) AND Sel(2))
	OR (B(0) AND NOT Sel(0) AND NOT Sel(1) AND Sel(2) AND 
	NOT AU/Maddsub_Y_addsub0000__or0000/AU/Maddsub_Y_addsub0000__or0000_D2)
	OR (NOT Sel(0) AND Sel(1) AND A(1) AND Sel(2))
	OR (NOT B(0) AND A(0) AND NOT Sel(1))
	OR (Sel(0) AND NOT Sel(2) AND 
	NOT AU/Maddsub_Y_addsub0000__or0000/AU/Maddsub_Y_addsub0000__or0000_D2)
	OR (B(0) AND Sel(1) AND NOT Sel(2) AND 
	NOT AU/Maddsub_Y_addsub0000__or0000/AU/Maddsub_Y_addsub0000__or0000_D2)
	OR (NOT B(0) AND NOT Sel(0) AND A(0) AND NOT Sel(2))
	OR (NOT Sel(0) AND NOT Sel(1) AND NOT Sel(2) AND 
	AU/Maddsub_Y_addsub0000__or0000/AU/Maddsub_Y_addsub0000__or0000_D2));


Y(1) <= ((NOT Sel(0) AND Sel(1) AND A(2) AND Sel(2))
	OR (NOT Sel(0) AND NOT Sel(1) AND NOT A(1) AND B(1) AND Sel(2))
	OR (Sel(0) AND A(0) AND NOT Sel(1) AND Sel(2) AND 
	AU/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000_D)
	OR (Sel(0) AND NOT A(0) AND NOT Sel(1) AND A(1) AND Sel(2))
	OR (NOT Sel(2) AND 
	AU/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000_D AND 
	AU/Maddsub_Y_addsub0000_or0001_xor0000/AU/Maddsub_Y_addsub0000_or0001_xor0000_D)
	OR (B(0) AND Sel(0) AND Sel(1) AND Sel(2))
	OR (NOT Sel(0) AND NOT Sel(1) AND A(1) AND NOT Sel(2))
	OR (NOT Sel(0) AND A(1) AND NOT B(1) AND 
	NOT AU/Maddsub_Y_addsub0000_or0001_xor0000/AU/Maddsub_Y_addsub0000_or0001_xor0000_D)
	OR (NOT Sel(2) AND 
	NOT AU/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(1)__xor0000_D AND 
	NOT AU/Maddsub_Y_addsub0000_or0001_xor0000/AU/Maddsub_Y_addsub0000_or0001_xor0000_D AND NOT $OpTx$FX_DC$2));


Y(2) <= ((Sel(0) AND Sel(1) AND B(1) AND Sel(2))
	OR (NOT Sel(0) AND NOT Sel(1) AND NOT A(2) AND B(2) AND Sel(2))
	OR (Sel(0) AND NOT Sel(1) AND NOT A(2) AND Sel(2) AND 
	NOT LU/Madd_Y_addsub0000__and0001/LU/Madd_Y_addsub0000__and0001_D2)
	OR (Sel(0) AND NOT A(0) AND NOT Sel(1) AND NOT A(1) AND Sel(2) AND 
	NOT LU/Madd_Y_addsub0000__and0001/LU/Madd_Y_addsub0000__and0001_D2)
	OR (NOT Sel(2) AND 
	AU/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000_D AND 
	NOT AU/Maddsub_Y_addsub0000__or0002/AU/Maddsub_Y_addsub0000__or0002_D2)
	OR (NOT Sel(0) AND Sel(1) AND A(3) AND Sel(2))
	OR (NOT Sel(0) AND NOT Sel(1) AND A(2) AND NOT Sel(2))
	OR (NOT Sel(0) AND A(2) AND NOT B(2) AND 
	NOT AU/Maddsub_Y_addsub0000_or0002_xor0000/AU/Maddsub_Y_addsub0000_or0002_xor0000_D)
	OR (NOT Sel(2) AND NOT $OpTx$FX_DC$2 AND 
	NOT AU/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(2)__xor0000_D AND 
	NOT AU/Maddsub_Y_addsub0000_or0002_xor0000/AU/Maddsub_Y_addsub0000_or0002_xor0000_D));


Y(3) <= ((Sel(0) AND NOT B(3) AND NOT Sel(2) AND 
	NOT AU/Maddsub_Y_addsub0000_Mxor_Result(3)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(3)__xor0000_D)
	OR (Sel(0) AND NOT Sel(1) AND A(3) AND Sel(2) AND 
	LU/Madd_Y_addsub0000__and0001/LU/Madd_Y_addsub0000__and0001_D2)
	OR (NOT Sel(0) AND NOT Sel(1) AND NOT A(3) AND B(3) AND Sel(2))
	OR (Sel(0) AND NOT Sel(1) AND NOT A(3) AND Sel(2) AND 
	NOT LU/Madd_Y_addsub0000__and0001/LU/Madd_Y_addsub0000__and0001_D2)
	OR (Sel(0) AND NOT Sel(1) AND B(3) AND NOT Sel(2) AND 
	AU/Maddsub_Y_addsub0000_Mxor_Result(3)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(3)__xor0000_D)
	OR (NOT Sel(0) AND Sel(1) AND NOT B(3) AND NOT Sel(2) AND 
	AU/Maddsub_Y_addsub0000_Mxor_Result(3)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(3)__xor0000_D)
	OR (Sel(0) AND Sel(1) AND B(2) AND Sel(2))
	OR (NOT Sel(0) AND A(0) AND Sel(1) AND Sel(2))
	OR (NOT Sel(0) AND NOT Sel(1) AND A(3) AND NOT B(3))
	OR (NOT Sel(0) AND NOT Sel(1) AND A(3) AND NOT Sel(2))
	OR (Sel(1) AND B(3) AND NOT Sel(2) AND 
	NOT AU/Maddsub_Y_addsub0000_Mxor_Result(3)__xor0000/AU/Maddsub_Y_addsub0000_Mxor_Result(3)__xor0000_D));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA9536XL-15-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XA9536XL-15-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 KPR                           
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 KPR                           
  6 B<1>                             28 Y<2>                          
  7 Y<0>                             29 Sel<2>                        
  8 KPR                              30 Sel<0>                        
  9 TDI                              31 A<0>                          
 10 TMS                              32 A<1>                          
 11 TCK                              33 KPR                           
 12 KPR                              34 KPR                           
 13 KPR                              35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 Y<3>                          
 16 KPR                              38 KPR                           
 17 GND                              39 A<3>                          
 18 Sel<1>                           40 B<2>                          
 19 KPR                              41 B<3>                          
 20 KPR                              42 Y<1>                          
 21 B<0>                             43 KPR                           
 22 A<2>                             44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa95*xl-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : LOW
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
