Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Sep 11 17:55:19 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/mul22/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  484         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (484)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (484)
5. checking no_input_delay (43)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (484)
--------------------------
 There are 484 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[18]/C
src21_reg[19]/C
src21_reg[1]/C
src21_reg[20]/C
src21_reg[21]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[16]/C
src22_reg[17]/C
src22_reg[18]/C
src22_reg[19]/C
src22_reg[1]/C
src22_reg[20]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[14]/C
src23_reg[15]/C
src23_reg[16]/C
src23_reg[17]/C
src23_reg[18]/C
src23_reg[19]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[13]/C
src24_reg[14]/C
src24_reg[15]/C
src24_reg[16]/C
src24_reg[17]/C
src24_reg[18]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[12]/C
src25_reg[13]/C
src25_reg[14]/C
src25_reg[15]/C
src25_reg[16]/C
src25_reg[17]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[11]/C
src26_reg[12]/C
src26_reg[13]/C
src26_reg[14]/C
src26_reg[15]/C
src26_reg[16]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[10]/C
src27_reg[11]/C
src27_reg[12]/C
src27_reg[13]/C
src27_reg[14]/C
src27_reg[15]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[10]/C
src28_reg[11]/C
src28_reg[12]/C
src28_reg[13]/C
src28_reg[14]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src28_reg[9]/C
src29_reg[0]/C
src29_reg[10]/C
src29_reg[11]/C
src29_reg[12]/C
src29_reg[13]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src29_reg[8]/C
src29_reg[9]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src30_reg[10]/C
src30_reg[11]/C
src30_reg[12]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src30_reg[8]/C
src30_reg[9]/C
src31_reg[0]/C
src31_reg[10]/C
src31_reg[11]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src31_reg[8]/C
src31_reg[9]/C
src32_reg[0]/C
src32_reg[10]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src32_reg[5]/C
src32_reg[6]/C
src32_reg[7]/C
src32_reg[8]/C
src32_reg[9]/C
src33_reg[0]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src33_reg[4]/C
src33_reg[5]/C
src33_reg[6]/C
src33_reg[7]/C
src33_reg[8]/C
src33_reg[9]/C
src34_reg[0]/C
src34_reg[1]/C
src34_reg[2]/C
src34_reg[3]/C
src34_reg[4]/C
src34_reg[5]/C
src34_reg[6]/C
src34_reg[7]/C
src34_reg[8]/C
src35_reg[0]/C
src35_reg[1]/C
src35_reg[2]/C
src35_reg[3]/C
src35_reg[4]/C
src35_reg[5]/C
src35_reg[6]/C
src35_reg[7]/C
src36_reg[0]/C
src36_reg[1]/C
src36_reg[2]/C
src36_reg[3]/C
src36_reg[4]/C
src36_reg[5]/C
src36_reg[6]/C
src37_reg[0]/C
src37_reg[1]/C
src37_reg[2]/C
src37_reg[3]/C
src37_reg[4]/C
src37_reg[5]/C
src38_reg[0]/C
src38_reg[1]/C
src38_reg[2]/C
src38_reg[3]/C
src38_reg[4]/C
src39_reg[0]/C
src39_reg[1]/C
src39_reg[2]/C
src39_reg[3]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src40_reg[0]/C
src40_reg[1]/C
src40_reg[2]/C
src41_reg[0]/C
src41_reg[1]/C
src42_reg[0]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (484)
--------------------------------------------------
 There are 484 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[18]/D
src21_reg[19]/D
src21_reg[1]/D
src21_reg[20]/D
src21_reg[21]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[16]/D
src22_reg[17]/D
src22_reg[18]/D
src22_reg[19]/D
src22_reg[1]/D
src22_reg[20]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[14]/D
src23_reg[15]/D
src23_reg[16]/D
src23_reg[17]/D
src23_reg[18]/D
src23_reg[19]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[13]/D
src24_reg[14]/D
src24_reg[15]/D
src24_reg[16]/D
src24_reg[17]/D
src24_reg[18]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[12]/D
src25_reg[13]/D
src25_reg[14]/D
src25_reg[15]/D
src25_reg[16]/D
src25_reg[17]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[11]/D
src26_reg[12]/D
src26_reg[13]/D
src26_reg[14]/D
src26_reg[15]/D
src26_reg[16]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[10]/D
src27_reg[11]/D
src27_reg[12]/D
src27_reg[13]/D
src27_reg[14]/D
src27_reg[15]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[10]/D
src28_reg[11]/D
src28_reg[12]/D
src28_reg[13]/D
src28_reg[14]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src28_reg[9]/D
src29_reg[0]/D
src29_reg[10]/D
src29_reg[11]/D
src29_reg[12]/D
src29_reg[13]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src29_reg[8]/D
src29_reg[9]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src30_reg[10]/D
src30_reg[11]/D
src30_reg[12]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src30_reg[8]/D
src30_reg[9]/D
src31_reg[0]/D
src31_reg[10]/D
src31_reg[11]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src31_reg[8]/D
src31_reg[9]/D
src32_reg[0]/D
src32_reg[10]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src32_reg[5]/D
src32_reg[6]/D
src32_reg[7]/D
src32_reg[8]/D
src32_reg[9]/D
src33_reg[0]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src33_reg[4]/D
src33_reg[5]/D
src33_reg[6]/D
src33_reg[7]/D
src33_reg[8]/D
src33_reg[9]/D
src34_reg[0]/D
src34_reg[1]/D
src34_reg[2]/D
src34_reg[3]/D
src34_reg[4]/D
src34_reg[5]/D
src34_reg[6]/D
src34_reg[7]/D
src34_reg[8]/D
src35_reg[0]/D
src35_reg[1]/D
src35_reg[2]/D
src35_reg[3]/D
src35_reg[4]/D
src35_reg[5]/D
src35_reg[6]/D
src35_reg[7]/D
src36_reg[0]/D
src36_reg[1]/D
src36_reg[2]/D
src36_reg[3]/D
src36_reg[4]/D
src36_reg[5]/D
src36_reg[6]/D
src37_reg[0]/D
src37_reg[1]/D
src37_reg[2]/D
src37_reg[3]/D
src37_reg[4]/D
src37_reg[5]/D
src38_reg[0]/D
src38_reg[1]/D
src38_reg[2]/D
src38_reg[3]/D
src38_reg[4]/D
src39_reg[0]/D
src39_reg[1]/D
src39_reg[2]/D
src39_reg[3]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src40_reg[0]/D
src40_reg[1]/D
src40_reg[2]/D
src41_reg[0]/D
src41_reg[1]/D
src42_reg[0]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src32_
src33_
src34_
src35_
src36_
src37_
src38_
src39_
src3_
src40_
src41_
src42_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst34[0]
dst35[0]
dst36[0]
dst37[0]
dst38[0]
dst39[0]
dst3[0]
dst40[0]
dst41[0]
dst42[0]
dst43[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  528          inf        0.000                      0                  528           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           528 Endpoints
Min Delay           528 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src8_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.314ns  (logic 5.756ns (50.873%)  route 5.558ns (49.127%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  src8_reg[3]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[3]/Q
                         net (fo=5, routed)           1.060     1.401    compressor/chain0_2/lut6_2_inst1/I0
    SLICE_X5Y86                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.097     1.498 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.498    compressor/chain0_2/prop[1]
    SLICE_X5Y86                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.910 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.910    compressor/chain0_2/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.069 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           1.009     3.077    compressor/chain1_0/lut6_2_inst8/I1
    SLICE_X6Y90                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I1
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.224     3.301 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.301    compressor/chain1_0/prop[8]
    SLICE_X6Y90                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.680 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.680    compressor/chain1_0/carryout[11]
    SLICE_X6Y91                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.772 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.772    compressor/chain1_0/carryout[15]
    SLICE_X6Y92                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.864 r  compressor/chain1_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.864    compressor/chain1_0/carryout[19]
    SLICE_X6Y93                                                       r  compressor/chain1_0/carry4_inst5/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.087 r  compressor/chain1_0/carry4_inst5/O[1]
                         net (fo=4, routed)           0.963     5.050    compressor/chain2_3/lut6_2_inst2/I1
    SLICE_X7Y93                                                       r  compressor/chain2_3/lut6_2_inst2/LUT5/I1
    SLICE_X7Y93          LUT5 (Prop_lut5_I1_O)        0.218     5.268 r  compressor/chain2_3/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.268    compressor/chain2_3/lut6_2_inst2_n_0
    SLICE_X7Y93                                                       r  compressor/chain2_3/carry4_inst0/DI[2]
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.559 r  compressor/chain2_3/carry4_inst0/O[3]
                         net (fo=2, routed)           0.697     6.256    compressor/chain3_0/lut3_gene22_0[3]
    SLICE_X2Y94                                                       r  compressor/chain3_0/lut2_prop21/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.234     6.490 r  compressor/chain3_0/lut2_prop21/O
                         net (fo=1, routed)           0.000     6.490    compressor/chain3_0/prop[21]
    SLICE_X2Y94                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.892 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.892    compressor/chain3_0/carryout[23]
    SLICE_X2Y95                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.115 r  compressor/chain3_0/carry4_inst6/O[1]
                         net (fo=1, routed)           1.830     8.945    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.369    11.314 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.314    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.273ns  (logic 5.701ns (50.573%)  route 5.572ns (49.427%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  src8_reg[3]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[3]/Q
                         net (fo=5, routed)           1.060     1.401    compressor/chain0_2/lut6_2_inst1/I0
    SLICE_X5Y86                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.097     1.498 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.498    compressor/chain0_2/prop[1]
    SLICE_X5Y86                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.910 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.910    compressor/chain0_2/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.069 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           1.009     3.077    compressor/chain1_0/lut6_2_inst8/I1
    SLICE_X6Y90                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I1
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.224     3.301 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.301    compressor/chain1_0/prop[8]
    SLICE_X6Y90                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.680 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.680    compressor/chain1_0/carryout[11]
    SLICE_X6Y91                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.772 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.772    compressor/chain1_0/carryout[15]
    SLICE_X6Y92                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.864 r  compressor/chain1_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.864    compressor/chain1_0/carryout[19]
    SLICE_X6Y93                                                       r  compressor/chain1_0/carry4_inst5/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.087 r  compressor/chain1_0/carry4_inst5/O[1]
                         net (fo=4, routed)           0.963     5.050    compressor/chain2_3/lut6_2_inst2/I1
    SLICE_X7Y93                                                       r  compressor/chain2_3/lut6_2_inst2/LUT5/I1
    SLICE_X7Y93          LUT5 (Prop_lut5_I1_O)        0.218     5.268 r  compressor/chain2_3/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.268    compressor/chain2_3/lut6_2_inst2_n_0
    SLICE_X7Y93                                                       r  compressor/chain2_3/carry4_inst0/DI[2]
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.559 r  compressor/chain2_3/carry4_inst0/O[3]
                         net (fo=2, routed)           0.697     6.256    compressor/chain3_0/lut3_gene22_0[3]
    SLICE_X2Y94                                                       r  compressor/chain3_0/lut2_prop21/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.234     6.490 r  compressor/chain3_0/lut2_prop21/O
                         net (fo=1, routed)           0.000     6.490    compressor/chain3_0/prop[21]
    SLICE_X2Y94                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.892 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.892    compressor/chain3_0/carryout[23]
    SLICE_X2Y95                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.049 r  compressor/chain3_0/carry4_inst6/O[0]
                         net (fo=1, routed)           1.844     8.893    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.380    11.273 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.273    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst33[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.269ns  (logic 5.765ns (51.161%)  route 5.503ns (48.839%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  src8_reg[3]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[3]/Q
                         net (fo=5, routed)           1.060     1.401    compressor/chain0_2/lut6_2_inst1/I0
    SLICE_X5Y86                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.097     1.498 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.498    compressor/chain0_2/prop[1]
    SLICE_X5Y86                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.910 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.910    compressor/chain0_2/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.069 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           1.009     3.077    compressor/chain1_0/lut6_2_inst8/I1
    SLICE_X6Y90                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I1
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.224     3.301 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.301    compressor/chain1_0/prop[8]
    SLICE_X6Y90                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.680 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.680    compressor/chain1_0/carryout[11]
    SLICE_X6Y91                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.772 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.772    compressor/chain1_0/carryout[15]
    SLICE_X6Y92                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.864 r  compressor/chain1_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.864    compressor/chain1_0/carryout[19]
    SLICE_X6Y93                                                       r  compressor/chain1_0/carry4_inst5/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.087 r  compressor/chain1_0/carry4_inst5/O[1]
                         net (fo=4, routed)           0.963     5.050    compressor/chain2_3/lut6_2_inst2/I1
    SLICE_X7Y93                                                       r  compressor/chain2_3/lut6_2_inst2/LUT5/I1
    SLICE_X7Y93          LUT5 (Prop_lut5_I1_O)        0.218     5.268 r  compressor/chain2_3/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.268    compressor/chain2_3/lut6_2_inst2_n_0
    SLICE_X7Y93                                                       r  compressor/chain2_3/carry4_inst0/DI[2]
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.559 r  compressor/chain2_3/carry4_inst0/O[3]
                         net (fo=2, routed)           0.697     6.256    compressor/chain3_0/lut3_gene22_0[3]
    SLICE_X2Y94                                                       r  compressor/chain3_0/lut2_prop21/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.234     6.490 r  compressor/chain3_0/lut2_prop21/O
                         net (fo=1, routed)           0.000     6.490    compressor/chain3_0/prop[21]
    SLICE_X2Y94                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.892 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.892    compressor/chain3_0/carryout[23]
    SLICE_X2Y95                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.984 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.984    compressor/chain3_0/carryout[27]
    SLICE_X2Y96                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.141 r  compressor/chain3_0/carry4_inst7/O[0]
                         net (fo=1, routed)           1.775     8.916    dst33_OBUF[0]
    N16                                                               r  dst33_OBUF[0]_inst/I
    N16                  OBUF (Prop_obuf_I_O)         2.352    11.269 r  dst33_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.269    dst33[0]
    N16                                                               r  dst33[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.265ns  (logic 5.567ns (49.420%)  route 5.698ns (50.580%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  src8_reg[3]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[3]/Q
                         net (fo=5, routed)           1.060     1.401    compressor/chain0_2/lut6_2_inst1/I0
    SLICE_X5Y86                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.097     1.498 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.498    compressor/chain0_2/prop[1]
    SLICE_X5Y86                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.910 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.910    compressor/chain0_2/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.069 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           1.009     3.077    compressor/chain1_0/lut6_2_inst8/I1
    SLICE_X6Y90                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I1
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.224     3.301 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.301    compressor/chain1_0/prop[8]
    SLICE_X6Y90                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.680 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.680    compressor/chain1_0/carryout[11]
    SLICE_X6Y91                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.772 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.772    compressor/chain1_0/carryout[15]
    SLICE_X6Y92                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.864 r  compressor/chain1_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.864    compressor/chain1_0/carryout[19]
    SLICE_X6Y93                                                       r  compressor/chain1_0/carry4_inst5/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.087 r  compressor/chain1_0/carry4_inst5/O[1]
                         net (fo=4, routed)           0.963     5.050    compressor/chain2_3/lut6_2_inst2/I1
    SLICE_X7Y93                                                       r  compressor/chain2_3/lut6_2_inst2/LUT5/I1
    SLICE_X7Y93          LUT5 (Prop_lut5_I1_O)        0.218     5.268 r  compressor/chain2_3/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.268    compressor/chain2_3/lut6_2_inst2_n_0
    SLICE_X7Y93                                                       r  compressor/chain2_3/carry4_inst0/DI[2]
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.559 r  compressor/chain2_3/carry4_inst0/O[3]
                         net (fo=2, routed)           0.697     6.256    compressor/chain3_0/lut3_gene22_0[3]
    SLICE_X2Y94                                                       r  compressor/chain3_0/lut2_prop21/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.234     6.490 r  compressor/chain3_0/lut2_prop21/O
                         net (fo=1, routed)           0.000     6.490    compressor/chain3_0/prop[21]
    SLICE_X2Y94                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     6.922 r  compressor/chain3_0/carry4_inst5/O[2]
                         net (fo=1, routed)           1.970     8.892    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.373    11.265 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.265    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.255ns  (logic 5.453ns (48.448%)  route 5.802ns (51.552%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  src8_reg[3]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[3]/Q
                         net (fo=5, routed)           1.060     1.401    compressor/chain0_2/lut6_2_inst1/I0
    SLICE_X5Y86                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.097     1.498 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.498    compressor/chain0_2/prop[1]
    SLICE_X5Y86                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.910 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.910    compressor/chain0_2/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.069 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           1.009     3.077    compressor/chain1_0/lut6_2_inst8/I1
    SLICE_X6Y90                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I1
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.224     3.301 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.301    compressor/chain1_0/prop[8]
    SLICE_X6Y90                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.680 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.680    compressor/chain1_0/carryout[11]
    SLICE_X6Y91                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.772 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.772    compressor/chain1_0/carryout[15]
    SLICE_X6Y92                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.929 r  compressor/chain1_0/carry4_inst4/O[0]
                         net (fo=4, routed)           0.820     4.749    compressor/chain2_2/src4[0]
    SLICE_X1Y91                                                       r  compressor/chain2_2/lut4_prop5/I0
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.209     4.958 r  compressor/chain2_2/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.958    compressor/chain2_2/prop[5]
    SLICE_X1Y91                                                       r  compressor/chain2_2/carry4_inst1/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.370 r  compressor/chain2_2/carry4_inst1/CO[3]
                         net (fo=4, routed)           0.951     6.321    compressor/chain3_0/lut4_gene19_0[8]
    SLICE_X2Y93                                                       r  compressor/chain3_0/lut4_prop19/I0
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.097     6.418 r  compressor/chain3_0/lut4_prop19/O
                         net (fo=1, routed)           0.000     6.418    compressor/chain3_0/prop[19]
    SLICE_X2Y93                                                       r  compressor/chain3_0/carry4_inst4/S[3]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.702 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.702    compressor/chain3_0/carryout[19]
    SLICE_X2Y94                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.925 r  compressor/chain3_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.963     8.888    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.367    11.255 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.255    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst42[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.249ns  (logic 6.033ns (53.629%)  route 5.216ns (46.371%))
  Logic Levels:           18  (CARRY4=12 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  src8_reg[3]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[3]/Q
                         net (fo=5, routed)           1.060     1.401    compressor/chain0_2/lut6_2_inst1/I0
    SLICE_X5Y86                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.097     1.498 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.498    compressor/chain0_2/prop[1]
    SLICE_X5Y86                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.910 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.910    compressor/chain0_2/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.069 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           1.009     3.077    compressor/chain1_0/lut6_2_inst8/I1
    SLICE_X6Y90                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I1
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.224     3.301 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.301    compressor/chain1_0/prop[8]
    SLICE_X6Y90                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.680 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.680    compressor/chain1_0/carryout[11]
    SLICE_X6Y91                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.772 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.772    compressor/chain1_0/carryout[15]
    SLICE_X6Y92                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.864 r  compressor/chain1_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.864    compressor/chain1_0/carryout[19]
    SLICE_X6Y93                                                       r  compressor/chain1_0/carry4_inst5/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.087 r  compressor/chain1_0/carry4_inst5/O[1]
                         net (fo=4, routed)           0.963     5.050    compressor/chain2_3/lut6_2_inst2/I1
    SLICE_X7Y93                                                       r  compressor/chain2_3/lut6_2_inst2/LUT5/I1
    SLICE_X7Y93          LUT5 (Prop_lut5_I1_O)        0.218     5.268 r  compressor/chain2_3/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.268    compressor/chain2_3/lut6_2_inst2_n_0
    SLICE_X7Y93                                                       r  compressor/chain2_3/carry4_inst0/DI[2]
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.559 r  compressor/chain2_3/carry4_inst0/O[3]
                         net (fo=2, routed)           0.697     6.256    compressor/chain3_0/lut3_gene22_0[3]
    SLICE_X2Y94                                                       r  compressor/chain3_0/lut2_prop21/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.234     6.490 r  compressor/chain3_0/lut2_prop21/O
                         net (fo=1, routed)           0.000     6.490    compressor/chain3_0/prop[21]
    SLICE_X2Y94                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.892 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.892    compressor/chain3_0/carryout[23]
    SLICE_X2Y95                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.984 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.984    compressor/chain3_0/carryout[27]
    SLICE_X2Y96                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.076 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     7.076    compressor/chain3_0/carryout[31]
    SLICE_X2Y97                                                       r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.168 r  compressor/chain3_0/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.000     7.168    compressor/chain3_0/carryout[35]
    SLICE_X2Y98                                                       r  compressor/chain3_0/carry4_inst9/CI
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.391 r  compressor/chain3_0/carry4_inst9/O[1]
                         net (fo=1, routed)           1.488     8.879    dst42_OBUF[0]
    L13                                                               r  dst42_OBUF[0]_inst/I
    L13                  OBUF (Prop_obuf_I_O)         2.370    11.249 r  dst42_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.249    dst42[0]
    L13                                                               r  dst42[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst37[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.245ns  (logic 5.865ns (52.153%)  route 5.381ns (47.847%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  src8_reg[3]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[3]/Q
                         net (fo=5, routed)           1.060     1.401    compressor/chain0_2/lut6_2_inst1/I0
    SLICE_X5Y86                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.097     1.498 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.498    compressor/chain0_2/prop[1]
    SLICE_X5Y86                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.910 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.910    compressor/chain0_2/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.069 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           1.009     3.077    compressor/chain1_0/lut6_2_inst8/I1
    SLICE_X6Y90                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I1
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.224     3.301 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.301    compressor/chain1_0/prop[8]
    SLICE_X6Y90                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.680 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.680    compressor/chain1_0/carryout[11]
    SLICE_X6Y91                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.772 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.772    compressor/chain1_0/carryout[15]
    SLICE_X6Y92                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.864 r  compressor/chain1_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.864    compressor/chain1_0/carryout[19]
    SLICE_X6Y93                                                       r  compressor/chain1_0/carry4_inst5/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.087 r  compressor/chain1_0/carry4_inst5/O[1]
                         net (fo=4, routed)           0.963     5.050    compressor/chain2_3/lut6_2_inst2/I1
    SLICE_X7Y93                                                       r  compressor/chain2_3/lut6_2_inst2/LUT5/I1
    SLICE_X7Y93          LUT5 (Prop_lut5_I1_O)        0.218     5.268 r  compressor/chain2_3/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.268    compressor/chain2_3/lut6_2_inst2_n_0
    SLICE_X7Y93                                                       r  compressor/chain2_3/carry4_inst0/DI[2]
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.559 r  compressor/chain2_3/carry4_inst0/O[3]
                         net (fo=2, routed)           0.697     6.256    compressor/chain3_0/lut3_gene22_0[3]
    SLICE_X2Y94                                                       r  compressor/chain3_0/lut2_prop21/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.234     6.490 r  compressor/chain3_0/lut2_prop21/O
                         net (fo=1, routed)           0.000     6.490    compressor/chain3_0/prop[21]
    SLICE_X2Y94                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.892 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.892    compressor/chain3_0/carryout[23]
    SLICE_X2Y95                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.984 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.984    compressor/chain3_0/carryout[27]
    SLICE_X2Y96                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.076 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     7.076    compressor/chain3_0/carryout[31]
    SLICE_X2Y97                                                       r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.233 r  compressor/chain3_0/carry4_inst8/O[0]
                         net (fo=1, routed)           1.652     8.886    dst37_OBUF[0]
    N17                                                               r  dst37_OBUF[0]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.360    11.245 r  dst37_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.245    dst37[0]
    N17                                                               r  dst37[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst38[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.235ns  (logic 5.956ns (53.014%)  route 5.279ns (46.986%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  src8_reg[3]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[3]/Q
                         net (fo=5, routed)           1.060     1.401    compressor/chain0_2/lut6_2_inst1/I0
    SLICE_X5Y86                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.097     1.498 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.498    compressor/chain0_2/prop[1]
    SLICE_X5Y86                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.910 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.910    compressor/chain0_2/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.069 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           1.009     3.077    compressor/chain1_0/lut6_2_inst8/I1
    SLICE_X6Y90                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I1
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.224     3.301 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.301    compressor/chain1_0/prop[8]
    SLICE_X6Y90                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.680 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.680    compressor/chain1_0/carryout[11]
    SLICE_X6Y91                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.772 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.772    compressor/chain1_0/carryout[15]
    SLICE_X6Y92                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.864 r  compressor/chain1_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.864    compressor/chain1_0/carryout[19]
    SLICE_X6Y93                                                       r  compressor/chain1_0/carry4_inst5/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.087 r  compressor/chain1_0/carry4_inst5/O[1]
                         net (fo=4, routed)           0.963     5.050    compressor/chain2_3/lut6_2_inst2/I1
    SLICE_X7Y93                                                       r  compressor/chain2_3/lut6_2_inst2/LUT5/I1
    SLICE_X7Y93          LUT5 (Prop_lut5_I1_O)        0.218     5.268 r  compressor/chain2_3/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.268    compressor/chain2_3/lut6_2_inst2_n_0
    SLICE_X7Y93                                                       r  compressor/chain2_3/carry4_inst0/DI[2]
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.559 r  compressor/chain2_3/carry4_inst0/O[3]
                         net (fo=2, routed)           0.697     6.256    compressor/chain3_0/lut3_gene22_0[3]
    SLICE_X2Y94                                                       r  compressor/chain3_0/lut2_prop21/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.234     6.490 r  compressor/chain3_0/lut2_prop21/O
                         net (fo=1, routed)           0.000     6.490    compressor/chain3_0/prop[21]
    SLICE_X2Y94                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.892 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.892    compressor/chain3_0/carryout[23]
    SLICE_X2Y95                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.984 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.984    compressor/chain3_0/carryout[27]
    SLICE_X2Y96                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.076 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     7.076    compressor/chain3_0/carryout[31]
    SLICE_X2Y97                                                       r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.299 r  compressor/chain3_0/carry4_inst8/O[1]
                         net (fo=1, routed)           1.551     8.850    dst38_OBUF[0]
    P14                                                               r  dst38_OBUF[0]_inst/I
    P14                  OBUF (Prop_obuf_I_O)         2.385    11.235 r  dst38_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.235    dst38[0]
    P14                                                               r  dst38[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst34[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.224ns  (logic 5.837ns (52.000%)  route 5.388ns (48.000%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  src8_reg[3]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[3]/Q
                         net (fo=5, routed)           1.060     1.401    compressor/chain0_2/lut6_2_inst1/I0
    SLICE_X5Y86                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.097     1.498 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.498    compressor/chain0_2/prop[1]
    SLICE_X5Y86                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.910 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.910    compressor/chain0_2/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.069 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           1.009     3.077    compressor/chain1_0/lut6_2_inst8/I1
    SLICE_X6Y90                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I1
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.224     3.301 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.301    compressor/chain1_0/prop[8]
    SLICE_X6Y90                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.680 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.680    compressor/chain1_0/carryout[11]
    SLICE_X6Y91                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.772 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.772    compressor/chain1_0/carryout[15]
    SLICE_X6Y92                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.864 r  compressor/chain1_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.864    compressor/chain1_0/carryout[19]
    SLICE_X6Y93                                                       r  compressor/chain1_0/carry4_inst5/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.087 r  compressor/chain1_0/carry4_inst5/O[1]
                         net (fo=4, routed)           0.963     5.050    compressor/chain2_3/lut6_2_inst2/I1
    SLICE_X7Y93                                                       r  compressor/chain2_3/lut6_2_inst2/LUT5/I1
    SLICE_X7Y93          LUT5 (Prop_lut5_I1_O)        0.218     5.268 r  compressor/chain2_3/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.268    compressor/chain2_3/lut6_2_inst2_n_0
    SLICE_X7Y93                                                       r  compressor/chain2_3/carry4_inst0/DI[2]
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.559 r  compressor/chain2_3/carry4_inst0/O[3]
                         net (fo=2, routed)           0.697     6.256    compressor/chain3_0/lut3_gene22_0[3]
    SLICE_X2Y94                                                       r  compressor/chain3_0/lut2_prop21/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.234     6.490 r  compressor/chain3_0/lut2_prop21/O
                         net (fo=1, routed)           0.000     6.490    compressor/chain3_0/prop[21]
    SLICE_X2Y94                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.892 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.892    compressor/chain3_0/carryout[23]
    SLICE_X2Y95                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.984 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.984    compressor/chain3_0/carryout[27]
    SLICE_X2Y96                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.207 r  compressor/chain3_0/carry4_inst7/O[1]
                         net (fo=1, routed)           1.660     8.867    dst34_OBUF[0]
    M17                                                               r  dst34_OBUF[0]_inst/I
    M17                  OBUF (Prop_obuf_I_O)         2.358    11.224 r  dst34_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.224    dst34[0]
    M17                                                               r  dst34[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst35[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.191ns  (logic 5.793ns (51.768%)  route 5.398ns (48.232%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  src8_reg[3]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[3]/Q
                         net (fo=5, routed)           1.060     1.401    compressor/chain0_2/lut6_2_inst1/I0
    SLICE_X5Y86                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.097     1.498 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.498    compressor/chain0_2/prop[1]
    SLICE_X5Y86                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.910 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.910    compressor/chain0_2/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.069 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           1.009     3.077    compressor/chain1_0/lut6_2_inst8/I1
    SLICE_X6Y90                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I1
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.224     3.301 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.301    compressor/chain1_0/prop[8]
    SLICE_X6Y90                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.680 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.680    compressor/chain1_0/carryout[11]
    SLICE_X6Y91                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.772 r  compressor/chain1_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.772    compressor/chain1_0/carryout[15]
    SLICE_X6Y92                                                       r  compressor/chain1_0/carry4_inst4/CI
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.864 r  compressor/chain1_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     3.864    compressor/chain1_0/carryout[19]
    SLICE_X6Y93                                                       r  compressor/chain1_0/carry4_inst5/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.087 r  compressor/chain1_0/carry4_inst5/O[1]
                         net (fo=4, routed)           0.963     5.050    compressor/chain2_3/lut6_2_inst2/I1
    SLICE_X7Y93                                                       r  compressor/chain2_3/lut6_2_inst2/LUT5/I1
    SLICE_X7Y93          LUT5 (Prop_lut5_I1_O)        0.218     5.268 r  compressor/chain2_3/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.268    compressor/chain2_3/lut6_2_inst2_n_0
    SLICE_X7Y93                                                       r  compressor/chain2_3/carry4_inst0/DI[2]
    SLICE_X7Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.559 r  compressor/chain2_3/carry4_inst0/O[3]
                         net (fo=2, routed)           0.697     6.256    compressor/chain3_0/lut3_gene22_0[3]
    SLICE_X2Y94                                                       r  compressor/chain3_0/lut2_prop21/I0
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.234     6.490 r  compressor/chain3_0/lut2_prop21/O
                         net (fo=1, routed)           0.000     6.490    compressor/chain3_0/prop[21]
    SLICE_X2Y94                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.892 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.892    compressor/chain3_0/carryout[23]
    SLICE_X2Y95                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.984 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.984    compressor/chain3_0/carryout[27]
    SLICE_X2Y96                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.164 r  compressor/chain3_0/carry4_inst7/O[2]
                         net (fo=1, routed)           1.670     8.834    dst35_OBUF[0]
    M16                                                               r  dst35_OBUF[0]_inst/I
    M16                  OBUF (Prop_obuf_I_O)         2.357    11.191 r  dst35_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.191    dst35[0]
    M16                                                               r  dst35[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src13_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.283%)  route 0.062ns (32.717%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  src13_reg[9]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[9]/Q
                         net (fo=5, routed)           0.062     0.190    src13[9]
    SLICE_X9Y87          FDRE                                         r  src13_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src29_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src29_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.907%)  route 0.063ns (33.093%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE                         0.000     0.000 r  src29_reg[9]/C
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src29_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src29[9]
    SLICE_X11Y95         FDRE                                         r  src29_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE                         0.000     0.000 r  src19_reg[12]/C
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src19_reg[12]/Q
                         net (fo=4, routed)           0.066     0.207    src19[12]
    SLICE_X10Y92         FDRE                                         r  src19_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src29_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src29_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.735%)  route 0.067ns (31.265%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE                         0.000     0.000 r  src29_reg[6]/C
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src29_reg[6]/Q
                         net (fo=2, routed)           0.067     0.215    src29[6]
    SLICE_X11Y95         FDRE                                         r  src29_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.164ns (73.259%)  route 0.060ns (26.741%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE                         0.000     0.000 r  src4_reg[3]/C
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src4_reg[3]/Q
                         net (fo=5, routed)           0.060     0.224    src4[3]
    SLICE_X7Y88          FDRE                                         r  src4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  src20_reg[17]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src20_reg[17]/Q
                         net (fo=5, routed)           0.108     0.249    src20[17]
    SLICE_X2Y91          FDRE                                         r  src20_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src22_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src22_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.358%)  route 0.121ns (48.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  src22_reg[16]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src22_reg[16]/Q
                         net (fo=5, routed)           0.121     0.249    src22[16]
    SLICE_X9Y94          FDRE                                         r  src22_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src26_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src26_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.491%)  route 0.109ns (43.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE                         0.000     0.000 r  src26_reg[6]/C
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src26_reg[6]/Q
                         net (fo=2, routed)           0.109     0.250    src26[6]
    SLICE_X9Y97          FDRE                                         r  src26_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src24_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src24_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.344%)  route 0.109ns (43.656%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE                         0.000     0.000 r  src24_reg[1]/C
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src24_reg[1]/Q
                         net (fo=5, routed)           0.109     0.250    src24[1]
    SLICE_X6Y96          FDRE                                         r  src24_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (50.896%)  route 0.123ns (49.104%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  src17_reg[2]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[2]/Q
                         net (fo=5, routed)           0.123     0.251    src17[2]
    SLICE_X3Y91          FDRE                                         r  src17_reg[3]/D
  -------------------------------------------------------------------    -------------------





