# Microelectronic Systems Laboratories 

<p align="center">
 <img alt="Languages" src="https://img.shields.io/badge/Languages-VHDL-orange"/>
 <img alt="developement" src="https://img.shields.io/badge/developement-in progress-orange"/>   
</p>

## Index

* [Index](#index)
* [Team](#team)
* [DLX](dlx-project)
* [Lab1](#lab1)
  - [requirements](gr38_lab01/lab1.pdf)
  - [solution](gr38_lab01) 
* [Lab2](#lab2)
  - [requirements](gr38_lab02/Lab2.pdf)
  - [solution](gr38_lab02) 
* [Lab3](#lab3)
* [Lab4](#lab4)
* [Lab5](#lab5)
* [Lab6](#lab6)

## Team

- <img alt="avatar" src="https://github.com/PronElle.png" width="20px" height="20px"> **Massimiliano Pronesti**  - [Elle](https://github.com/PronElle)
- <img alt="avatar" src="https://github.com/palmleon.png" width="20px" height="20px"> **Leonardo Palmucci** - [palmleon](https://github.com/palmleon) 
- <img alt="avatar" src="https://github.com/Edward-Manca.png" width="20px" height="20px"> **Edward Manca** - [Edward-Manca](https://github.com/Edward-Manca)

## Lab1
###  VHDL and Synthesis

- generic Multiplexer
- generic Ripple Carry Adder
- Accumulator
- basic ALU

## Lab2
Hierarchical Arithmetical Blocks
- Pentium 4 Adder
  - Sparse Tree Carry Generator
  - Carry Select-like Sum Generator
- Parallel Multiplier based on Booth's algorithm


## Lab3

// TODO: to be written

## Lab4

// TODO: to be written

## Lab5

// TODO: to be written

## Lab6

// TODO: to be written
