Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sat Nov 14 17:58:22 2020
| Host         : DESKTOP-ZOHAR running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 7
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 6          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_v/period_cnt[0]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[0]/CLR, design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[10]/CLR, design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[11]/CLR, design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[12]/CLR, design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[13]/CLR, design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[14]/CLR, design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[15]/CLR, design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[16]/CLR, design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[17]/CLR, design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[18]/CLR, design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[19]/CLR, design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[1]/CLR, design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[20]/CLR, design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[21]/CLR, design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[22]/CLR (the first 15 of 582 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on pwm_1_h_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on pwm_1_v_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on pwm_2_h_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on pwm_2_v_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on pwm_3_h_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on pwm_3_v_0 relative to clock(s) clk_fpga_0
Related violations: <none>


