<stg><name>KAN</name>


<trans_list>

<trans id="954" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:44 %input = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_0

]]></Node>
<StgValue><ssdm name="input"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:46 %tmp_20 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:47 %sext_ln8 = sext i10 %tmp_20

]]></Node>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:48 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:52 %trunc_ln8 = trunc i16 %input

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:53 %tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:54 %icmp_ln8 = icmp_ne  i10 %tmp_1, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:55 %add_ln8 = add i11 %sext_ln8, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:56 %tmp_22 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:57 %sext_ln9_20 = sext i6 %tmp_22

]]></Node>
<StgValue><ssdm name="sext_ln9_20"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:58 %tmp_24 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:59 %select_ln8 = select i1 %icmp_ln8, i7 %tmp_24, i7 %sext_ln9_20

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:60 %select_ln8_1 = select i1 %tmp, i7 %select_ln8, i7 %sext_ln9_20

]]></Node>
<StgValue><ssdm name="select_ln8_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:61 %sext_ln9 = sext i7 %select_ln8_1

]]></Node>
<StgValue><ssdm name="sext_ln9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:62 %index = xor i8 %sext_ln9, i8 128

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:63 %zext_ln21 = zext i8 %index

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:64 %lut_0_0_addr = getelementptr i12 %lut_0_0, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="lut_0_0_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:65 %output_0_0 = load i8 %lut_0_0_addr

]]></Node>
<StgValue><ssdm name="output_0_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:67 %lut_0_1_addr = getelementptr i12 %lut_0_1, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="lut_0_1_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:68 %output_0_1 = load i8 %lut_0_1_addr

]]></Node>
<StgValue><ssdm name="output_0_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:70 %lut_0_2_addr = getelementptr i12 %lut_0_2, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="lut_0_2_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:71 %output_0_2 = load i8 %lut_0_2_addr

]]></Node>
<StgValue><ssdm name="output_0_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:73 %lut_0_3_addr = getelementptr i12 %lut_0_3, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="lut_0_3_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:74 %output_0_3 = load i8 %lut_0_3_addr

]]></Node>
<StgValue><ssdm name="output_0_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:76 %input_2_17 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_1

]]></Node>
<StgValue><ssdm name="input_2_17"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:78 %tmp_21 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_2_17, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:79 %sext_ln8_2 = sext i10 %tmp_21

]]></Node>
<StgValue><ssdm name="sext_ln8_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:80 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_2_17, i32 15

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:84 %trunc_ln8_1 = trunc i16 %input_2_17

]]></Node>
<StgValue><ssdm name="trunc_ln8_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:85 %tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:86 %icmp_ln8_1 = icmp_ne  i10 %tmp_3, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:87 %add_ln8_1 = add i11 %sext_ln8_2, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:88 %tmp_28 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_2_17, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:89 %sext_ln9_21 = sext i6 %tmp_28

]]></Node>
<StgValue><ssdm name="sext_ln9_21"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:90 %tmp_30 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_1, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:91 %select_ln8_2 = select i1 %icmp_ln8_1, i7 %tmp_30, i7 %sext_ln9_21

]]></Node>
<StgValue><ssdm name="select_ln8_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:92 %select_ln8_3 = select i1 %tmp_26, i7 %select_ln8_2, i7 %sext_ln9_21

]]></Node>
<StgValue><ssdm name="select_ln8_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:93 %sext_ln9_1 = sext i7 %select_ln8_3

]]></Node>
<StgValue><ssdm name="sext_ln9_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:94 %index_1 = xor i8 %sext_ln9_1, i8 128

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:95 %zext_ln45 = zext i8 %index_1

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:96 %lut_0_4_addr = getelementptr i12 %lut_0_4, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="lut_0_4_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:97 %output_0_4 = load i8 %lut_0_4_addr

]]></Node>
<StgValue><ssdm name="output_0_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:99 %lut_0_5_addr = getelementptr i12 %lut_0_5, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="lut_0_5_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:100 %output_0_5 = load i8 %lut_0_5_addr

]]></Node>
<StgValue><ssdm name="output_0_5"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:102 %lut_0_6_addr = getelementptr i12 %lut_0_6, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="lut_0_6_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:103 %output_0_6 = load i8 %lut_0_6_addr

]]></Node>
<StgValue><ssdm name="output_0_6"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:105 %lut_0_7_addr = getelementptr i12 %lut_0_7, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="lut_0_7_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:106 %output_0_7 = load i8 %lut_0_7_addr

]]></Node>
<StgValue><ssdm name="output_0_7"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:108 %input_4_18 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_2

]]></Node>
<StgValue><ssdm name="input_4_18"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:110 %tmp_23 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_4_18, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:111 %sext_ln8_4 = sext i10 %tmp_23

]]></Node>
<StgValue><ssdm name="sext_ln8_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:112 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_4_18, i32 15

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:116 %trunc_ln8_2 = trunc i16 %input_4_18

]]></Node>
<StgValue><ssdm name="trunc_ln8_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:117 %tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:118 %icmp_ln8_2 = icmp_ne  i10 %tmp_5, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:119 %add_ln8_2 = add i11 %sext_ln8_4, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:120 %tmp_34 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_4_18, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:121 %sext_ln9_22 = sext i6 %tmp_34

]]></Node>
<StgValue><ssdm name="sext_ln9_22"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:122 %tmp_36 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_2, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:123 %select_ln8_4 = select i1 %icmp_ln8_2, i7 %tmp_36, i7 %sext_ln9_22

]]></Node>
<StgValue><ssdm name="select_ln8_4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:124 %select_ln8_5 = select i1 %tmp_32, i7 %select_ln8_4, i7 %sext_ln9_22

]]></Node>
<StgValue><ssdm name="select_ln8_5"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:125 %sext_ln9_2 = sext i7 %select_ln8_5

]]></Node>
<StgValue><ssdm name="sext_ln9_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:126 %index_2 = xor i8 %sext_ln9_2, i8 128

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:127 %zext_ln69 = zext i8 %index_2

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:128 %lut_0_8_addr = getelementptr i12 %lut_0_8, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="lut_0_8_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:129 %output_0_8 = load i8 %lut_0_8_addr

]]></Node>
<StgValue><ssdm name="output_0_8"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:131 %lut_0_9_addr = getelementptr i12 %lut_0_9, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="lut_0_9_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:132 %output_0_9 = load i8 %lut_0_9_addr

]]></Node>
<StgValue><ssdm name="output_0_9"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:134 %lut_0_10_addr = getelementptr i12 %lut_0_10, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="lut_0_10_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:135 %output_0_10 = load i8 %lut_0_10_addr

]]></Node>
<StgValue><ssdm name="output_0_10"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:137 %lut_0_11_addr = getelementptr i12 %lut_0_11, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="lut_0_11_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:138 %output_0_11 = load i8 %lut_0_11_addr

]]></Node>
<StgValue><ssdm name="output_0_11"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:140 %input_6_19 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_3

]]></Node>
<StgValue><ssdm name="input_6_19"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:142 %tmp_25 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_6_19, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:143 %sext_ln8_6 = sext i10 %tmp_25

]]></Node>
<StgValue><ssdm name="sext_ln8_6"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:144 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_6_19, i32 15

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:148 %trunc_ln8_3 = trunc i16 %input_6_19

]]></Node>
<StgValue><ssdm name="trunc_ln8_3"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:149 %tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:150 %icmp_ln8_3 = icmp_ne  i10 %tmp_7, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_3"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:151 %add_ln8_3 = add i11 %sext_ln8_6, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_3"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:152 %tmp_40 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_6_19, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:153 %sext_ln9_23 = sext i6 %tmp_40

]]></Node>
<StgValue><ssdm name="sext_ln9_23"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:154 %tmp_42 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_3, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:155 %select_ln8_6 = select i1 %icmp_ln8_3, i7 %tmp_42, i7 %sext_ln9_23

]]></Node>
<StgValue><ssdm name="select_ln8_6"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:156 %select_ln8_7 = select i1 %tmp_38, i7 %select_ln8_6, i7 %sext_ln9_23

]]></Node>
<StgValue><ssdm name="select_ln8_7"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:157 %sext_ln9_3 = sext i7 %select_ln8_7

]]></Node>
<StgValue><ssdm name="sext_ln9_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:158 %index_3 = xor i8 %sext_ln9_3, i8 128

]]></Node>
<StgValue><ssdm name="index_3"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:159 %zext_ln93 = zext i8 %index_3

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:160 %lut_0_12_addr = getelementptr i12 %lut_0_12, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="lut_0_12_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:161 %output_0_12 = load i8 %lut_0_12_addr

]]></Node>
<StgValue><ssdm name="output_0_12"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:163 %lut_0_13_addr = getelementptr i12 %lut_0_13, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="lut_0_13_addr"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:164 %output_0_13 = load i8 %lut_0_13_addr

]]></Node>
<StgValue><ssdm name="output_0_13"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:166 %lut_0_14_addr = getelementptr i12 %lut_0_14, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="lut_0_14_addr"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:167 %output_0_14 = load i8 %lut_0_14_addr

]]></Node>
<StgValue><ssdm name="output_0_14"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:169 %lut_0_15_addr = getelementptr i12 %lut_0_15, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="lut_0_15_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:170 %output_0_15 = load i8 %lut_0_15_addr

]]></Node>
<StgValue><ssdm name="output_0_15"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:172 %input_8_20 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_4

]]></Node>
<StgValue><ssdm name="input_8_20"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:174 %tmp_27 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_8_20, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:175 %sext_ln8_8 = sext i10 %tmp_27

]]></Node>
<StgValue><ssdm name="sext_ln8_8"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:176 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_8_20, i32 15

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:180 %trunc_ln8_4 = trunc i16 %input_8_20

]]></Node>
<StgValue><ssdm name="trunc_ln8_4"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:181 %tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_4, i4 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:182 %icmp_ln8_4 = icmp_ne  i10 %tmp_9, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_4"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:183 %add_ln8_4 = add i11 %sext_ln8_8, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_4"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:184 %tmp_46 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_8_20, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:185 %sext_ln9_24 = sext i6 %tmp_46

]]></Node>
<StgValue><ssdm name="sext_ln9_24"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:186 %tmp_48 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_4, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:187 %select_ln8_8 = select i1 %icmp_ln8_4, i7 %tmp_48, i7 %sext_ln9_24

]]></Node>
<StgValue><ssdm name="select_ln8_8"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:188 %select_ln8_9 = select i1 %tmp_44, i7 %select_ln8_8, i7 %sext_ln9_24

]]></Node>
<StgValue><ssdm name="select_ln8_9"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:189 %sext_ln9_4 = sext i7 %select_ln8_9

]]></Node>
<StgValue><ssdm name="sext_ln9_4"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:190 %index_4 = xor i8 %sext_ln9_4, i8 128

]]></Node>
<StgValue><ssdm name="index_4"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:191 %zext_ln117 = zext i8 %index_4

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:192 %lut_0_16_addr = getelementptr i12 %lut_0_16, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="lut_0_16_addr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:193 %output_0_16 = load i8 %lut_0_16_addr

]]></Node>
<StgValue><ssdm name="output_0_16"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:195 %lut_0_17_addr = getelementptr i12 %lut_0_17, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="lut_0_17_addr"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:196 %output_0_17 = load i8 %lut_0_17_addr

]]></Node>
<StgValue><ssdm name="output_0_17"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:198 %lut_0_18_addr = getelementptr i12 %lut_0_18, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="lut_0_18_addr"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:199 %output_0_18 = load i8 %lut_0_18_addr

]]></Node>
<StgValue><ssdm name="output_0_18"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:201 %lut_0_19_addr = getelementptr i12 %lut_0_19, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="lut_0_19_addr"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:202 %output_0_19 = load i8 %lut_0_19_addr

]]></Node>
<StgValue><ssdm name="output_0_19"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:204 %input_10_21 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_5

]]></Node>
<StgValue><ssdm name="input_10_21"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:206 %tmp_29 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_10_21, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:207 %sext_ln8_10 = sext i10 %tmp_29

]]></Node>
<StgValue><ssdm name="sext_ln8_10"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:208 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_10_21, i32 15

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:212 %trunc_ln8_5 = trunc i16 %input_10_21

]]></Node>
<StgValue><ssdm name="trunc_ln8_5"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:213 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_5, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:214 %icmp_ln8_5 = icmp_ne  i10 %tmp_s, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_5"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:215 %add_ln8_5 = add i11 %sext_ln8_10, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_5"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:216 %tmp_52 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_10_21, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:217 %sext_ln9_25 = sext i6 %tmp_52

]]></Node>
<StgValue><ssdm name="sext_ln9_25"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:218 %tmp_54 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_5, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:219 %select_ln8_10 = select i1 %icmp_ln8_5, i7 %tmp_54, i7 %sext_ln9_25

]]></Node>
<StgValue><ssdm name="select_ln8_10"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:220 %select_ln8_11 = select i1 %tmp_50, i7 %select_ln8_10, i7 %sext_ln9_25

]]></Node>
<StgValue><ssdm name="select_ln8_11"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:221 %sext_ln9_5 = sext i7 %select_ln8_11

]]></Node>
<StgValue><ssdm name="sext_ln9_5"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:222 %index_5 = xor i8 %sext_ln9_5, i8 128

]]></Node>
<StgValue><ssdm name="index_5"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:223 %zext_ln141 = zext i8 %index_5

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:224 %lut_0_20_addr = getelementptr i12 %lut_0_20, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="lut_0_20_addr"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:225 %output_0_20 = load i8 %lut_0_20_addr

]]></Node>
<StgValue><ssdm name="output_0_20"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:227 %lut_0_21_addr = getelementptr i12 %lut_0_21, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="lut_0_21_addr"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:228 %output_0_21 = load i8 %lut_0_21_addr

]]></Node>
<StgValue><ssdm name="output_0_21"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:230 %lut_0_22_addr = getelementptr i12 %lut_0_22, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="lut_0_22_addr"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:231 %output_0_22 = load i8 %lut_0_22_addr

]]></Node>
<StgValue><ssdm name="output_0_22"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:233 %lut_0_23_addr = getelementptr i12 %lut_0_23, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="lut_0_23_addr"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:234 %output_0_23 = load i8 %lut_0_23_addr

]]></Node>
<StgValue><ssdm name="output_0_23"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:236 %input_12_22 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_6

]]></Node>
<StgValue><ssdm name="input_12_22"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:238 %tmp_31 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_12_22, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:239 %sext_ln8_12 = sext i10 %tmp_31

]]></Node>
<StgValue><ssdm name="sext_ln8_12"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:240 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_12_22, i32 15

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:244 %trunc_ln8_6 = trunc i16 %input_12_22

]]></Node>
<StgValue><ssdm name="trunc_ln8_6"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:245 %tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_6, i4 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:246 %icmp_ln8_6 = icmp_ne  i10 %tmp_2, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_6"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:247 %add_ln8_6 = add i11 %sext_ln8_12, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_6"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:248 %tmp_58 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_12_22, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:249 %sext_ln9_26 = sext i6 %tmp_58

]]></Node>
<StgValue><ssdm name="sext_ln9_26"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:250 %tmp_59 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_6, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:251 %select_ln8_12 = select i1 %icmp_ln8_6, i7 %tmp_59, i7 %sext_ln9_26

]]></Node>
<StgValue><ssdm name="select_ln8_12"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:252 %select_ln8_13 = select i1 %tmp_56, i7 %select_ln8_12, i7 %sext_ln9_26

]]></Node>
<StgValue><ssdm name="select_ln8_13"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:253 %sext_ln9_6 = sext i7 %select_ln8_13

]]></Node>
<StgValue><ssdm name="sext_ln9_6"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:254 %index_6 = xor i8 %sext_ln9_6, i8 128

]]></Node>
<StgValue><ssdm name="index_6"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:255 %zext_ln165 = zext i8 %index_6

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:256 %lut_0_24_addr = getelementptr i12 %lut_0_24, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="lut_0_24_addr"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:257 %output_0_24 = load i8 %lut_0_24_addr

]]></Node>
<StgValue><ssdm name="output_0_24"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:259 %lut_0_25_addr = getelementptr i12 %lut_0_25, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="lut_0_25_addr"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:260 %output_0_25 = load i8 %lut_0_25_addr

]]></Node>
<StgValue><ssdm name="output_0_25"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:262 %lut_0_26_addr = getelementptr i12 %lut_0_26, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="lut_0_26_addr"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:263 %output_0_26 = load i8 %lut_0_26_addr

]]></Node>
<StgValue><ssdm name="output_0_26"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:265 %lut_0_27_addr = getelementptr i12 %lut_0_27, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="lut_0_27_addr"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:266 %output_0_27 = load i8 %lut_0_27_addr

]]></Node>
<StgValue><ssdm name="output_0_27"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:268 %input_14_23 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_7

]]></Node>
<StgValue><ssdm name="input_14_23"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:270 %tmp_33 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_14_23, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:271 %sext_ln8_14 = sext i10 %tmp_33

]]></Node>
<StgValue><ssdm name="sext_ln8_14"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:272 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_14_23, i32 15

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:276 %trunc_ln8_7 = trunc i16 %input_14_23

]]></Node>
<StgValue><ssdm name="trunc_ln8_7"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:277 %tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_7, i4 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:278 %icmp_ln8_7 = icmp_ne  i10 %tmp_4, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_7"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:279 %add_ln8_7 = add i11 %sext_ln8_14, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_7"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:280 %tmp_61 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_14_23, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:281 %sext_ln9_27 = sext i6 %tmp_61

]]></Node>
<StgValue><ssdm name="sext_ln9_27"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:282 %tmp_62 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_7, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:283 %select_ln8_14 = select i1 %icmp_ln8_7, i7 %tmp_62, i7 %sext_ln9_27

]]></Node>
<StgValue><ssdm name="select_ln8_14"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:284 %select_ln8_15 = select i1 %tmp_60, i7 %select_ln8_14, i7 %sext_ln9_27

]]></Node>
<StgValue><ssdm name="select_ln8_15"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:285 %sext_ln9_7 = sext i7 %select_ln8_15

]]></Node>
<StgValue><ssdm name="sext_ln9_7"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:286 %index_7 = xor i8 %sext_ln9_7, i8 128

]]></Node>
<StgValue><ssdm name="index_7"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:287 %zext_ln189 = zext i8 %index_7

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:288 %lut_0_28_addr = getelementptr i12 %lut_0_28, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="lut_0_28_addr"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:289 %output_0_28 = load i8 %lut_0_28_addr

]]></Node>
<StgValue><ssdm name="output_0_28"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:291 %lut_0_29_addr = getelementptr i12 %lut_0_29, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="lut_0_29_addr"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:292 %output_0_29 = load i8 %lut_0_29_addr

]]></Node>
<StgValue><ssdm name="output_0_29"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:294 %lut_0_30_addr = getelementptr i12 %lut_0_30, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="lut_0_30_addr"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:295 %output_0_30 = load i8 %lut_0_30_addr

]]></Node>
<StgValue><ssdm name="output_0_30"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:297 %lut_0_31_addr = getelementptr i12 %lut_0_31, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="lut_0_31_addr"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:298 %output_0_31 = load i8 %lut_0_31_addr

]]></Node>
<StgValue><ssdm name="output_0_31"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:300 %input_16 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_8

]]></Node>
<StgValue><ssdm name="input_16"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:302 %tmp_35 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_16, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:303 %sext_ln8_16 = sext i10 %tmp_35

]]></Node>
<StgValue><ssdm name="sext_ln8_16"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:304 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_16, i32 15

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:308 %trunc_ln8_8 = trunc i16 %input_16

]]></Node>
<StgValue><ssdm name="trunc_ln8_8"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:309 %tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_8, i4 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:310 %icmp_ln8_8 = icmp_ne  i10 %tmp_6, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_8"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:311 %add_ln8_8 = add i11 %sext_ln8_16, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_8"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:312 %tmp_64 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_16, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:313 %sext_ln9_28 = sext i6 %tmp_64

]]></Node>
<StgValue><ssdm name="sext_ln9_28"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:314 %tmp_65 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_8, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:315 %select_ln8_16 = select i1 %icmp_ln8_8, i7 %tmp_65, i7 %sext_ln9_28

]]></Node>
<StgValue><ssdm name="select_ln8_16"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:316 %select_ln8_17 = select i1 %tmp_63, i7 %select_ln8_16, i7 %sext_ln9_28

]]></Node>
<StgValue><ssdm name="select_ln8_17"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:317 %sext_ln9_8 = sext i7 %select_ln8_17

]]></Node>
<StgValue><ssdm name="sext_ln9_8"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:318 %index_8 = xor i8 %sext_ln9_8, i8 128

]]></Node>
<StgValue><ssdm name="index_8"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:319 %zext_ln213 = zext i8 %index_8

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:320 %lut_0_32_addr = getelementptr i12 %lut_0_32, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="lut_0_32_addr"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:321 %output_0_32 = load i8 %lut_0_32_addr

]]></Node>
<StgValue><ssdm name="output_0_32"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:323 %lut_0_33_addr = getelementptr i12 %lut_0_33, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="lut_0_33_addr"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:324 %output_0_33 = load i8 %lut_0_33_addr

]]></Node>
<StgValue><ssdm name="output_0_33"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:326 %lut_0_34_addr = getelementptr i12 %lut_0_34, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="lut_0_34_addr"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:327 %output_0_34 = load i8 %lut_0_34_addr

]]></Node>
<StgValue><ssdm name="output_0_34"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:329 %lut_0_35_addr = getelementptr i12 %lut_0_35, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="lut_0_35_addr"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:330 %output_0_35 = load i8 %lut_0_35_addr

]]></Node>
<StgValue><ssdm name="output_0_35"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:332 %input_18 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_9

]]></Node>
<StgValue><ssdm name="input_18"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:334 %tmp_37 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_18, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:335 %sext_ln8_18 = sext i10 %tmp_37

]]></Node>
<StgValue><ssdm name="sext_ln8_18"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:336 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_18, i32 15

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:340 %trunc_ln8_9 = trunc i16 %input_18

]]></Node>
<StgValue><ssdm name="trunc_ln8_9"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:341 %tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_9, i4 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:342 %icmp_ln8_9 = icmp_ne  i10 %tmp_8, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_9"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:343 %add_ln8_9 = add i11 %sext_ln8_18, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_9"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:344 %tmp_67 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_18, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:345 %sext_ln9_29 = sext i6 %tmp_67

]]></Node>
<StgValue><ssdm name="sext_ln9_29"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:346 %tmp_68 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_9, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:347 %select_ln8_18 = select i1 %icmp_ln8_9, i7 %tmp_68, i7 %sext_ln9_29

]]></Node>
<StgValue><ssdm name="select_ln8_18"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:348 %select_ln8_19 = select i1 %tmp_66, i7 %select_ln8_18, i7 %sext_ln9_29

]]></Node>
<StgValue><ssdm name="select_ln8_19"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:349 %sext_ln9_9 = sext i7 %select_ln8_19

]]></Node>
<StgValue><ssdm name="sext_ln9_9"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:350 %index_9 = xor i8 %sext_ln9_9, i8 128

]]></Node>
<StgValue><ssdm name="index_9"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:351 %zext_ln237 = zext i8 %index_9

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:352 %lut_0_36_addr = getelementptr i12 %lut_0_36, i64 0, i64 %zext_ln237

]]></Node>
<StgValue><ssdm name="lut_0_36_addr"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:353 %output_0_36 = load i8 %lut_0_36_addr

]]></Node>
<StgValue><ssdm name="output_0_36"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:355 %lut_0_37_addr = getelementptr i12 %lut_0_37, i64 0, i64 %zext_ln237

]]></Node>
<StgValue><ssdm name="lut_0_37_addr"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:356 %output_0_37 = load i8 %lut_0_37_addr

]]></Node>
<StgValue><ssdm name="output_0_37"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:358 %lut_0_38_addr = getelementptr i12 %lut_0_38, i64 0, i64 %zext_ln237

]]></Node>
<StgValue><ssdm name="lut_0_38_addr"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:359 %output_0_38 = load i8 %lut_0_38_addr

]]></Node>
<StgValue><ssdm name="output_0_38"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:361 %lut_0_39_addr = getelementptr i12 %lut_0_39, i64 0, i64 %zext_ln237

]]></Node>
<StgValue><ssdm name="lut_0_39_addr"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:362 %output_0_39 = load i8 %lut_0_39_addr

]]></Node>
<StgValue><ssdm name="output_0_39"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:364 %input_20 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_10

]]></Node>
<StgValue><ssdm name="input_20"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:366 %tmp_39 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_20, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:367 %sext_ln8_20 = sext i10 %tmp_39

]]></Node>
<StgValue><ssdm name="sext_ln8_20"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:368 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_20, i32 15

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:372 %trunc_ln8_10 = trunc i16 %input_20

]]></Node>
<StgValue><ssdm name="trunc_ln8_10"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:373 %tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_10, i4 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:374 %icmp_ln8_10 = icmp_ne  i10 %tmp_10, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_10"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:375 %add_ln8_10 = add i11 %sext_ln8_20, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_10"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:376 %tmp_70 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_20, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:377 %sext_ln9_30 = sext i6 %tmp_70

]]></Node>
<StgValue><ssdm name="sext_ln9_30"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:378 %tmp_71 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_10, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:379 %select_ln8_20 = select i1 %icmp_ln8_10, i7 %tmp_71, i7 %sext_ln9_30

]]></Node>
<StgValue><ssdm name="select_ln8_20"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:380 %select_ln8_21 = select i1 %tmp_69, i7 %select_ln8_20, i7 %sext_ln9_30

]]></Node>
<StgValue><ssdm name="select_ln8_21"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:381 %sext_ln9_10 = sext i7 %select_ln8_21

]]></Node>
<StgValue><ssdm name="sext_ln9_10"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:382 %index_10 = xor i8 %sext_ln9_10, i8 128

]]></Node>
<StgValue><ssdm name="index_10"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:383 %zext_ln261 = zext i8 %index_10

]]></Node>
<StgValue><ssdm name="zext_ln261"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:384 %lut_0_40_addr = getelementptr i12 %lut_0_40, i64 0, i64 %zext_ln261

]]></Node>
<StgValue><ssdm name="lut_0_40_addr"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:385 %output_0_40 = load i8 %lut_0_40_addr

]]></Node>
<StgValue><ssdm name="output_0_40"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:387 %lut_0_41_addr = getelementptr i12 %lut_0_41, i64 0, i64 %zext_ln261

]]></Node>
<StgValue><ssdm name="lut_0_41_addr"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:388 %output_0_41 = load i8 %lut_0_41_addr

]]></Node>
<StgValue><ssdm name="output_0_41"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:390 %lut_0_42_addr = getelementptr i12 %lut_0_42, i64 0, i64 %zext_ln261

]]></Node>
<StgValue><ssdm name="lut_0_42_addr"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:391 %output_0_42 = load i8 %lut_0_42_addr

]]></Node>
<StgValue><ssdm name="output_0_42"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:393 %lut_0_43_addr = getelementptr i12 %lut_0_43, i64 0, i64 %zext_ln261

]]></Node>
<StgValue><ssdm name="lut_0_43_addr"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:394 %output_0_43 = load i8 %lut_0_43_addr

]]></Node>
<StgValue><ssdm name="output_0_43"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:396 %input_22 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_11

]]></Node>
<StgValue><ssdm name="input_22"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:398 %tmp_41 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_22, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:399 %sext_ln8_22 = sext i10 %tmp_41

]]></Node>
<StgValue><ssdm name="sext_ln8_22"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:400 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_22, i32 15

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:404 %trunc_ln8_11 = trunc i16 %input_22

]]></Node>
<StgValue><ssdm name="trunc_ln8_11"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:405 %tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_11, i4 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:406 %icmp_ln8_11 = icmp_ne  i10 %tmp_11, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_11"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:407 %add_ln8_11 = add i11 %sext_ln8_22, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_11"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:408 %tmp_73 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_22, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:409 %sext_ln9_31 = sext i6 %tmp_73

]]></Node>
<StgValue><ssdm name="sext_ln9_31"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:410 %tmp_74 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_11, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:411 %select_ln8_22 = select i1 %icmp_ln8_11, i7 %tmp_74, i7 %sext_ln9_31

]]></Node>
<StgValue><ssdm name="select_ln8_22"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:412 %select_ln8_23 = select i1 %tmp_72, i7 %select_ln8_22, i7 %sext_ln9_31

]]></Node>
<StgValue><ssdm name="select_ln8_23"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:413 %sext_ln9_11 = sext i7 %select_ln8_23

]]></Node>
<StgValue><ssdm name="sext_ln9_11"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:414 %index_11 = xor i8 %sext_ln9_11, i8 128

]]></Node>
<StgValue><ssdm name="index_11"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:415 %zext_ln285 = zext i8 %index_11

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:416 %lut_0_44_addr = getelementptr i12 %lut_0_44, i64 0, i64 %zext_ln285

]]></Node>
<StgValue><ssdm name="lut_0_44_addr"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:417 %output_0_44 = load i8 %lut_0_44_addr

]]></Node>
<StgValue><ssdm name="output_0_44"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:419 %lut_0_45_addr = getelementptr i12 %lut_0_45, i64 0, i64 %zext_ln285

]]></Node>
<StgValue><ssdm name="lut_0_45_addr"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:420 %output_0_45 = load i8 %lut_0_45_addr

]]></Node>
<StgValue><ssdm name="output_0_45"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:422 %lut_0_46_addr = getelementptr i12 %lut_0_46, i64 0, i64 %zext_ln285

]]></Node>
<StgValue><ssdm name="lut_0_46_addr"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:423 %output_0_46 = load i8 %lut_0_46_addr

]]></Node>
<StgValue><ssdm name="output_0_46"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:425 %lut_0_47_addr = getelementptr i12 %lut_0_47, i64 0, i64 %zext_ln285

]]></Node>
<StgValue><ssdm name="lut_0_47_addr"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:426 %output_0_47 = load i8 %lut_0_47_addr

]]></Node>
<StgValue><ssdm name="output_0_47"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:428 %input_24 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_12

]]></Node>
<StgValue><ssdm name="input_24"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:430 %tmp_43 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_24, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:431 %sext_ln8_24 = sext i10 %tmp_43

]]></Node>
<StgValue><ssdm name="sext_ln8_24"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:432 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_24, i32 15

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:436 %trunc_ln8_12 = trunc i16 %input_24

]]></Node>
<StgValue><ssdm name="trunc_ln8_12"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:437 %tmp_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_12, i4 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:438 %icmp_ln8_12 = icmp_ne  i10 %tmp_12, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_12"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:439 %add_ln8_12 = add i11 %sext_ln8_24, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_12"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:440 %tmp_76 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_24, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:441 %sext_ln9_32 = sext i6 %tmp_76

]]></Node>
<StgValue><ssdm name="sext_ln9_32"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:442 %tmp_77 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_12, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:443 %select_ln8_24 = select i1 %icmp_ln8_12, i7 %tmp_77, i7 %sext_ln9_32

]]></Node>
<StgValue><ssdm name="select_ln8_24"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:444 %select_ln8_25 = select i1 %tmp_75, i7 %select_ln8_24, i7 %sext_ln9_32

]]></Node>
<StgValue><ssdm name="select_ln8_25"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:445 %sext_ln9_12 = sext i7 %select_ln8_25

]]></Node>
<StgValue><ssdm name="sext_ln9_12"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:446 %index_12 = xor i8 %sext_ln9_12, i8 128

]]></Node>
<StgValue><ssdm name="index_12"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:447 %zext_ln309 = zext i8 %index_12

]]></Node>
<StgValue><ssdm name="zext_ln309"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:448 %lut_0_48_addr = getelementptr i12 %lut_0_48, i64 0, i64 %zext_ln309

]]></Node>
<StgValue><ssdm name="lut_0_48_addr"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:449 %output_0_48 = load i8 %lut_0_48_addr

]]></Node>
<StgValue><ssdm name="output_0_48"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:451 %lut_0_49_addr = getelementptr i12 %lut_0_49, i64 0, i64 %zext_ln309

]]></Node>
<StgValue><ssdm name="lut_0_49_addr"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:452 %output_0_49 = load i8 %lut_0_49_addr

]]></Node>
<StgValue><ssdm name="output_0_49"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:454 %lut_0_50_addr = getelementptr i12 %lut_0_50, i64 0, i64 %zext_ln309

]]></Node>
<StgValue><ssdm name="lut_0_50_addr"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:455 %output_0_50 = load i8 %lut_0_50_addr

]]></Node>
<StgValue><ssdm name="output_0_50"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:457 %lut_0_51_addr = getelementptr i12 %lut_0_51, i64 0, i64 %zext_ln309

]]></Node>
<StgValue><ssdm name="lut_0_51_addr"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:458 %output_0_51 = load i8 %lut_0_51_addr

]]></Node>
<StgValue><ssdm name="output_0_51"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:460 %input_26 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_13

]]></Node>
<StgValue><ssdm name="input_26"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:462 %tmp_45 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_26, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:463 %sext_ln8_26 = sext i10 %tmp_45

]]></Node>
<StgValue><ssdm name="sext_ln8_26"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:464 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_26, i32 15

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:468 %trunc_ln8_13 = trunc i16 %input_26

]]></Node>
<StgValue><ssdm name="trunc_ln8_13"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:469 %tmp_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_13, i4 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:470 %icmp_ln8_13 = icmp_ne  i10 %tmp_13, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_13"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:471 %add_ln8_13 = add i11 %sext_ln8_26, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_13"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:472 %tmp_79 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_26, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:473 %sext_ln9_33 = sext i6 %tmp_79

]]></Node>
<StgValue><ssdm name="sext_ln9_33"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:474 %tmp_80 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_13, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:475 %select_ln8_26 = select i1 %icmp_ln8_13, i7 %tmp_80, i7 %sext_ln9_33

]]></Node>
<StgValue><ssdm name="select_ln8_26"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:476 %select_ln8_27 = select i1 %tmp_78, i7 %select_ln8_26, i7 %sext_ln9_33

]]></Node>
<StgValue><ssdm name="select_ln8_27"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:477 %sext_ln9_13 = sext i7 %select_ln8_27

]]></Node>
<StgValue><ssdm name="sext_ln9_13"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:478 %index_13 = xor i8 %sext_ln9_13, i8 128

]]></Node>
<StgValue><ssdm name="index_13"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:479 %zext_ln333 = zext i8 %index_13

]]></Node>
<StgValue><ssdm name="zext_ln333"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:480 %lut_0_52_addr = getelementptr i12 %lut_0_52, i64 0, i64 %zext_ln333

]]></Node>
<StgValue><ssdm name="lut_0_52_addr"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:481 %output_0_52 = load i8 %lut_0_52_addr

]]></Node>
<StgValue><ssdm name="output_0_52"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:483 %lut_0_53_addr = getelementptr i12 %lut_0_53, i64 0, i64 %zext_ln333

]]></Node>
<StgValue><ssdm name="lut_0_53_addr"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:484 %output_0_53 = load i8 %lut_0_53_addr

]]></Node>
<StgValue><ssdm name="output_0_53"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:486 %lut_0_54_addr = getelementptr i12 %lut_0_54, i64 0, i64 %zext_ln333

]]></Node>
<StgValue><ssdm name="lut_0_54_addr"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:487 %output_0_54 = load i8 %lut_0_54_addr

]]></Node>
<StgValue><ssdm name="output_0_54"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:489 %lut_0_55_addr = getelementptr i12 %lut_0_55, i64 0, i64 %zext_ln333

]]></Node>
<StgValue><ssdm name="lut_0_55_addr"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:490 %output_0_55 = load i8 %lut_0_55_addr

]]></Node>
<StgValue><ssdm name="output_0_55"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:492 %input_28 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_14

]]></Node>
<StgValue><ssdm name="input_28"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:494 %tmp_47 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_28, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:495 %sext_ln8_28 = sext i10 %tmp_47

]]></Node>
<StgValue><ssdm name="sext_ln8_28"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:496 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_28, i32 15

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:500 %trunc_ln8_14 = trunc i16 %input_28

]]></Node>
<StgValue><ssdm name="trunc_ln8_14"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:501 %tmp_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_14, i4 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:502 %icmp_ln8_14 = icmp_ne  i10 %tmp_14, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_14"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:503 %add_ln8_14 = add i11 %sext_ln8_28, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_14"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:504 %tmp_82 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_28, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:505 %sext_ln9_34 = sext i6 %tmp_82

]]></Node>
<StgValue><ssdm name="sext_ln9_34"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:506 %tmp_83 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_14, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:507 %select_ln8_28 = select i1 %icmp_ln8_14, i7 %tmp_83, i7 %sext_ln9_34

]]></Node>
<StgValue><ssdm name="select_ln8_28"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:508 %select_ln8_29 = select i1 %tmp_81, i7 %select_ln8_28, i7 %sext_ln9_34

]]></Node>
<StgValue><ssdm name="select_ln8_29"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:509 %sext_ln9_14 = sext i7 %select_ln8_29

]]></Node>
<StgValue><ssdm name="sext_ln9_14"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:510 %index_14 = xor i8 %sext_ln9_14, i8 128

]]></Node>
<StgValue><ssdm name="index_14"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:511 %zext_ln357 = zext i8 %index_14

]]></Node>
<StgValue><ssdm name="zext_ln357"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:512 %lut_0_56_addr = getelementptr i12 %lut_0_56, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="lut_0_56_addr"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:513 %output_0_56 = load i8 %lut_0_56_addr

]]></Node>
<StgValue><ssdm name="output_0_56"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:515 %lut_0_57_addr = getelementptr i12 %lut_0_57, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="lut_0_57_addr"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:516 %output_0_57 = load i8 %lut_0_57_addr

]]></Node>
<StgValue><ssdm name="output_0_57"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:518 %lut_0_58_addr = getelementptr i12 %lut_0_58, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="lut_0_58_addr"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:519 %output_0_58 = load i8 %lut_0_58_addr

]]></Node>
<StgValue><ssdm name="output_0_58"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:521 %lut_0_59_addr = getelementptr i12 %lut_0_59, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="lut_0_59_addr"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:522 %output_0_59 = load i8 %lut_0_59_addr

]]></Node>
<StgValue><ssdm name="output_0_59"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:524 %input_30 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_15

]]></Node>
<StgValue><ssdm name="input_30"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:526 %tmp_49 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_30, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:527 %sext_ln8_30 = sext i10 %tmp_49

]]></Node>
<StgValue><ssdm name="sext_ln8_30"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:528 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_30, i32 15

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:532 %trunc_ln8_15 = trunc i16 %input_30

]]></Node>
<StgValue><ssdm name="trunc_ln8_15"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:533 %tmp_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_15, i4 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:534 %icmp_ln8_15 = icmp_ne  i10 %tmp_15, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_15"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:535 %add_ln8_15 = add i11 %sext_ln8_30, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_15"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:536 %tmp_85 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_30, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:537 %sext_ln9_35 = sext i6 %tmp_85

]]></Node>
<StgValue><ssdm name="sext_ln9_35"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:538 %tmp_86 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_15, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:539 %select_ln8_30 = select i1 %icmp_ln8_15, i7 %tmp_86, i7 %sext_ln9_35

]]></Node>
<StgValue><ssdm name="select_ln8_30"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:540 %select_ln8_31 = select i1 %tmp_84, i7 %select_ln8_30, i7 %sext_ln9_35

]]></Node>
<StgValue><ssdm name="select_ln8_31"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:541 %sext_ln9_15 = sext i7 %select_ln8_31

]]></Node>
<StgValue><ssdm name="sext_ln9_15"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:542 %index_15 = xor i8 %sext_ln9_15, i8 128

]]></Node>
<StgValue><ssdm name="index_15"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:543 %zext_ln381 = zext i8 %index_15

]]></Node>
<StgValue><ssdm name="zext_ln381"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:544 %lut_0_60_addr = getelementptr i12 %lut_0_60, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="lut_0_60_addr"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:545 %output_0_60 = load i8 %lut_0_60_addr

]]></Node>
<StgValue><ssdm name="output_0_60"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:547 %lut_0_61_addr = getelementptr i12 %lut_0_61, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="lut_0_61_addr"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:548 %output_0_61 = load i8 %lut_0_61_addr

]]></Node>
<StgValue><ssdm name="output_0_61"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:550 %lut_0_62_addr = getelementptr i12 %lut_0_62, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="lut_0_62_addr"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:551 %output_0_62 = load i8 %lut_0_62_addr

]]></Node>
<StgValue><ssdm name="output_0_62"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:553 %lut_0_63_addr = getelementptr i12 %lut_0_63, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="lut_0_63_addr"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:554 %output_0_63 = load i8 %lut_0_63_addr

]]></Node>
<StgValue><ssdm name="output_0_63"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="390" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:65 %output_0_0 = load i8 %lut_0_0_addr

]]></Node>
<StgValue><ssdm name="output_0_0"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:66 %sext_ln27 = sext i12 %output_0_0

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:68 %output_0_1 = load i8 %lut_0_1_addr

]]></Node>
<StgValue><ssdm name="output_0_1"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:69 %sext_ln33 = sext i12 %output_0_1

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:71 %output_0_2 = load i8 %lut_0_2_addr

]]></Node>
<StgValue><ssdm name="output_0_2"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:72 %sext_ln8_1 = sext i12 %output_0_2

]]></Node>
<StgValue><ssdm name="sext_ln8_1"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:74 %output_0_3 = load i8 %lut_0_3_addr

]]></Node>
<StgValue><ssdm name="output_0_3"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:75 %sext_ln14 = sext i12 %output_0_3

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:97 %output_0_4 = load i8 %lut_0_4_addr

]]></Node>
<StgValue><ssdm name="output_0_4"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:98 %sext_ln51 = sext i12 %output_0_4

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:100 %output_0_5 = load i8 %lut_0_5_addr

]]></Node>
<StgValue><ssdm name="output_0_5"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:101 %sext_ln57 = sext i12 %output_0_5

]]></Node>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:103 %output_0_6 = load i8 %lut_0_6_addr

]]></Node>
<StgValue><ssdm name="output_0_6"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:104 %sext_ln8_3 = sext i12 %output_0_6

]]></Node>
<StgValue><ssdm name="sext_ln8_3"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:106 %output_0_7 = load i8 %lut_0_7_addr

]]></Node>
<StgValue><ssdm name="output_0_7"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:107 %sext_ln18 = sext i12 %output_0_7

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:129 %output_0_8 = load i8 %lut_0_8_addr

]]></Node>
<StgValue><ssdm name="output_0_8"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:130 %sext_ln75 = sext i12 %output_0_8

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:132 %output_0_9 = load i8 %lut_0_9_addr

]]></Node>
<StgValue><ssdm name="output_0_9"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:133 %sext_ln81 = sext i12 %output_0_9

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:135 %output_0_10 = load i8 %lut_0_10_addr

]]></Node>
<StgValue><ssdm name="output_0_10"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:136 %sext_ln8_5 = sext i12 %output_0_10

]]></Node>
<StgValue><ssdm name="sext_ln8_5"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:138 %output_0_11 = load i8 %lut_0_11_addr

]]></Node>
<StgValue><ssdm name="output_0_11"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:139 %sext_ln22 = sext i12 %output_0_11

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:161 %output_0_12 = load i8 %lut_0_12_addr

]]></Node>
<StgValue><ssdm name="output_0_12"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:162 %sext_ln99 = sext i12 %output_0_12

]]></Node>
<StgValue><ssdm name="sext_ln99"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:164 %output_0_13 = load i8 %lut_0_13_addr

]]></Node>
<StgValue><ssdm name="output_0_13"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:165 %sext_ln105 = sext i12 %output_0_13

]]></Node>
<StgValue><ssdm name="sext_ln105"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:167 %output_0_14 = load i8 %lut_0_14_addr

]]></Node>
<StgValue><ssdm name="output_0_14"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:168 %sext_ln8_7 = sext i12 %output_0_14

]]></Node>
<StgValue><ssdm name="sext_ln8_7"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:170 %output_0_15 = load i8 %lut_0_15_addr

]]></Node>
<StgValue><ssdm name="output_0_15"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:171 %sext_ln26 = sext i12 %output_0_15

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:193 %output_0_16 = load i8 %lut_0_16_addr

]]></Node>
<StgValue><ssdm name="output_0_16"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:194 %sext_ln123 = sext i12 %output_0_16

]]></Node>
<StgValue><ssdm name="sext_ln123"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:196 %output_0_17 = load i8 %lut_0_17_addr

]]></Node>
<StgValue><ssdm name="output_0_17"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:197 %sext_ln129 = sext i12 %output_0_17

]]></Node>
<StgValue><ssdm name="sext_ln129"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:199 %output_0_18 = load i8 %lut_0_18_addr

]]></Node>
<StgValue><ssdm name="output_0_18"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:200 %sext_ln8_9 = sext i12 %output_0_18

]]></Node>
<StgValue><ssdm name="sext_ln8_9"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:202 %output_0_19 = load i8 %lut_0_19_addr

]]></Node>
<StgValue><ssdm name="output_0_19"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:203 %sext_ln30 = sext i12 %output_0_19

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:225 %output_0_20 = load i8 %lut_0_20_addr

]]></Node>
<StgValue><ssdm name="output_0_20"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:226 %sext_ln147 = sext i12 %output_0_20

]]></Node>
<StgValue><ssdm name="sext_ln147"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:228 %output_0_21 = load i8 %lut_0_21_addr

]]></Node>
<StgValue><ssdm name="output_0_21"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:229 %sext_ln153 = sext i12 %output_0_21

]]></Node>
<StgValue><ssdm name="sext_ln153"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:231 %output_0_22 = load i8 %lut_0_22_addr

]]></Node>
<StgValue><ssdm name="output_0_22"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:232 %sext_ln8_11 = sext i12 %output_0_22

]]></Node>
<StgValue><ssdm name="sext_ln8_11"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:234 %output_0_23 = load i8 %lut_0_23_addr

]]></Node>
<StgValue><ssdm name="output_0_23"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:235 %sext_ln34 = sext i12 %output_0_23

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:257 %output_0_24 = load i8 %lut_0_24_addr

]]></Node>
<StgValue><ssdm name="output_0_24"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:258 %sext_ln171 = sext i12 %output_0_24

]]></Node>
<StgValue><ssdm name="sext_ln171"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:260 %output_0_25 = load i8 %lut_0_25_addr

]]></Node>
<StgValue><ssdm name="output_0_25"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:261 %sext_ln177 = sext i12 %output_0_25

]]></Node>
<StgValue><ssdm name="sext_ln177"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:263 %output_0_26 = load i8 %lut_0_26_addr

]]></Node>
<StgValue><ssdm name="output_0_26"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:264 %sext_ln8_13 = sext i12 %output_0_26

]]></Node>
<StgValue><ssdm name="sext_ln8_13"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:266 %output_0_27 = load i8 %lut_0_27_addr

]]></Node>
<StgValue><ssdm name="output_0_27"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:267 %sext_ln38 = sext i12 %output_0_27

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:289 %output_0_28 = load i8 %lut_0_28_addr

]]></Node>
<StgValue><ssdm name="output_0_28"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:290 %sext_ln195 = sext i12 %output_0_28

]]></Node>
<StgValue><ssdm name="sext_ln195"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:292 %output_0_29 = load i8 %lut_0_29_addr

]]></Node>
<StgValue><ssdm name="output_0_29"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:293 %sext_ln201 = sext i12 %output_0_29

]]></Node>
<StgValue><ssdm name="sext_ln201"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:295 %output_0_30 = load i8 %lut_0_30_addr

]]></Node>
<StgValue><ssdm name="output_0_30"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:296 %sext_ln8_15 = sext i12 %output_0_30

]]></Node>
<StgValue><ssdm name="sext_ln8_15"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:298 %output_0_31 = load i8 %lut_0_31_addr

]]></Node>
<StgValue><ssdm name="output_0_31"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:299 %sext_ln42 = sext i12 %output_0_31

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:321 %output_0_32 = load i8 %lut_0_32_addr

]]></Node>
<StgValue><ssdm name="output_0_32"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:322 %sext_ln219 = sext i12 %output_0_32

]]></Node>
<StgValue><ssdm name="sext_ln219"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:324 %output_0_33 = load i8 %lut_0_33_addr

]]></Node>
<StgValue><ssdm name="output_0_33"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:325 %sext_ln225 = sext i12 %output_0_33

]]></Node>
<StgValue><ssdm name="sext_ln225"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:327 %output_0_34 = load i8 %lut_0_34_addr

]]></Node>
<StgValue><ssdm name="output_0_34"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:328 %sext_ln8_17 = sext i12 %output_0_34

]]></Node>
<StgValue><ssdm name="sext_ln8_17"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:330 %output_0_35 = load i8 %lut_0_35_addr

]]></Node>
<StgValue><ssdm name="output_0_35"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:331 %sext_ln46 = sext i12 %output_0_35

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:353 %output_0_36 = load i8 %lut_0_36_addr

]]></Node>
<StgValue><ssdm name="output_0_36"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:354 %sext_ln243 = sext i12 %output_0_36

]]></Node>
<StgValue><ssdm name="sext_ln243"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:356 %output_0_37 = load i8 %lut_0_37_addr

]]></Node>
<StgValue><ssdm name="output_0_37"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:357 %sext_ln249 = sext i12 %output_0_37

]]></Node>
<StgValue><ssdm name="sext_ln249"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:359 %output_0_38 = load i8 %lut_0_38_addr

]]></Node>
<StgValue><ssdm name="output_0_38"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:360 %sext_ln8_19 = sext i12 %output_0_38

]]></Node>
<StgValue><ssdm name="sext_ln8_19"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:362 %output_0_39 = load i8 %lut_0_39_addr

]]></Node>
<StgValue><ssdm name="output_0_39"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:363 %sext_ln50 = sext i12 %output_0_39

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:385 %output_0_40 = load i8 %lut_0_40_addr

]]></Node>
<StgValue><ssdm name="output_0_40"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:386 %sext_ln267 = sext i12 %output_0_40

]]></Node>
<StgValue><ssdm name="sext_ln267"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:388 %output_0_41 = load i8 %lut_0_41_addr

]]></Node>
<StgValue><ssdm name="output_0_41"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:389 %sext_ln273 = sext i12 %output_0_41

]]></Node>
<StgValue><ssdm name="sext_ln273"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:391 %output_0_42 = load i8 %lut_0_42_addr

]]></Node>
<StgValue><ssdm name="output_0_42"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:392 %sext_ln8_21 = sext i12 %output_0_42

]]></Node>
<StgValue><ssdm name="sext_ln8_21"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:394 %output_0_43 = load i8 %lut_0_43_addr

]]></Node>
<StgValue><ssdm name="output_0_43"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:395 %sext_ln54 = sext i12 %output_0_43

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:417 %output_0_44 = load i8 %lut_0_44_addr

]]></Node>
<StgValue><ssdm name="output_0_44"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:418 %sext_ln291 = sext i12 %output_0_44

]]></Node>
<StgValue><ssdm name="sext_ln291"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:420 %output_0_45 = load i8 %lut_0_45_addr

]]></Node>
<StgValue><ssdm name="output_0_45"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:421 %sext_ln297 = sext i12 %output_0_45

]]></Node>
<StgValue><ssdm name="sext_ln297"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:423 %output_0_46 = load i8 %lut_0_46_addr

]]></Node>
<StgValue><ssdm name="output_0_46"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:424 %sext_ln8_23 = sext i12 %output_0_46

]]></Node>
<StgValue><ssdm name="sext_ln8_23"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:426 %output_0_47 = load i8 %lut_0_47_addr

]]></Node>
<StgValue><ssdm name="output_0_47"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:427 %sext_ln58 = sext i12 %output_0_47

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:449 %output_0_48 = load i8 %lut_0_48_addr

]]></Node>
<StgValue><ssdm name="output_0_48"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:450 %sext_ln315 = sext i12 %output_0_48

]]></Node>
<StgValue><ssdm name="sext_ln315"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:452 %output_0_49 = load i8 %lut_0_49_addr

]]></Node>
<StgValue><ssdm name="output_0_49"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:453 %sext_ln321 = sext i12 %output_0_49

]]></Node>
<StgValue><ssdm name="sext_ln321"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:455 %output_0_50 = load i8 %lut_0_50_addr

]]></Node>
<StgValue><ssdm name="output_0_50"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:456 %sext_ln8_25 = sext i12 %output_0_50

]]></Node>
<StgValue><ssdm name="sext_ln8_25"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:458 %output_0_51 = load i8 %lut_0_51_addr

]]></Node>
<StgValue><ssdm name="output_0_51"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:459 %sext_ln62 = sext i12 %output_0_51

]]></Node>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:481 %output_0_52 = load i8 %lut_0_52_addr

]]></Node>
<StgValue><ssdm name="output_0_52"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:482 %sext_ln339 = sext i12 %output_0_52

]]></Node>
<StgValue><ssdm name="sext_ln339"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:484 %output_0_53 = load i8 %lut_0_53_addr

]]></Node>
<StgValue><ssdm name="output_0_53"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:485 %sext_ln345 = sext i12 %output_0_53

]]></Node>
<StgValue><ssdm name="sext_ln345"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:487 %output_0_54 = load i8 %lut_0_54_addr

]]></Node>
<StgValue><ssdm name="output_0_54"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:488 %sext_ln8_27 = sext i12 %output_0_54

]]></Node>
<StgValue><ssdm name="sext_ln8_27"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:490 %output_0_55 = load i8 %lut_0_55_addr

]]></Node>
<StgValue><ssdm name="output_0_55"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:491 %sext_ln66 = sext i12 %output_0_55

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:513 %output_0_56 = load i8 %lut_0_56_addr

]]></Node>
<StgValue><ssdm name="output_0_56"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:514 %sext_ln363 = sext i12 %output_0_56

]]></Node>
<StgValue><ssdm name="sext_ln363"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:516 %output_0_57 = load i8 %lut_0_57_addr

]]></Node>
<StgValue><ssdm name="output_0_57"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:517 %sext_ln369 = sext i12 %output_0_57

]]></Node>
<StgValue><ssdm name="sext_ln369"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:519 %output_0_58 = load i8 %lut_0_58_addr

]]></Node>
<StgValue><ssdm name="output_0_58"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:520 %sext_ln8_29 = sext i12 %output_0_58

]]></Node>
<StgValue><ssdm name="sext_ln8_29"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:522 %output_0_59 = load i8 %lut_0_59_addr

]]></Node>
<StgValue><ssdm name="output_0_59"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:523 %sext_ln70 = sext i12 %output_0_59

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:545 %output_0_60 = load i8 %lut_0_60_addr

]]></Node>
<StgValue><ssdm name="output_0_60"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:546 %sext_ln387 = sext i12 %output_0_60

]]></Node>
<StgValue><ssdm name="sext_ln387"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:548 %output_0_61 = load i8 %lut_0_61_addr

]]></Node>
<StgValue><ssdm name="output_0_61"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:549 %sext_ln393 = sext i12 %output_0_61

]]></Node>
<StgValue><ssdm name="sext_ln393"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:551 %output_0_62 = load i8 %lut_0_62_addr

]]></Node>
<StgValue><ssdm name="output_0_62"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:552 %sext_ln8_31 = sext i12 %output_0_62

]]></Node>
<StgValue><ssdm name="sext_ln8_31"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:554 %output_0_63 = load i8 %lut_0_63_addr

]]></Node>
<StgValue><ssdm name="output_0_63"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:555 %sext_ln74 = sext i12 %output_0_63

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:556 %add_ln77 = add i13 %sext_ln339, i13 %sext_ln363

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:557 %sext_ln77 = sext i13 %add_ln77

]]></Node>
<StgValue><ssdm name="sext_ln77"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:558 %add_ln77_1 = add i13 %sext_ln315, i13 %sext_ln291

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:559 %sext_ln77_1 = sext i13 %add_ln77_1

]]></Node>
<StgValue><ssdm name="sext_ln77_1"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:560 %add_ln77_2 = add i14 %sext_ln77_1, i14 %sext_ln77

]]></Node>
<StgValue><ssdm name="add_ln77_2"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:562 %add_ln77_3 = add i13 %sext_ln219, i13 %sext_ln195

]]></Node>
<StgValue><ssdm name="add_ln77_3"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:563 %sext_ln77_3 = sext i13 %add_ln77_3

]]></Node>
<StgValue><ssdm name="sext_ln77_3"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:564 %add_ln77_4 = add i13 %sext_ln267, i13 %sext_ln243

]]></Node>
<StgValue><ssdm name="add_ln77_4"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:565 %sext_ln77_4 = sext i13 %add_ln77_4

]]></Node>
<StgValue><ssdm name="sext_ln77_4"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:566 %add_ln77_5 = add i14 %sext_ln77_4, i14 %sext_ln77_3

]]></Node>
<StgValue><ssdm name="add_ln77_5"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:572 %add_ln77_7 = add i13 %sext_ln51, i13 %sext_ln75

]]></Node>
<StgValue><ssdm name="add_ln77_7"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:573 %sext_ln77_7 = sext i13 %add_ln77_7

]]></Node>
<StgValue><ssdm name="sext_ln77_7"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:574 %add_ln77_8 = add i13 %sext_ln27, i13 %sext_ln123

]]></Node>
<StgValue><ssdm name="add_ln77_8"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:575 %sext_ln77_8 = sext i13 %add_ln77_8

]]></Node>
<StgValue><ssdm name="sext_ln77_8"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:576 %add_ln77_9 = add i14 %sext_ln77_8, i14 %sext_ln77_7

]]></Node>
<StgValue><ssdm name="add_ln77_9"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:578 %add_ln77_10 = add i13 %sext_ln99, i13 %sext_ln171

]]></Node>
<StgValue><ssdm name="add_ln77_10"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:579 %sext_ln77_10 = sext i13 %add_ln77_10

]]></Node>
<StgValue><ssdm name="sext_ln77_10"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:580 %add_ln77_11 = add i13 %sext_ln147, i13 %sext_ln387

]]></Node>
<StgValue><ssdm name="add_ln77_11"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:581 %sext_ln77_11 = sext i13 %add_ln77_11

]]></Node>
<StgValue><ssdm name="sext_ln77_11"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:582 %add_ln77_12 = add i14 %sext_ln77_11, i14 %sext_ln77_10

]]></Node>
<StgValue><ssdm name="add_ln77_12"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:590 %add_ln78 = add i13 %sext_ln345, i13 %sext_ln369

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:591 %sext_ln78 = sext i13 %add_ln78

]]></Node>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:592 %add_ln78_1 = add i13 %sext_ln321, i13 %sext_ln297

]]></Node>
<StgValue><ssdm name="add_ln78_1"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:593 %sext_ln78_1 = sext i13 %add_ln78_1

]]></Node>
<StgValue><ssdm name="sext_ln78_1"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:594 %add_ln78_2 = add i14 %sext_ln78_1, i14 %sext_ln78

]]></Node>
<StgValue><ssdm name="add_ln78_2"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:596 %add_ln78_3 = add i13 %sext_ln225, i13 %sext_ln201

]]></Node>
<StgValue><ssdm name="add_ln78_3"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:597 %sext_ln78_3 = sext i13 %add_ln78_3

]]></Node>
<StgValue><ssdm name="sext_ln78_3"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:598 %add_ln78_4 = add i13 %sext_ln273, i13 %sext_ln249

]]></Node>
<StgValue><ssdm name="add_ln78_4"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:599 %sext_ln78_4 = sext i13 %add_ln78_4

]]></Node>
<StgValue><ssdm name="sext_ln78_4"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:600 %add_ln78_5 = add i14 %sext_ln78_4, i14 %sext_ln78_3

]]></Node>
<StgValue><ssdm name="add_ln78_5"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:606 %add_ln78_7 = add i13 %sext_ln57, i13 %sext_ln81

]]></Node>
<StgValue><ssdm name="add_ln78_7"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:607 %sext_ln78_7 = sext i13 %add_ln78_7

]]></Node>
<StgValue><ssdm name="sext_ln78_7"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:608 %add_ln78_8 = add i13 %sext_ln33, i13 %sext_ln129

]]></Node>
<StgValue><ssdm name="add_ln78_8"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:609 %sext_ln78_8 = sext i13 %add_ln78_8

]]></Node>
<StgValue><ssdm name="sext_ln78_8"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:610 %add_ln78_9 = add i14 %sext_ln78_8, i14 %sext_ln78_7

]]></Node>
<StgValue><ssdm name="add_ln78_9"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:612 %add_ln78_10 = add i13 %sext_ln105, i13 %sext_ln177

]]></Node>
<StgValue><ssdm name="add_ln78_10"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:613 %sext_ln78_10 = sext i13 %add_ln78_10

]]></Node>
<StgValue><ssdm name="sext_ln78_10"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:614 %add_ln78_11 = add i13 %sext_ln153, i13 %sext_ln393

]]></Node>
<StgValue><ssdm name="add_ln78_11"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:615 %sext_ln78_11 = sext i13 %add_ln78_11

]]></Node>
<StgValue><ssdm name="sext_ln78_11"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:616 %add_ln78_12 = add i14 %sext_ln78_11, i14 %sext_ln78_10

]]></Node>
<StgValue><ssdm name="add_ln78_12"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:624 %add_ln79 = add i13 %sext_ln8_27, i13 %sext_ln8_29

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:625 %sext_ln79 = sext i13 %add_ln79

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:626 %add_ln79_1 = add i13 %sext_ln8_25, i13 %sext_ln8_23

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:627 %sext_ln79_1 = sext i13 %add_ln79_1

]]></Node>
<StgValue><ssdm name="sext_ln79_1"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:628 %add_ln79_2 = add i14 %sext_ln79_1, i14 %sext_ln79

]]></Node>
<StgValue><ssdm name="add_ln79_2"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:630 %add_ln79_3 = add i13 %sext_ln8_17, i13 %sext_ln8_15

]]></Node>
<StgValue><ssdm name="add_ln79_3"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:631 %sext_ln79_3 = sext i13 %add_ln79_3

]]></Node>
<StgValue><ssdm name="sext_ln79_3"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:632 %add_ln79_4 = add i13 %sext_ln8_21, i13 %sext_ln8_19

]]></Node>
<StgValue><ssdm name="add_ln79_4"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:633 %sext_ln79_4 = sext i13 %add_ln79_4

]]></Node>
<StgValue><ssdm name="sext_ln79_4"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:634 %add_ln79_5 = add i14 %sext_ln79_4, i14 %sext_ln79_3

]]></Node>
<StgValue><ssdm name="add_ln79_5"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:640 %add_ln79_7 = add i13 %sext_ln8_3, i13 %sext_ln8_5

]]></Node>
<StgValue><ssdm name="add_ln79_7"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:641 %sext_ln79_7 = sext i13 %add_ln79_7

]]></Node>
<StgValue><ssdm name="sext_ln79_7"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:642 %add_ln79_8 = add i13 %sext_ln8_1, i13 %sext_ln8_9

]]></Node>
<StgValue><ssdm name="add_ln79_8"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:643 %sext_ln79_8 = sext i13 %add_ln79_8

]]></Node>
<StgValue><ssdm name="sext_ln79_8"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:644 %add_ln79_9 = add i14 %sext_ln79_8, i14 %sext_ln79_7

]]></Node>
<StgValue><ssdm name="add_ln79_9"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:646 %add_ln79_10 = add i13 %sext_ln8_7, i13 %sext_ln8_13

]]></Node>
<StgValue><ssdm name="add_ln79_10"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:647 %sext_ln79_10 = sext i13 %add_ln79_10

]]></Node>
<StgValue><ssdm name="sext_ln79_10"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:648 %add_ln79_11 = add i13 %sext_ln8_11, i13 %sext_ln8_31

]]></Node>
<StgValue><ssdm name="add_ln79_11"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:649 %sext_ln79_11 = sext i13 %add_ln79_11

]]></Node>
<StgValue><ssdm name="sext_ln79_11"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:650 %add_ln79_12 = add i14 %sext_ln79_11, i14 %sext_ln79_10

]]></Node>
<StgValue><ssdm name="add_ln79_12"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:658 %add_ln80 = add i13 %sext_ln66, i13 %sext_ln70

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:659 %sext_ln80 = sext i13 %add_ln80

]]></Node>
<StgValue><ssdm name="sext_ln80"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:660 %add_ln80_1 = add i13 %sext_ln62, i13 %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln80_1"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:661 %sext_ln80_1 = sext i13 %add_ln80_1

]]></Node>
<StgValue><ssdm name="sext_ln80_1"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:662 %add_ln80_2 = add i14 %sext_ln80_1, i14 %sext_ln80

]]></Node>
<StgValue><ssdm name="add_ln80_2"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:664 %add_ln80_3 = add i13 %sext_ln46, i13 %sext_ln42

]]></Node>
<StgValue><ssdm name="add_ln80_3"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:665 %sext_ln80_3 = sext i13 %add_ln80_3

]]></Node>
<StgValue><ssdm name="sext_ln80_3"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:666 %add_ln80_4 = add i13 %sext_ln54, i13 %sext_ln50

]]></Node>
<StgValue><ssdm name="add_ln80_4"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:667 %sext_ln80_4 = sext i13 %add_ln80_4

]]></Node>
<StgValue><ssdm name="sext_ln80_4"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:668 %add_ln80_5 = add i14 %sext_ln80_4, i14 %sext_ln80_3

]]></Node>
<StgValue><ssdm name="add_ln80_5"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:674 %add_ln80_7 = add i13 %sext_ln18, i13 %sext_ln22

]]></Node>
<StgValue><ssdm name="add_ln80_7"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:675 %sext_ln80_7 = sext i13 %add_ln80_7

]]></Node>
<StgValue><ssdm name="sext_ln80_7"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:676 %add_ln80_8 = add i13 %sext_ln14, i13 %sext_ln30

]]></Node>
<StgValue><ssdm name="add_ln80_8"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:677 %sext_ln80_8 = sext i13 %add_ln80_8

]]></Node>
<StgValue><ssdm name="sext_ln80_8"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:678 %add_ln80_9 = add i14 %sext_ln80_8, i14 %sext_ln80_7

]]></Node>
<StgValue><ssdm name="add_ln80_9"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:680 %add_ln80_10 = add i13 %sext_ln26, i13 %sext_ln38

]]></Node>
<StgValue><ssdm name="add_ln80_10"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:681 %sext_ln80_10 = sext i13 %add_ln80_10

]]></Node>
<StgValue><ssdm name="sext_ln80_10"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:682 %add_ln80_11 = add i13 %sext_ln34, i13 %sext_ln74

]]></Node>
<StgValue><ssdm name="add_ln80_11"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:683 %sext_ln80_11 = sext i13 %add_ln80_11

]]></Node>
<StgValue><ssdm name="sext_ln80_11"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:684 %add_ln80_12 = add i14 %sext_ln80_11, i14 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="add_ln80_12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="598" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:561 %sext_ln77_2 = sext i14 %add_ln77_2

]]></Node>
<StgValue><ssdm name="sext_ln77_2"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:567 %sext_ln77_5 = sext i14 %add_ln77_5

]]></Node>
<StgValue><ssdm name="sext_ln77_5"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:568 %add_ln77_15 = add i14 %add_ln77_5, i14 %add_ln77_2

]]></Node>
<StgValue><ssdm name="add_ln77_15"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:569 %add_ln77_6 = add i15 %sext_ln77_5, i15 %sext_ln77_2

]]></Node>
<StgValue><ssdm name="add_ln77_6"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="6" op_0_bw="14">
<![CDATA[
entry_ifconv:570 %trunc_ln77 = trunc i14 %add_ln77_15

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:571 %sext_ln77_6 = sext i15 %add_ln77_6

]]></Node>
<StgValue><ssdm name="sext_ln77_6"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:577 %sext_ln77_9 = sext i14 %add_ln77_9

]]></Node>
<StgValue><ssdm name="sext_ln77_9"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:583 %sext_ln77_12 = sext i14 %add_ln77_12

]]></Node>
<StgValue><ssdm name="sext_ln77_12"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:584 %add_ln77_16 = add i14 %add_ln77_12, i14 %add_ln77_9

]]></Node>
<StgValue><ssdm name="add_ln77_16"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:585 %add_ln77_13 = add i15 %sext_ln77_12, i15 %sext_ln77_9

]]></Node>
<StgValue><ssdm name="add_ln77_13"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="6" op_0_bw="14">
<![CDATA[
entry_ifconv:586 %trunc_ln77_1 = trunc i14 %add_ln77_16

]]></Node>
<StgValue><ssdm name="trunc_ln77_1"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:587 %sext_ln77_13 = sext i15 %add_ln77_13

]]></Node>
<StgValue><ssdm name="sext_ln77_13"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:588 %add_ln8_20 = add i6 %trunc_ln77_1, i6 %trunc_ln77

]]></Node>
<StgValue><ssdm name="add_ln8_20"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:589 %med_0_0 = add i16 %sext_ln77_13, i16 %sext_ln77_6

]]></Node>
<StgValue><ssdm name="med_0_0"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:595 %sext_ln78_2 = sext i14 %add_ln78_2

]]></Node>
<StgValue><ssdm name="sext_ln78_2"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:601 %sext_ln78_5 = sext i14 %add_ln78_5

]]></Node>
<StgValue><ssdm name="sext_ln78_5"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:602 %add_ln78_15 = add i14 %add_ln78_5, i14 %add_ln78_2

]]></Node>
<StgValue><ssdm name="add_ln78_15"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:603 %add_ln78_6 = add i15 %sext_ln78_5, i15 %sext_ln78_2

]]></Node>
<StgValue><ssdm name="add_ln78_6"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="6" op_0_bw="14">
<![CDATA[
entry_ifconv:604 %trunc_ln78 = trunc i14 %add_ln78_15

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:605 %sext_ln78_6 = sext i15 %add_ln78_6

]]></Node>
<StgValue><ssdm name="sext_ln78_6"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:611 %sext_ln78_9 = sext i14 %add_ln78_9

]]></Node>
<StgValue><ssdm name="sext_ln78_9"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:617 %sext_ln78_12 = sext i14 %add_ln78_12

]]></Node>
<StgValue><ssdm name="sext_ln78_12"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:618 %add_ln78_16 = add i14 %add_ln78_12, i14 %add_ln78_9

]]></Node>
<StgValue><ssdm name="add_ln78_16"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:619 %add_ln78_13 = add i15 %sext_ln78_12, i15 %sext_ln78_9

]]></Node>
<StgValue><ssdm name="add_ln78_13"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="6" op_0_bw="14">
<![CDATA[
entry_ifconv:620 %trunc_ln78_1 = trunc i14 %add_ln78_16

]]></Node>
<StgValue><ssdm name="trunc_ln78_1"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:621 %sext_ln78_13 = sext i15 %add_ln78_13

]]></Node>
<StgValue><ssdm name="sext_ln78_13"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:622 %add_ln8_21 = add i6 %trunc_ln78_1, i6 %trunc_ln78

]]></Node>
<StgValue><ssdm name="add_ln8_21"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:623 %med_0_1 = add i16 %sext_ln78_13, i16 %sext_ln78_6

]]></Node>
<StgValue><ssdm name="med_0_1"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:629 %sext_ln79_2 = sext i14 %add_ln79_2

]]></Node>
<StgValue><ssdm name="sext_ln79_2"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:635 %sext_ln79_5 = sext i14 %add_ln79_5

]]></Node>
<StgValue><ssdm name="sext_ln79_5"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:636 %add_ln79_15 = add i14 %add_ln79_5, i14 %add_ln79_2

]]></Node>
<StgValue><ssdm name="add_ln79_15"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:637 %add_ln79_6 = add i15 %sext_ln79_5, i15 %sext_ln79_2

]]></Node>
<StgValue><ssdm name="add_ln79_6"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="6" op_0_bw="14">
<![CDATA[
entry_ifconv:638 %trunc_ln79 = trunc i14 %add_ln79_15

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:639 %sext_ln79_6 = sext i15 %add_ln79_6

]]></Node>
<StgValue><ssdm name="sext_ln79_6"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:645 %sext_ln79_9 = sext i14 %add_ln79_9

]]></Node>
<StgValue><ssdm name="sext_ln79_9"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:651 %sext_ln79_12 = sext i14 %add_ln79_12

]]></Node>
<StgValue><ssdm name="sext_ln79_12"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:652 %add_ln79_16 = add i14 %add_ln79_12, i14 %add_ln79_9

]]></Node>
<StgValue><ssdm name="add_ln79_16"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:653 %add_ln79_13 = add i15 %sext_ln79_12, i15 %sext_ln79_9

]]></Node>
<StgValue><ssdm name="add_ln79_13"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="6" op_0_bw="14">
<![CDATA[
entry_ifconv:654 %trunc_ln79_1 = trunc i14 %add_ln79_16

]]></Node>
<StgValue><ssdm name="trunc_ln79_1"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:655 %sext_ln79_13 = sext i15 %add_ln79_13

]]></Node>
<StgValue><ssdm name="sext_ln79_13"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:656 %add_ln8_22 = add i6 %trunc_ln79_1, i6 %trunc_ln79

]]></Node>
<StgValue><ssdm name="add_ln8_22"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:657 %med_0_2 = add i16 %sext_ln79_13, i16 %sext_ln79_6

]]></Node>
<StgValue><ssdm name="med_0_2"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:663 %sext_ln80_2 = sext i14 %add_ln80_2

]]></Node>
<StgValue><ssdm name="sext_ln80_2"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:669 %sext_ln80_5 = sext i14 %add_ln80_5

]]></Node>
<StgValue><ssdm name="sext_ln80_5"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:670 %add_ln80_15 = add i14 %add_ln80_5, i14 %add_ln80_2

]]></Node>
<StgValue><ssdm name="add_ln80_15"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:671 %add_ln80_6 = add i15 %sext_ln80_5, i15 %sext_ln80_2

]]></Node>
<StgValue><ssdm name="add_ln80_6"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="6" op_0_bw="14">
<![CDATA[
entry_ifconv:672 %trunc_ln80 = trunc i14 %add_ln80_15

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:673 %sext_ln80_6 = sext i15 %add_ln80_6

]]></Node>
<StgValue><ssdm name="sext_ln80_6"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:679 %sext_ln80_9 = sext i14 %add_ln80_9

]]></Node>
<StgValue><ssdm name="sext_ln80_9"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:685 %sext_ln80_12 = sext i14 %add_ln80_12

]]></Node>
<StgValue><ssdm name="sext_ln80_12"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:686 %add_ln80_16 = add i14 %add_ln80_12, i14 %add_ln80_9

]]></Node>
<StgValue><ssdm name="add_ln80_16"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:687 %add_ln80_13 = add i15 %sext_ln80_12, i15 %sext_ln80_9

]]></Node>
<StgValue><ssdm name="add_ln80_13"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="6" op_0_bw="14">
<![CDATA[
entry_ifconv:688 %trunc_ln80_1 = trunc i14 %add_ln80_16

]]></Node>
<StgValue><ssdm name="trunc_ln80_1"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:689 %sext_ln80_13 = sext i15 %add_ln80_13

]]></Node>
<StgValue><ssdm name="sext_ln80_13"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:690 %add_ln8_23 = add i6 %trunc_ln80_1, i6 %trunc_ln80

]]></Node>
<StgValue><ssdm name="add_ln8_23"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:691 %med_0_3 = add i16 %sext_ln80_13, i16 %sext_ln80_6

]]></Node>
<StgValue><ssdm name="med_0_3"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:693 %tmp_51 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %med_0_0, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:703 %tmp_88 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %med_0_0, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:722 %tmp_53 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %med_0_1, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:732 %tmp_91 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %med_0_1, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:751 %tmp_55 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %med_0_2, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:761 %tmp_94 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %med_0_2, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:780 %tmp_57 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %med_0_3, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:790 %tmp_97 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %med_0_3, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="662" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:694 %sext_ln8_32 = sext i10 %tmp_51

]]></Node>
<StgValue><ssdm name="sext_ln8_32"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:695 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %med_0_0, i32 15

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:700 %tmp_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln8_20, i4 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:701 %icmp_ln8_16 = icmp_ne  i10 %tmp_16, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_16"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:702 %add_ln8_16 = add i11 %sext_ln8_32, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_16"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:704 %sext_ln9_36 = sext i6 %tmp_88

]]></Node>
<StgValue><ssdm name="sext_ln9_36"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:705 %tmp_89 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_16, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:706 %select_ln8_32 = select i1 %icmp_ln8_16, i7 %tmp_89, i7 %sext_ln9_36

]]></Node>
<StgValue><ssdm name="select_ln8_32"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:707 %select_ln8_33 = select i1 %tmp_87, i7 %select_ln8_32, i7 %sext_ln9_36

]]></Node>
<StgValue><ssdm name="select_ln8_33"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:708 %sext_ln9_16 = sext i7 %select_ln8_33

]]></Node>
<StgValue><ssdm name="sext_ln9_16"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:709 %index_16 = xor i8 %sext_ln9_16, i8 128

]]></Node>
<StgValue><ssdm name="index_16"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:710 %zext_ln405 = zext i8 %index_16

]]></Node>
<StgValue><ssdm name="zext_ln405"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:711 %lut_1_0_addr = getelementptr i12 %lut_1_0, i64 0, i64 %zext_ln405

]]></Node>
<StgValue><ssdm name="lut_1_0_addr"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:712 %output_1_0 = load i8 %lut_1_0_addr

]]></Node>
<StgValue><ssdm name="output_1_0"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:713 %lut_1_1_addr = getelementptr i12 %lut_1_1, i64 0, i64 %zext_ln405

]]></Node>
<StgValue><ssdm name="lut_1_1_addr"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:714 %output_1_1 = load i8 %lut_1_1_addr

]]></Node>
<StgValue><ssdm name="output_1_1"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:715 %lut_1_2_addr = getelementptr i12 %lut_1_2, i64 0, i64 %zext_ln405

]]></Node>
<StgValue><ssdm name="lut_1_2_addr"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:716 %output_1_2 = load i8 %lut_1_2_addr

]]></Node>
<StgValue><ssdm name="output_1_2"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:717 %lut_1_3_addr = getelementptr i12 %lut_1_3, i64 0, i64 %zext_ln405

]]></Node>
<StgValue><ssdm name="lut_1_3_addr"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:718 %output_1_3 = load i8 %lut_1_3_addr

]]></Node>
<StgValue><ssdm name="output_1_3"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:719 %lut_1_4_addr = getelementptr i12 %lut_1_4, i64 0, i64 %zext_ln405

]]></Node>
<StgValue><ssdm name="lut_1_4_addr"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:720 %output_1_4 = load i8 %lut_1_4_addr

]]></Node>
<StgValue><ssdm name="output_1_4"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:723 %sext_ln8_33 = sext i10 %tmp_53

]]></Node>
<StgValue><ssdm name="sext_ln8_33"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:724 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %med_0_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:729 %tmp_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln8_21, i4 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:730 %icmp_ln8_17 = icmp_ne  i10 %tmp_17, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_17"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:731 %add_ln8_17 = add i11 %sext_ln8_33, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_17"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:733 %sext_ln9_37 = sext i6 %tmp_91

]]></Node>
<StgValue><ssdm name="sext_ln9_37"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:734 %tmp_92 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_17, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:735 %select_ln8_34 = select i1 %icmp_ln8_17, i7 %tmp_92, i7 %sext_ln9_37

]]></Node>
<StgValue><ssdm name="select_ln8_34"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:736 %select_ln8_35 = select i1 %tmp_90, i7 %select_ln8_34, i7 %sext_ln9_37

]]></Node>
<StgValue><ssdm name="select_ln8_35"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:737 %sext_ln9_17 = sext i7 %select_ln8_35

]]></Node>
<StgValue><ssdm name="sext_ln9_17"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:738 %index_17 = xor i8 %sext_ln9_17, i8 128

]]></Node>
<StgValue><ssdm name="index_17"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:739 %zext_ln435 = zext i8 %index_17

]]></Node>
<StgValue><ssdm name="zext_ln435"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:740 %lut_1_5_addr = getelementptr i12 %lut_1_5, i64 0, i64 %zext_ln435

]]></Node>
<StgValue><ssdm name="lut_1_5_addr"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:741 %output_1_5 = load i8 %lut_1_5_addr

]]></Node>
<StgValue><ssdm name="output_1_5"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:742 %lut_1_6_addr = getelementptr i12 %lut_1_6, i64 0, i64 %zext_ln435

]]></Node>
<StgValue><ssdm name="lut_1_6_addr"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:743 %output_1_6 = load i8 %lut_1_6_addr

]]></Node>
<StgValue><ssdm name="output_1_6"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:744 %lut_1_7_addr = getelementptr i12 %lut_1_7, i64 0, i64 %zext_ln435

]]></Node>
<StgValue><ssdm name="lut_1_7_addr"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:745 %output_1_7 = load i8 %lut_1_7_addr

]]></Node>
<StgValue><ssdm name="output_1_7"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:746 %lut_1_8_addr = getelementptr i12 %lut_1_8, i64 0, i64 %zext_ln435

]]></Node>
<StgValue><ssdm name="lut_1_8_addr"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:747 %output_1_8 = load i8 %lut_1_8_addr

]]></Node>
<StgValue><ssdm name="output_1_8"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:748 %lut_1_9_addr = getelementptr i12 %lut_1_9, i64 0, i64 %zext_ln435

]]></Node>
<StgValue><ssdm name="lut_1_9_addr"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:749 %output_1_9 = load i8 %lut_1_9_addr

]]></Node>
<StgValue><ssdm name="output_1_9"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:752 %sext_ln8_34 = sext i10 %tmp_55

]]></Node>
<StgValue><ssdm name="sext_ln8_34"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:753 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %med_0_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:758 %tmp_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln8_22, i4 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:759 %icmp_ln8_18 = icmp_ne  i10 %tmp_18, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_18"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:760 %add_ln8_18 = add i11 %sext_ln8_34, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_18"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:762 %sext_ln9_38 = sext i6 %tmp_94

]]></Node>
<StgValue><ssdm name="sext_ln9_38"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:763 %tmp_95 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_18, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:764 %select_ln8_36 = select i1 %icmp_ln8_18, i7 %tmp_95, i7 %sext_ln9_38

]]></Node>
<StgValue><ssdm name="select_ln8_36"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:765 %select_ln8_37 = select i1 %tmp_93, i7 %select_ln8_36, i7 %sext_ln9_38

]]></Node>
<StgValue><ssdm name="select_ln8_37"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:766 %sext_ln9_18 = sext i7 %select_ln8_37

]]></Node>
<StgValue><ssdm name="sext_ln9_18"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:767 %index_18 = xor i8 %sext_ln9_18, i8 128

]]></Node>
<StgValue><ssdm name="index_18"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:768 %zext_ln465 = zext i8 %index_18

]]></Node>
<StgValue><ssdm name="zext_ln465"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:769 %lut_1_10_addr = getelementptr i12 %lut_1_10, i64 0, i64 %zext_ln465

]]></Node>
<StgValue><ssdm name="lut_1_10_addr"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:770 %output_1_10 = load i8 %lut_1_10_addr

]]></Node>
<StgValue><ssdm name="output_1_10"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:771 %lut_1_11_addr = getelementptr i12 %lut_1_11, i64 0, i64 %zext_ln465

]]></Node>
<StgValue><ssdm name="lut_1_11_addr"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:772 %output_1_11 = load i8 %lut_1_11_addr

]]></Node>
<StgValue><ssdm name="output_1_11"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:773 %lut_1_12_addr = getelementptr i12 %lut_1_12, i64 0, i64 %zext_ln465

]]></Node>
<StgValue><ssdm name="lut_1_12_addr"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:774 %output_1_12 = load i8 %lut_1_12_addr

]]></Node>
<StgValue><ssdm name="output_1_12"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:775 %lut_1_13_addr = getelementptr i12 %lut_1_13, i64 0, i64 %zext_ln465

]]></Node>
<StgValue><ssdm name="lut_1_13_addr"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:776 %output_1_13 = load i8 %lut_1_13_addr

]]></Node>
<StgValue><ssdm name="output_1_13"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:777 %lut_1_14_addr = getelementptr i12 %lut_1_14, i64 0, i64 %zext_ln465

]]></Node>
<StgValue><ssdm name="lut_1_14_addr"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:778 %output_1_14 = load i8 %lut_1_14_addr

]]></Node>
<StgValue><ssdm name="output_1_14"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:781 %sext_ln8_35 = sext i10 %tmp_57

]]></Node>
<StgValue><ssdm name="sext_ln8_35"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:782 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %med_0_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:787 %tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln8_23, i4 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:788 %icmp_ln8_19 = icmp_ne  i10 %tmp_19, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_19"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:789 %add_ln8_19 = add i11 %sext_ln8_35, i11 1

]]></Node>
<StgValue><ssdm name="add_ln8_19"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:791 %sext_ln9_39 = sext i6 %tmp_97

]]></Node>
<StgValue><ssdm name="sext_ln9_39"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:792 %tmp_98 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_19, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:793 %select_ln8_38 = select i1 %icmp_ln8_19, i7 %tmp_98, i7 %sext_ln9_39

]]></Node>
<StgValue><ssdm name="select_ln8_38"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:794 %select_ln8_39 = select i1 %tmp_96, i7 %select_ln8_38, i7 %sext_ln9_39

]]></Node>
<StgValue><ssdm name="select_ln8_39"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:795 %sext_ln9_19 = sext i7 %select_ln8_39

]]></Node>
<StgValue><ssdm name="sext_ln9_19"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:796 %index_19 = xor i8 %sext_ln9_19, i8 128

]]></Node>
<StgValue><ssdm name="index_19"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:797 %zext_ln495 = zext i8 %index_19

]]></Node>
<StgValue><ssdm name="zext_ln495"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:798 %lut_1_15_addr = getelementptr i12 %lut_1_15, i64 0, i64 %zext_ln495

]]></Node>
<StgValue><ssdm name="lut_1_15_addr"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:799 %output_1_15 = load i8 %lut_1_15_addr

]]></Node>
<StgValue><ssdm name="output_1_15"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:800 %lut_1_16_addr = getelementptr i12 %lut_1_16, i64 0, i64 %zext_ln495

]]></Node>
<StgValue><ssdm name="lut_1_16_addr"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:801 %output_1_16 = load i8 %lut_1_16_addr

]]></Node>
<StgValue><ssdm name="output_1_16"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:802 %lut_1_17_addr = getelementptr i12 %lut_1_17, i64 0, i64 %zext_ln495

]]></Node>
<StgValue><ssdm name="lut_1_17_addr"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:803 %output_1_17 = load i8 %lut_1_17_addr

]]></Node>
<StgValue><ssdm name="output_1_17"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:804 %lut_1_18_addr = getelementptr i12 %lut_1_18, i64 0, i64 %zext_ln495

]]></Node>
<StgValue><ssdm name="lut_1_18_addr"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:805 %output_1_18 = load i8 %lut_1_18_addr

]]></Node>
<StgValue><ssdm name="output_1_18"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:806 %lut_1_19_addr = getelementptr i12 %lut_1_19, i64 0, i64 %zext_ln495

]]></Node>
<StgValue><ssdm name="lut_1_19_addr"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:807 %output_1_19 = load i8 %lut_1_19_addr

]]></Node>
<StgValue><ssdm name="output_1_19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="750" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="785" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="793" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:45 %specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln20"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:49 %specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln26"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:50 %specmemcore_ln32 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln32"/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:51 %specmemcore_ln38 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38"/></StgValue>
</operation>

<operation id="798" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:77 %specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_4, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln44"/></StgValue>
</operation>

<operation id="799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:81 %specmemcore_ln50 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_5, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln50"/></StgValue>
</operation>

<operation id="800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:82 %specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_6, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln56"/></StgValue>
</operation>

<operation id="801" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:83 %specmemcore_ln62 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_7, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln62"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:109 %specmemcore_ln68 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_8, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln68"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:113 %specmemcore_ln74 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_9, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln74"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:114 %specmemcore_ln80 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_10, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln80"/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:115 %specmemcore_ln86 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_11, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln86"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:141 %specmemcore_ln92 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_12, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln92"/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:145 %specmemcore_ln98 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_13, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln98"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:146 %specmemcore_ln104 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_14, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln104"/></StgValue>
</operation>

<operation id="809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:147 %specmemcore_ln110 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_15, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln110"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:173 %specmemcore_ln116 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_16, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln116"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:177 %specmemcore_ln122 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_17, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln122"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:178 %specmemcore_ln128 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_18, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln128"/></StgValue>
</operation>

<operation id="813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:179 %specmemcore_ln134 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_19, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln134"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:205 %specmemcore_ln140 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_20, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln140"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:209 %specmemcore_ln146 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_21, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln146"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:210 %specmemcore_ln152 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_22, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln152"/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:211 %specmemcore_ln158 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_23, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln158"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:237 %specmemcore_ln164 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_24, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln164"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:241 %specmemcore_ln170 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_25, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln170"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:242 %specmemcore_ln176 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_26, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln176"/></StgValue>
</operation>

<operation id="821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:243 %specmemcore_ln182 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_27, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln182"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:269 %specmemcore_ln188 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_28, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln188"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:273 %specmemcore_ln194 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_29, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln194"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:274 %specmemcore_ln200 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_30, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln200"/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:275 %specmemcore_ln206 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_31, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln206"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:301 %specmemcore_ln212 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_32, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln212"/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:305 %specmemcore_ln218 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_33, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln218"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:306 %specmemcore_ln224 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_34, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln224"/></StgValue>
</operation>

<operation id="829" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:307 %specmemcore_ln230 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_35, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln230"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:333 %specmemcore_ln236 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_36, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln236"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:337 %specmemcore_ln242 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_37, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln242"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:338 %specmemcore_ln248 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_38, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln248"/></StgValue>
</operation>

<operation id="833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:339 %specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_39, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln254"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:365 %specmemcore_ln260 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_40, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln260"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:369 %specmemcore_ln266 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_41, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln266"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:370 %specmemcore_ln272 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_42, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln272"/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:371 %specmemcore_ln278 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_43, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln278"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:397 %specmemcore_ln284 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_44, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln284"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:401 %specmemcore_ln290 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_45, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln290"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:402 %specmemcore_ln296 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_46, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln296"/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:403 %specmemcore_ln302 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_47, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln302"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:429 %specmemcore_ln308 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_48, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln308"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:433 %specmemcore_ln314 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_49, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln314"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:434 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_50, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:435 %specmemcore_ln326 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_51, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln326"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:461 %specmemcore_ln332 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_52, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln332"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:465 %specmemcore_ln338 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_53, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln338"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:466 %specmemcore_ln344 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_54, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln344"/></StgValue>
</operation>

<operation id="849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:467 %specmemcore_ln350 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_55, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln350"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:493 %specmemcore_ln356 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_56, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln356"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:497 %specmemcore_ln362 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_57, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln362"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:498 %specmemcore_ln368 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_58, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln368"/></StgValue>
</operation>

<operation id="853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:499 %specmemcore_ln374 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_59, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln374"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:525 %specmemcore_ln380 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_60, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln380"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:529 %specmemcore_ln386 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_61, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln386"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:530 %specmemcore_ln392 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_62, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln392"/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:531 %specmemcore_ln398 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_63, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln398"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:692 %specmemcore_ln404 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln404"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:696 %specmemcore_ln410 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln410"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:697 %specmemcore_ln416 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln416"/></StgValue>
</operation>

<operation id="861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:698 %specmemcore_ln422 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln422"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:699 %specmemcore_ln428 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_4, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln428"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:712 %output_1_0 = load i8 %lut_1_0_addr

]]></Node>
<StgValue><ssdm name="output_1_0"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:714 %output_1_1 = load i8 %lut_1_1_addr

]]></Node>
<StgValue><ssdm name="output_1_1"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:716 %output_1_2 = load i8 %lut_1_2_addr

]]></Node>
<StgValue><ssdm name="output_1_2"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:718 %output_1_3 = load i8 %lut_1_3_addr

]]></Node>
<StgValue><ssdm name="output_1_3"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:720 %output_1_4 = load i8 %lut_1_4_addr

]]></Node>
<StgValue><ssdm name="output_1_4"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:721 %specmemcore_ln434 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_5, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln434"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:725 %specmemcore_ln440 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_6, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln440"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:726 %specmemcore_ln446 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_7, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln446"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:727 %specmemcore_ln452 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_8, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln452"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:728 %specmemcore_ln458 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_9, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln458"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:741 %output_1_5 = load i8 %lut_1_5_addr

]]></Node>
<StgValue><ssdm name="output_1_5"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:743 %output_1_6 = load i8 %lut_1_6_addr

]]></Node>
<StgValue><ssdm name="output_1_6"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:745 %output_1_7 = load i8 %lut_1_7_addr

]]></Node>
<StgValue><ssdm name="output_1_7"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:747 %output_1_8 = load i8 %lut_1_8_addr

]]></Node>
<StgValue><ssdm name="output_1_8"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:749 %output_1_9 = load i8 %lut_1_9_addr

]]></Node>
<StgValue><ssdm name="output_1_9"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:750 %specmemcore_ln464 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_10, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln464"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:754 %specmemcore_ln470 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_11, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln470"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:755 %specmemcore_ln476 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_12, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln476"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:756 %specmemcore_ln482 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_13, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln482"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:757 %specmemcore_ln488 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_14, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln488"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:770 %output_1_10 = load i8 %lut_1_10_addr

]]></Node>
<StgValue><ssdm name="output_1_10"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:772 %output_1_11 = load i8 %lut_1_11_addr

]]></Node>
<StgValue><ssdm name="output_1_11"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:774 %output_1_12 = load i8 %lut_1_12_addr

]]></Node>
<StgValue><ssdm name="output_1_12"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:776 %output_1_13 = load i8 %lut_1_13_addr

]]></Node>
<StgValue><ssdm name="output_1_13"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:778 %output_1_14 = load i8 %lut_1_14_addr

]]></Node>
<StgValue><ssdm name="output_1_14"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:779 %specmemcore_ln494 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_15, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln494"/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:783 %specmemcore_ln500 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_16, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln500"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:784 %specmemcore_ln506 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_17, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln506"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:785 %specmemcore_ln512 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_18, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln512"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:786 %specmemcore_ln518 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_19, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln518"/></StgValue>
</operation>

<operation id="893" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:799 %output_1_15 = load i8 %lut_1_15_addr

]]></Node>
<StgValue><ssdm name="output_1_15"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:801 %output_1_16 = load i8 %lut_1_16_addr

]]></Node>
<StgValue><ssdm name="output_1_16"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:803 %output_1_17 = load i8 %lut_1_17_addr

]]></Node>
<StgValue><ssdm name="output_1_17"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:805 %output_1_18 = load i8 %lut_1_18_addr

]]></Node>
<StgValue><ssdm name="output_1_18"/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:807 %output_1_19 = load i8 %lut_1_19_addr

]]></Node>
<StgValue><ssdm name="output_1_19"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:808 %sext_ln105_1 = sext i12 %output_1_0

]]></Node>
<StgValue><ssdm name="sext_ln105_1"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:809 %sext_ln105_2 = sext i12 %output_1_5

]]></Node>
<StgValue><ssdm name="sext_ln105_2"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:810 %add_ln105 = add i13 %sext_ln105_2, i13 %sext_ln105_1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:811 %sext_ln105_3 = sext i13 %add_ln105

]]></Node>
<StgValue><ssdm name="sext_ln105_3"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="14" op_0_bw="12">
<![CDATA[
entry_ifconv:812 %sext_ln105_4 = sext i12 %output_1_10

]]></Node>
<StgValue><ssdm name="sext_ln105_4"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:813 %add_ln105_1 = add i14 %sext_ln105_3, i14 %sext_ln105_4

]]></Node>
<StgValue><ssdm name="add_ln105_1"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="14" op_0_bw="12">
<![CDATA[
entry_ifconv:814 %sext_ln105_5 = sext i12 %output_1_15

]]></Node>
<StgValue><ssdm name="sext_ln105_5"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:815 %add_ln105_2 = add i14 %add_ln105_1, i14 %sext_ln105_5

]]></Node>
<StgValue><ssdm name="add_ln105_2"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="14">
<![CDATA[
entry_ifconv:816 %sext_ln105_6 = sext i14 %add_ln105_2

]]></Node>
<StgValue><ssdm name="sext_ln105_6"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:817 %sext_ln106 = sext i12 %output_1_1

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:818 %sext_ln106_1 = sext i12 %output_1_6

]]></Node>
<StgValue><ssdm name="sext_ln106_1"/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:819 %add_ln106 = add i13 %sext_ln106_1, i13 %sext_ln106

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:820 %sext_ln106_2 = sext i13 %add_ln106

]]></Node>
<StgValue><ssdm name="sext_ln106_2"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="14" op_0_bw="12">
<![CDATA[
entry_ifconv:821 %sext_ln106_3 = sext i12 %output_1_11

]]></Node>
<StgValue><ssdm name="sext_ln106_3"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:822 %add_ln106_1 = add i14 %sext_ln106_2, i14 %sext_ln106_3

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="14" op_0_bw="12">
<![CDATA[
entry_ifconv:823 %sext_ln106_4 = sext i12 %output_1_16

]]></Node>
<StgValue><ssdm name="sext_ln106_4"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:824 %add_ln106_2 = add i14 %add_ln106_1, i14 %sext_ln106_4

]]></Node>
<StgValue><ssdm name="add_ln106_2"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="14">
<![CDATA[
entry_ifconv:825 %sext_ln106_5 = sext i14 %add_ln106_2

]]></Node>
<StgValue><ssdm name="sext_ln106_5"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:826 %sext_ln107 = sext i12 %output_1_2

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:827 %sext_ln107_1 = sext i12 %output_1_7

]]></Node>
<StgValue><ssdm name="sext_ln107_1"/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:828 %add_ln107 = add i13 %sext_ln107_1, i13 %sext_ln107

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:829 %sext_ln107_2 = sext i13 %add_ln107

]]></Node>
<StgValue><ssdm name="sext_ln107_2"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="14" op_0_bw="12">
<![CDATA[
entry_ifconv:830 %sext_ln107_3 = sext i12 %output_1_12

]]></Node>
<StgValue><ssdm name="sext_ln107_3"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:831 %add_ln107_1 = add i14 %sext_ln107_2, i14 %sext_ln107_3

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="14" op_0_bw="12">
<![CDATA[
entry_ifconv:832 %sext_ln107_4 = sext i12 %output_1_17

]]></Node>
<StgValue><ssdm name="sext_ln107_4"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:833 %add_ln107_2 = add i14 %add_ln107_1, i14 %sext_ln107_4

]]></Node>
<StgValue><ssdm name="add_ln107_2"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="14">
<![CDATA[
entry_ifconv:834 %sext_ln107_5 = sext i14 %add_ln107_2

]]></Node>
<StgValue><ssdm name="sext_ln107_5"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:835 %sext_ln108 = sext i12 %output_1_3

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:836 %sext_ln108_1 = sext i12 %output_1_8

]]></Node>
<StgValue><ssdm name="sext_ln108_1"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:837 %add_ln108 = add i13 %sext_ln108_1, i13 %sext_ln108

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:838 %sext_ln108_2 = sext i13 %add_ln108

]]></Node>
<StgValue><ssdm name="sext_ln108_2"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="14" op_0_bw="12">
<![CDATA[
entry_ifconv:839 %sext_ln108_3 = sext i12 %output_1_13

]]></Node>
<StgValue><ssdm name="sext_ln108_3"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:840 %add_ln108_1 = add i14 %sext_ln108_2, i14 %sext_ln108_3

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="14" op_0_bw="12">
<![CDATA[
entry_ifconv:841 %sext_ln108_4 = sext i12 %output_1_18

]]></Node>
<StgValue><ssdm name="sext_ln108_4"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:842 %add_ln108_2 = add i14 %add_ln108_1, i14 %sext_ln108_4

]]></Node>
<StgValue><ssdm name="add_ln108_2"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="14">
<![CDATA[
entry_ifconv:843 %sext_ln108_5 = sext i14 %add_ln108_2

]]></Node>
<StgValue><ssdm name="sext_ln108_5"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:844 %sext_ln109 = sext i12 %output_1_4

]]></Node>
<StgValue><ssdm name="sext_ln109"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:845 %sext_ln109_1 = sext i12 %output_1_9

]]></Node>
<StgValue><ssdm name="sext_ln109_1"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:846 %add_ln109 = add i13 %sext_ln109_1, i13 %sext_ln109

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:847 %sext_ln109_2 = sext i13 %add_ln109

]]></Node>
<StgValue><ssdm name="sext_ln109_2"/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="14" op_0_bw="12">
<![CDATA[
entry_ifconv:848 %sext_ln109_3 = sext i12 %output_1_14

]]></Node>
<StgValue><ssdm name="sext_ln109_3"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:849 %add_ln109_1 = add i14 %sext_ln109_2, i14 %sext_ln109_3

]]></Node>
<StgValue><ssdm name="add_ln109_1"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="14" op_0_bw="12">
<![CDATA[
entry_ifconv:850 %sext_ln109_4 = sext i12 %output_1_19

]]></Node>
<StgValue><ssdm name="sext_ln109_4"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:851 %add_ln109_2 = add i14 %add_ln109_1, i14 %sext_ln109_4

]]></Node>
<StgValue><ssdm name="add_ln109_2"/></StgValue>
</operation>

<operation id="942" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="14">
<![CDATA[
entry_ifconv:852 %sext_ln109_5 = sext i14 %add_ln109_2

]]></Node>
<StgValue><ssdm name="sext_ln109_5"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:853 %write_ln105 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %output_0, i16 %sext_ln105_6

]]></Node>
<StgValue><ssdm name="write_ln105"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:854 %write_ln106 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %output_1, i16 %sext_ln106_5

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:855 %write_ln107 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %output_2, i16 %sext_ln107_5

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:856 %write_ln108 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %output_3, i16 %sext_ln108_5

]]></Node>
<StgValue><ssdm name="write_ln108"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:857 %write_ln109 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %output_4, i16 %sext_ln109_5

]]></Node>
<StgValue><ssdm name="write_ln109"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0">
<![CDATA[
entry_ifconv:858 %ret_ln111 = ret

]]></Node>
<StgValue><ssdm name="ret_ln111"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
