// Seed: 1624152717
module module_0 (
    input wire id_0,
    output wor id_1
    , id_7,
    output supply1 id_2,
    input supply0 id_3,
    output uwire id_4
    , id_8,
    input tri id_5
);
  logic [-1 : -1] id_9;
endmodule
module module_1 (
    input  wire  id_0,
    input  wor   id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  tri0  id_4,
    input  wand  id_5,
    input  tri0  id_6,
    output uwire id_7
);
  wire [1 : 1] id_9;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_0,
      id_7,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
