
---------- Begin Simulation Statistics ----------
final_tick                                 2568668000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143245                       # Simulator instruction rate (inst/s)
host_mem_usage                                8606948                       # Number of bytes of host memory used
host_op_rate                                   154140                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    56.29                       # Real time elapsed on the host
host_tick_rate                               45634712                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8062868                       # Number of instructions simulated
sim_ops                                       8676188                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002569                       # Number of seconds simulated
sim_ticks                                  2568668000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4132041                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3563544                       # number of cc regfile writes
system.cpu.committedInsts                     8062868                       # Number of Instructions Simulated
system.cpu.committedOps                       8676188                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.637160                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.637160                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses             23                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                          245665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                21159                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2299356                       # Number of branches executed
system.cpu.iew.exec_nop                         42390                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.785298                       # Inst execution rate
system.cpu.iew.exec_refs                      1927481                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     667205                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  780638                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1263423                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              16036                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7467                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               694053                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9428967                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1260276                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             31203                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9171678                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  13801                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 21527                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  20393                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 37923                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1085                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11663                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9496                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9407580                       # num instructions consuming a value
system.cpu.iew.wb_count                       9104708                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.516251                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4856669                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.772262                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9115140                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 10178444                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6401509                       # number of integer regfile writes
system.cpu.ipc                               1.569464                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.569464                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             17612      0.19%      0.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7199584     78.23%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  308      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     9      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  28      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               5486      0.06%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   10      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 7176      0.08%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                17362      0.19%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8947      0.10%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4957      0.05%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1269163     13.79%     92.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              672239      7.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9202881                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       71129                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007729                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   50913     71.58%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    5      0.01%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     71.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  14204     19.97%     91.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6007      8.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9165140                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           23181106                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9020464                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9988928                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9370472                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9202881                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               16105                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          710388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2045                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1550                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       471862                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4891672                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.881336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.030090                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1733675     35.44%     35.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              853066     17.44%     52.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              817707     16.72%     69.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              487379      9.96%     79.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              329345      6.73%     86.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              311731      6.37%     92.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              174057      3.56%     96.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              145809      2.98%     99.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               38903      0.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4891672                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.791372                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  91258                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             189502                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        84244                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            109077                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            239271                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           203952                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1263423                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              694053                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                21817632                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2532                       # number of misc regfile writes
system.cpu.numCycles                          5137337                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                   17398                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                   5918                       # number of predicate regfile writes
system.cpu.timesIdled                            2985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    73276                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   58791                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            7                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16855                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       117765                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          507                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       236549                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            507                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 2431816                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1760726                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             24338                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1171030                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1158141                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.899345                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  223585                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                150                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           18624                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              13670                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4954                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1386                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          715362                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           14555                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             19418                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      4791057                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.818404                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.911224                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2867059     59.84%     59.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          518432     10.82%     70.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          198172      4.14%     74.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          196067      4.09%     78.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          113691      2.37%     81.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           49695      1.04%     82.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          103494      2.16%     84.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           70680      1.48%     85.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          673767     14.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      4791057                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              8098756                       # Number of instructions committed
system.cpu.commit.opsCommitted                8712076                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1784923                       # Number of memory references committed
system.cpu.commit.loads                       1153162                       # Number of loads committed
system.cpu.commit.amos                           1239                       # Number of atomic instructions committed
system.cpu.commit.membars                        1470                       # Number of memory barriers committed
system.cpu.commit.branches                    2195653                       # Number of branches committed
system.cpu.commit.vector                        78121                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                     7364684                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                201875                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        17236      0.20%      0.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      6870586     78.86%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          245      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            4      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           24      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc         4930      0.06%     79.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            9      0.00%     79.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         6729      0.08%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp        15259      0.18%     79.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         7713      0.09%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         4418      0.05%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1153162     13.24%     92.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       631761      7.25%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      8712076                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        673767                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1462090                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1462090                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1462090                       # number of overall hits
system.cpu.dcache.overall_hits::total         1462090                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       213129                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         213129                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       213129                       # number of overall misses
system.cpu.dcache.overall_misses::total        213129                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4991628804                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4991628804                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4991628804                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4991628804                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1675219                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1675219                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1675219                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1675219                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.127225                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.127225                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.127225                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.127225                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23420.692651                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23420.692651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23420.692651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23420.692651                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        75130                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9196                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.169856                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks       113438                       # number of writebacks
system.cpu.dcache.writebacks::total            113438                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99183                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99183                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99183                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99183                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       113946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       113946                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       113946                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2125998868                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2125998868                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2125998868                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2125998868                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.068019                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.068019                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.068019                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.068019                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18657.950854                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18657.950854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18657.950854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18657.950854                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113438                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       864934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          864934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       182002                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        182002                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4154775500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4154775500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1046936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1046936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.173843                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.173843                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22828.185954                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22828.185954                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        81993                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        81993                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       100009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       100009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1743798000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1743798000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.095525                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.095525                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17436.410723                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17436.410723                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       597099                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         597099                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        30969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    831876419                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    831876419                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       628068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       628068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.049308                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.049308                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26861.584778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26861.584778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    377381983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    377381983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021939                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021939                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27388.198200                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27388.198200                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           57                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           57                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          158                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          158                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4976885                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4976885                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          215                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          215                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.734884                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.734884                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31499.272152                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31499.272152                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          158                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          158                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4818885                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4818885                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.734884                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.734884                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30499.272152                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30499.272152                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        98500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        98500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        49250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        96500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        96500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            7                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data         1235                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total            1235                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            4                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             4                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        52000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        52000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data         1239                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total         1239                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.003228                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.003228                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        13000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        13000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            4                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            4                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        48000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        48000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.003228                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.003228                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.854528                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1577295                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113950                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.841992                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.854528                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          416                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13525782                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13525782                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1483031                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1319190                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1968842                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                100216                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  20393                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1147411                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  5010                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                9592851                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 19884                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1729664                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        9045243                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2431816                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1395396                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       3136488                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   50626                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  174                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles             1                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1622879                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 11643                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4891672                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.995605                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.813488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2668958     54.56%     54.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   406177      8.30%     62.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   383651      7.84%     70.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   117048      2.39%     73.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   345049      7.05%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   128752      2.63%     82.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   211570      4.33%     87.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    99889      2.04%     89.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   530578     10.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4891672                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.473361                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.760687                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1616329                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1616329                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1616329                       # number of overall hits
system.cpu.icache.overall_hits::total         1616329                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6548                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6548                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6548                       # number of overall misses
system.cpu.icache.overall_misses::total          6548                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    362742999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    362742999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    362742999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    362742999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1622877                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1622877                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1622877                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1622877                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004035                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004035                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004035                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004035                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55397.525809                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55397.525809                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55397.525809                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55397.525809                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1006                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.928571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks         4322                       # number of writebacks
system.cpu.icache.writebacks::total              4322                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1711                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1711                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1711                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1711                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4837                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4837                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4837                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4837                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    267582999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    267582999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    267582999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    267582999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002981                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002981                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002981                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002981                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55320.032872                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55320.032872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55320.032872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55320.032872                       # average overall mshr miss latency
system.cpu.icache.replacements                   4322                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1616329                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1616329                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6548                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6548                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    362742999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    362742999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1622877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1622877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55397.525809                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55397.525809                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1711                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1711                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4837                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4837                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    267582999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    267582999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002981                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002981                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55320.032872                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55320.032872                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.178714                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1621164                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4835                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            335.297622                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.178714                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12987851                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12987851                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      171397                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  110261                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  456                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1085                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  62292                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                18736                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   8778                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   2568668000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  20393                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1529982                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  887027                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         153582                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2012758                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                287930                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                9534034                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10413                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  61098                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  63751                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 116751                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            10443907                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    15190605                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 10549380                       # Number of integer rename lookups
system.cpu.rename.vecLookups                    84496                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                12280                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps               9585351                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   858556                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    8235                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    459334                       # count of insts added to the skid buffer
system.cpu.rob.reads                         13543454                       # The number of ROB reads
system.cpu.rob.writes                        18955923                       # The number of ROB writes
system.cpu.thread0.numInsts                   8062868                       # Number of Instructions committed
system.cpu.thread0.numOps                     8676188                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1689                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               102538                       # number of demand (read+write) hits
system.l2.demand_hits::total                   104227                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1689                       # number of overall hits
system.l2.overall_hits::.cpu.data              102538                       # number of overall hits
system.l2.overall_hits::total                  104227                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3142                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11237                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14379                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3142                       # number of overall misses
system.l2.overall_misses::.cpu.data             11237                       # number of overall misses
system.l2.overall_misses::total                 14379                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    242298000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    848664500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1090962500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    242298000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    848664500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1090962500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4831                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           113775                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               118606                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4831                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          113775                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              118606                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.650383                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.098765                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.121233                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.650383                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.098765                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.121233                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77115.849777                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75524.116757                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75871.931289                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77115.849777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75524.116757                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75871.931289                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2143                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.demand_mshr_hits::.cpu.data              42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  42                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 42                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14337                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17198                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    210898000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    734925500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    945823500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    210898000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    734925500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    152609894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1098433394                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.650383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.098396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.120879                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.650383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.098396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.145001                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67122.215150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65647.655203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65970.809793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67122.215150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65647.655203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 53341.451940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63869.833353                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        27339                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27339                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27339                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27339                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        90415                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            90415                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        90415                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        90415                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2861                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2861                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    152609894                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    152609894                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 53341.451940                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 53341.451940                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             10664                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10664                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3100                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    242193500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     242193500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.225225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.225225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78126.935484                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78126.935484                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           37                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               37                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         3063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    209998000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    209998000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.222537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.222537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68559.582109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68559.582109                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1689                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1689                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    242298000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    242298000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.650383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.650383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77115.849777                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77115.849777                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    210898000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    210898000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.650383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.650383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67122.215150                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67122.215150                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         91874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             91874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    606471000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    606471000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       100011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        100011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.081361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74532.505838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74532.505838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    524927500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    524927500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.081311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64550.848500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64550.848500                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                13                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          163                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             163                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          176                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           176                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.926136                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.926136                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          163                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          163                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3107500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3107500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.926136                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.926136                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19064.417178                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19064.417178                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  124859                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              124913                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   37                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 11903                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10416.313636                       # Cycle average of tags in use
system.l2.tags.total_refs                      224349                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    120072                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.868454                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    944000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   10297.195616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   119.118021                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.078561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.079470                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           198                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         15629                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2900                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001511                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.119240                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3904664                       # Number of tag accesses
system.l2.tags.data_accesses                  3904664                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      2354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000809144                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33737                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16691                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16691                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16691                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1068224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    415.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2568639500                       # Total gap between requests
system.mem_ctrls.avgGap                     153893.69                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       201024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       716544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       150656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 78260016.475465103984                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 278955474.199079036713                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 58651409.991481967270                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3141                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        11196                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         2354                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     81197499                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    273068516                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     78680078                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25850.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24389.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     33423.99                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       200960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       716544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       150656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1068160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       200960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       200960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3140                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        11196                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         2354                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          16690                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     78235101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    278955474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     58651410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        415841985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     78235101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     78235101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     78235101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    278955474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     58651410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       415841985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                16691                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          684                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          663                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21          455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               140987121                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              55614412                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          432946093                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8446.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25938.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               14682                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1989                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   535.135244                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   351.734626                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   390.799861                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          345     17.35%     17.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          332     16.69%     34.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          204     10.26%     44.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          134      6.74%     51.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          135      6.79%     57.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           98      4.93%     62.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           67      3.37%     66.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           49      2.46%     68.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          625     31.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1989                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1068224                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              415.866901                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.17                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1540663.488000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2697840.432000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   22645402.214400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 222356475.818401                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 546550458.333597                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 461099470.406402                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1256890310.692799                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   489.315984                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1403834739                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    115150000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1049683261                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    1592122.896000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    2777674.485600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   23136381.744000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 222356475.818401                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 594743771.294398                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 427828959.936001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1272435386.174399                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   495.367788                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1300943114                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    115150000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1152574886                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13625                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3064                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3064                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          13627                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           163                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        33544                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  33544                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1068096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1068096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16855                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16855    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16855                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            21319758                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           90603333                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            104845                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        27339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        90421                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3547                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13764                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13764                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4837                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       100011                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          176                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          176                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        13988                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       341341                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                355329                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       585664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14541568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               15127232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3553                       # Total snoops (count)
system.tol2bus.snoopTraffic                       384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           122336                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004251                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065058                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 121816     99.57%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    520      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             122336                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2568668000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          236034500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7253997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         170749999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
