// Seed: 2764361891
module module_0 #(
    parameter id_12 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wand id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = -1;
  logic [-1 'd0 : 1] id_9;
  ;
  logic [7:0] id_10, id_11, _id_12, id_13, id_14;
  assign id_14[id_12] = -1 == id_2;
  logic id_15;
  wire [-1 : -1] id_16;
endmodule
module module_1 #(
    parameter id_9 = 32'd56
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input logic [7:0] id_12;
  inout logic [7:0] id_11;
  input wire id_10;
  input wire _id_9;
  inout wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_7,
      id_5,
      id_5,
      id_6,
      id_8,
      id_6
  );
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_14 = 1;
  wire id_15;
  assign id_11[id_9 : 1] = -1;
  logic ["" : -1] id_16;
  ;
  assign id_3 = id_12;
  wire id_17;
endmodule
