

================================================================
== Vivado HLS Report for 'AddRoundKey'
================================================================
* Date:           Sun Apr 22 18:01:32 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Second
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvf1517-1l-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.30|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   41|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   40|   40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |    8|    8|         2|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|      80|      80|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      60|    -|
|Register         |        -|      -|      25|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     105|     140|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+----+----+------------+------------+
    |i_3_fu_92_p2        |     +    |      0|  14|   9|           3|           1|
    |j_3_fu_142_p2       |     +    |      0|  14|   9|           3|           1|
    |sum3_fu_161_p2      |     +    |      0|  29|  14|           8|           8|
    |tmp_17_fu_126_p2    |     +    |      0|  23|  12|           6|           6|
    |exitcond1_fu_86_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond_fu_136_p2  |   icmp   |      0|   0|   2|           3|           4|
    |state_d0            |    xor   |      0|   0|  32|          32|          32|
    +--------------------+----------+-------+----+----+------------+------------+
    |Total               |          |      0|  80|  80|          58|          56|
    +--------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  27|          5|    1|          5|
    |i_reg_60        |   9|          2|    3|          6|
    |j_reg_71        |   9|          2|    3|          6|
    |state_address0  |  15|          3|    4|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  60|         12|   11|         29|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  4|   0|    4|          0|
    |i_3_reg_191           |  3|   0|    3|          0|
    |i_cast4_cast_reg_183  |  3|   0|    6|          3|
    |i_reg_60              |  3|   0|    3|          0|
    |j_3_reg_209           |  3|   0|    3|          0|
    |j_reg_71              |  3|   0|    3|          0|
    |state_addr_reg_201    |  4|   0|    4|          0|
    |tmp_cast_reg_196      |  2|   0|    8|          6|
    +----------------------+---+----+-----+-----------+
    |Total                 | 25|   0|   34|          9|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_done            | out |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  AddRoundKey | return value |
|round              |  in |    6|   ap_none  |     round    |    scalar    |
|state_address0     | out |    4|  ap_memory |     state    |     array    |
|state_ce0          | out |    1|  ap_memory |     state    |     array    |
|state_we0          | out |    1|  ap_memory |     state    |     array    |
|state_d0           | out |   32|  ap_memory |     state    |     array    |
|state_q0           |  in |   32|  ap_memory |     state    |     array    |
|RoundKey_address0  | out |    8|  ap_memory |   RoundKey   |     array    |
|RoundKey_ce0       | out |    1|  ap_memory |   RoundKey   |     array    |
|RoundKey_q0        |  in |   32|  ap_memory |   RoundKey   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

