

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1'
================================================================
* Date:           Fri Jun  7 16:44:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.617 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    14093|    14093|  70.465 us|  70.465 us|  14093|  14093|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1_loop_for_ap_1  |    14091|    14091|        23|         11|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    19|       -|       -|    -|
|Expression       |        -|     -|       0|     777|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     478|    -|
|Register         |        -|     -|     439|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    20|     439|    1260|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_24_1_1_U17  |mul_16s_16s_24_1_1  |        0|   1|  0|   5|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0|   5|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U18  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U19  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U20  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U21  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U22  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U23  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U24  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U25  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U26  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U27  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U28  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U29  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U30  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U31  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U32  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U33  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U34  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U35  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U36  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln41_2_fu_613_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln41_fu_587_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln49_10_fu_781_p2    |         +|   0|  0|  16|           9|           3|
    |add_ln49_11_fu_791_p2    |         +|   0|  0|  14|           7|           5|
    |add_ln49_13_fu_801_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln49_14_fu_812_p2    |         +|   0|  0|  14|           7|           5|
    |add_ln49_16_fu_837_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln49_17_fu_847_p2    |         +|   0|  0|  14|           7|           5|
    |add_ln49_19_fu_857_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln49_1_fu_661_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln49_20_fu_867_p2    |         +|   0|  0|  14|           7|           5|
    |add_ln49_22_fu_902_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln49_23_fu_912_p2    |         +|   0|  0|  14|           7|           6|
    |add_ln49_25_fu_922_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln49_26_fu_932_p2    |         +|   0|  0|  14|           7|           6|
    |add_ln49_28_fu_967_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln49_29_fu_977_p2    |         +|   0|  0|  14|           7|           6|
    |add_ln49_2_fu_672_p2     |         +|   0|  0|  14|           7|           5|
    |add_ln49_31_fu_987_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln49_32_fu_997_p2    |         +|   0|  0|  14|           7|           6|
    |add_ln49_34_fu_1032_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln49_35_fu_1042_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln49_37_fu_1052_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln49_38_fu_1062_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln49_40_fu_1100_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln49_41_fu_1110_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln49_43_fu_1120_p2   |         +|   0|  0|  18|          11|          10|
    |add_ln49_44_fu_1131_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln49_46_fu_1166_p2   |         +|   0|  0|  18|          11|          10|
    |add_ln49_47_fu_1176_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln49_49_fu_1186_p2   |         +|   0|  0|  18|          11|          10|
    |add_ln49_4_fu_730_p2     |         +|   0|  0|  16|           9|           2|
    |add_ln49_50_fu_1196_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln49_52_fu_1231_p2   |         +|   0|  0|  18|          11|          10|
    |add_ln49_53_fu_1241_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln49_55_fu_1251_p2   |         +|   0|  0|  18|          11|          10|
    |add_ln49_56_fu_1261_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln49_5_fu_740_p2     |         +|   0|  0|  14|           7|           5|
    |add_ln49_7_fu_750_p2     |         +|   0|  0|  16|           9|           2|
    |add_ln49_8_fu_760_p2     |         +|   0|  0|  14|           7|           5|
    |add_ln49_fu_650_p2       |         +|   0|  0|  14|           7|           5|
    |add_ln51_1_fu_1620_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln51_2_fu_1631_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln51_3_fu_1611_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln51_fu_1597_p2      |         +|   0|  0|  24|          17|          17|
    |icmp_ln41_fu_581_p2      |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln43_fu_599_p2      |      icmp|   0|  0|  16|           9|           9|
    |OutConv1_d0              |    select|   0|  0|  16|           1|           1|
    |select_ln41_1_fu_619_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln41_fu_605_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 777|         422|         347|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |OutPadConv1_address0                    |  59|         11|   11|        121|
    |OutPadConv1_address1                    |  59|         11|   11|        121|
    |Weights_address0                        |  65|         12|   14|        168|
    |Weights_address1                        |  59|         11|   14|        154|
    |ap_NS_fsm                               |  65|         12|    1|         12|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_n_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_y_load                 |   9|          2|    9|         18|
    |indvar_flatten13_fu_160                 |   9|          2|   11|         22|
    |n_fu_156                                |   9|          2|    3|          6|
    |reg_523                                 |   9|          2|   16|         32|
    |reg_528                                 |   9|          2|   16|         32|
    |reg_533                                 |   9|          2|   16|         32|
    |reg_538                                 |   9|          2|   16|         32|
    |reg_543                                 |   9|          2|   16|         32|
    |reg_548                                 |   9|          2|   16|         32|
    |reg_553                                 |   9|          2|   16|         32|
    |reg_558                                 |   9|          2|   16|         32|
    |y_fu_152                                |   9|          2|    9|         18|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 478|         95|  230|        934|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |OutPadConv1_load_11_reg_2107        |  16|   0|   16|          0|
    |OutPadConv1_load_13_reg_2160        |  16|   0|   16|          0|
    |OutPadConv1_load_15_reg_2205        |  16|   0|   16|          0|
    |OutPadConv1_load_17_reg_2250        |  16|   0|   16|          0|
    |OutPadConv1_load_18_reg_2300        |  16|   0|   16|          0|
    |OutPadConv1_load_19_reg_2310        |  16|   0|   16|          0|
    |Weights_load_18_reg_2102            |  16|   0|   16|          0|
    |Weights_load_20_reg_2155            |  16|   0|   16|          0|
    |Weights_load_22_reg_2200            |  16|   0|   16|          0|
    |Weights_load_24_reg_2245            |  16|   0|   16|          0|
    |Weights_load_25_reg_2295            |  16|   0|   16|          0|
    |Weights_load_26_reg_2305            |  16|   0|   16|          0|
    |Weights_load_6_reg_2315             |  16|   0|   16|          0|
    |ap_CS_fsm                           |  11|   0|   11|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |empty_reg_1856                      |   2|   0|    2|          0|
    |empty_reg_1856_pp0_iter1_reg        |   2|   0|    2|          0|
    |icmp_ln41_reg_1837                  |   1|   0|    1|          0|
    |indvar_flatten13_fu_160             |  11|   0|   11|          0|
    |n_fu_156                            |   3|   0|    3|          0|
    |p_cast72_reg_1862                   |   4|   0|    7|          3|
    |reg_523                             |  16|   0|   16|          0|
    |reg_528                             |  16|   0|   16|          0|
    |reg_533                             |  16|   0|   16|          0|
    |reg_538                             |  16|   0|   16|          0|
    |reg_543                             |  16|   0|   16|          0|
    |reg_548                             |  16|   0|   16|          0|
    |reg_553                             |  16|   0|   16|          0|
    |reg_558                             |  16|   0|   16|          0|
    |select_ln41_1_reg_1851              |   3|   0|    3|          0|
    |select_ln41_reg_1841                |   9|   0|    9|          0|
    |select_ln41_reg_1841_pp0_iter1_reg  |   9|   0|    9|          0|
    |tmp_17_reg_1914                     |  16|   0|   16|          0|
    |y_fu_152                            |   9|   0|    9|          0|
    |zext_ln43_2_reg_2132                |   9|   0|   11|          2|
    |zext_ln43_3_reg_1939                |   9|   0|   10|          1|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 439|   0|  445|          6|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1|  return value|
|Weights_address0      |  out|   14|   ap_memory|                                     Weights|         array|
|Weights_ce0           |  out|    1|   ap_memory|                                     Weights|         array|
|Weights_q0            |   in|   16|   ap_memory|                                     Weights|         array|
|Weights_address1      |  out|   14|   ap_memory|                                     Weights|         array|
|Weights_ce1           |  out|    1|   ap_memory|                                     Weights|         array|
|Weights_q1            |   in|   16|   ap_memory|                                     Weights|         array|
|OutPadConv1_address0  |  out|   11|   ap_memory|                                 OutPadConv1|         array|
|OutPadConv1_ce0       |  out|    1|   ap_memory|                                 OutPadConv1|         array|
|OutPadConv1_q0        |   in|   16|   ap_memory|                                 OutPadConv1|         array|
|OutPadConv1_address1  |  out|   11|   ap_memory|                                 OutPadConv1|         array|
|OutPadConv1_ce1       |  out|    1|   ap_memory|                                 OutPadConv1|         array|
|OutPadConv1_q1        |   in|   16|   ap_memory|                                 OutPadConv1|         array|
|OutConv1_address0     |  out|   11|   ap_memory|                                    OutConv1|         array|
|OutConv1_ce0          |  out|    1|   ap_memory|                                    OutConv1|         array|
|OutConv1_we0          |  out|    1|   ap_memory|                                    OutConv1|         array|
|OutConv1_d0           |  out|   16|   ap_memory|                                    OutConv1|         array|
+----------------------+-----+-----+------------+--------------------------------------------+--------------+

