

================================================================
== Vitis HLS Report for 'syr2k_Pipeline_VITIS_LOOP_48_21'
================================================================
* Date:           Tue Feb 27 22:18:04 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|      272|  0.640 us|  5.440 us|   32|  272|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_48_2  |       30|      270|        16|         15|          1|  2 ~ 18|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     113|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|       0|      21|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     164|    -|
|Register         |        -|     -|     167|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     167|     298|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_32ns_45_1_1_U21  |mul_32s_32ns_45_1_1  |        0|   3|  0|  21|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   3|  0|  21|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |empty_89_fu_194_p2                |         +|   0|  0|  71|          64|          64|
    |indvars_iv_next20_fu_164_p2       |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage8_iter0  |       and|   0|  0|   2|           1|           1|
    |exitcond254_fu_158_p2             |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 113|          83|          81|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  65|         16|    1|         16|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv19_load  |   9|          2|    4|          8|
    |gmem_blk_n_AR                       |   9|          2|    1|          2|
    |gmem_blk_n_AW                       |   9|          2|    1|          2|
    |gmem_blk_n_B                        |   9|          2|    1|          2|
    |gmem_blk_n_R                        |   9|          2|    1|          2|
    |gmem_blk_n_W                        |   9|          2|    1|          2|
    |indvars_iv19_fu_92                  |   9|          2|    4|          8|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 164|         38|   18|         50|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  15|   0|   15|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |exitcond254_reg_259          |   1|   0|    1|          0|
    |gmem_addr_3_read_reg_270     |  32|   0|   32|          0|
    |gmem_addr_3_reg_263          |  64|   0|   64|          0|
    |indvars_iv19_fu_92           |   4|   0|    4|          0|
    |p_cast8_cast_reg_254         |  32|   0|   45|         13|
    |tmp_s_reg_275                |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 167|   0|  180|         13|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_21|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_21|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_21|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_21|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_21|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_21|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                             gmem|       pointer|
|indvars_iv77         |   in|    5|     ap_none|                     indvars_iv77|        scalar|
|empty                |   in|    8|     ap_none|                            empty|        scalar|
|C                    |   in|   64|     ap_none|                                C|        scalar|
|p_cast8              |   in|   32|     ap_none|                          p_cast8|        scalar|
+---------------------+-----+-----+------------+---------------------------------+--------------+

