Summary
Top-level Name,filt_ppi

Clocks
Enabled,,\i_clk,I/O,inf
Enabled,,\i_fclk,I/O,inf

Fabric Logic Element
Enabled3,,1355,\i_fclk,0.125,Typical,0.500000
Enabled3,,1355,\i_clk,0.125,Typical,0.500000

BRAM
,0,,,,,,,,,,

DSP

I/O
Enabled,\i_clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\i_clk
Enabled,\i_ena,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\i_clk
Enabled,\i_fclk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\i_fclk
Enabled,\i_rst_an,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\i_clk
Enabled,\i_data,8,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\i_data[0]
