Search.setIndex({"docnames": ["ctrl", "identifier_mem", "index", "interrupts", "leds", "sdram", "timer0", "uart"], "filenames": ["ctrl.rst", "identifier_mem.rst", "index.rst", "interrupts.rst", "leds.rst", "sdram.rst", "timer0.rst", "uart.rst"], "titles": ["CTRL", "IDENTIFIER_MEM", "Documentation for LiteX SoC Project", "Interrupt Controller", "LEDS", "SDRAM", "TIMER0", "UART"], "terms": {"address": [0, 1, 4, 5, 6, 7], "0xf0000000": 0, "0xf0000004": 0, "0xf0000008": 0, "0x0": [0, 1, 4, 5, 6, 7], "field": [0, 5, 6, 7], "name": [0, 5, 6, 7], "descript": [0, 5, 6, 7], "0": [0, 3, 5, 6, 7], "soc_rst": 0, "write": [0, 5, 6, 7], "1": [0, 3, 5, 6, 7], "thi": [0, 3, 6, 7], "reset": [0, 5], "full": [0, 7], "soc": 0, "puls": 0, "cpu_rst": 0, "cpu": [0, 3, 5, 6], "": [0, 4, 6], "hold": 0, "0x4": [0, 5, 6, 7], "us": [0, 6], "scratch": 0, "space": 0, "verifi": 0, "softwar": [0, 5, 6], "read": [0, 5], "access": 0, "wishbon": 0, "csr": 0, "bu": [0, 5], "ar": [0, 3], "work": 0, "correctli": 0, "The": [0, 3, 6], "initi": 0, "valu": [0, 5, 6], "0x1234578": 0, "can": [0, 6], "endian": 0, "0x8": [0, 5, 6, 7], "total": 0, "number": [0, 3], "error": 0, "timeout": 0, "sinc": 0, "start": [0, 6], "0xf0000800": 1, "8": 1, "x": 1, "43": 1, "bit": [1, 6, 7], "memori": 1, "interrupt": 2, "control": [2, 4, 5], "ctrl": 2, "identifier_mem": 2, "led": 2, "sdram": 2, "timer0": [2, 3], "uart": [2, 3], "index": 2, "search": 2, "page": 2, "devic": 3, "ha": [3, 6], "an": [3, 6], "eventmanag": 3, "base": 3, "system": 3, "individu": [3, 6, 7], "modul": 3, "gener": [3, 6], "event": [3, 6, 7], "which": 3, "wire": 3, "central": 3, "when": [3, 6, 7], "occur": [3, 6, 7], "you": 3, "should": 3, "look": 3, "up": 3, "specif": 3, "tabl": 3, "call": 3, "relev": 3, "follow": 3, "0xf0001000": 4, "output": 4, "0xf0001800": 5, "0xf0001804": 5, "0xf0001808": 5, "0xf000180c": 5, "0xf0001810": 5, "0xf0001814": 5, "0xf0001818": 5, "dfi": 5, "signal": 5, "common": 5, "all": 5, "phase": 5, "sel": 5, "0b0": 5, "0b1": 5, "hardwar": 5, "default": 5, "cke": 5, "clock": [5, 6], "enabl": [5, 6, 7], "2": 5, "odt": 5, "die": 5, "termin": 5, "3": 5, "reset_n": 5, "singl": 5, "c": 5, "chip": 5, "select": 5, "we": 5, "ca": 5, "column": 5, "strobe": 5, "ra": 5, "row": 5, "4": 5, "wren": 5, "data": 5, "5": 5, "rden": 5, "0xc": [5, 6, 7], "0x10": [5, 6, 7], "bank": 5, "0x14": [5, 6, 7], "0x18": [5, 6, 7], "provid": 6, "core": 6, "i": [6, 7], "implement": 6, "countdown": 6, "variou": 6, "mode": 6, "poll": 6, "return": 6, "current": [6, 7], "One": 6, "shot": 6, "load": 6, "itself": 6, "stop": 6, "reach": 6, "period": 6, "re": 6, "en": 6, "allow": 6, "user": 6, "disabl": [6, 7], "automat": 6, "reload": 6, "latch": 6, "update_valu": 6, "updat": 6, "To": [6, 7], "need": 6, "set": [6, 7], "expect": 6, "durat": 6, "For": 6, "both": 6, "advertis": 6, "irq": 6, "elaps": 6, "also": 6, "do": 6, "know": 6, "0xf0002000": 6, "0xf0002004": 6, "0xf0002008": 6, "0xf000200c": 6, "0xf0002010": 6, "0xf0002014": 6, "0xf0002018": 6, "0xf000201c": 6, "In": 6, "written": 6, "specifi": 6, "cycl": 6, "flag": 6, "trigger": [6, 7], "A": 6, "contain": [6, 7], "raw": [6, 7], "level": [6, 7], "zero": 6, "have": [6, 7], "effect": [6, 7], "correspond": [6, 7], "clear": [6, 7], "fall": [6, 7], "edg": [6, 7], "0x1c": [6, 7], "0xf0002800": 7, "0xf0002804": 7, "0xf0002808": 7, "0xf000280c": 7, "0xf0002810": 7, "0xf0002814": 7, "0xf0002818": 7, "0xf000281c": 7, "tx": 7, "fifo": 7, "rx": 7, "empti": 7}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"ctrl": 0, "regist": [0, 1, 2, 4, 5, 6, 7], "list": [0, 1, 4, 5, 6, 7], "ctrl_reset": 0, "ctrl_scratch": 0, "ctrl_bus_error": 0, "identifier_mem": 1, "document": 2, "litex": 2, "soc": 2, "project": 2, "modul": 2, "group": 2, "indic": 2, "tabl": 2, "interrupt": 3, "control": 3, "assign": 3, "led": 4, "leds_out": 4, "sdram": 5, "sdram_dfii_control": 5, "sdram_dfii_pi0_command": 5, "sdram_dfii_pi0_command_issu": 5, "sdram_dfii_pi0_address": 5, "sdram_dfii_pi0_baddress": 5, "sdram_dfii_pi0_wrdata": 5, "sdram_dfii_pi0_rddata": 5, "timer0": 6, "timer": 6, "timer0_load": 6, "timer0_reload": 6, "timer0_en": 6, "timer0_update_valu": 6, "timer0_valu": 6, "timer0_ev_statu": 6, "timer0_ev_pend": 6, "timer0_ev_en": 6, "uart": 7, "uart_rxtx": 7, "uart_txful": 7, "uart_rxempti": 7, "uart_ev_statu": 7, "uart_ev_pend": 7, "uart_ev_en": 7, "uart_txempti": 7, "uart_rxful": 7}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 6, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 56}})