// Seed: 3438485099
module module_0;
  assign id_1 = 1;
  wire id_2;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wor  id_3;
  wire id_4;
  wire id_5 = id_4;
  assign id_3 = 1'b0;
  xnor primCall (id_1, id_2, id_3, id_4, id_5);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  supply0 id_5 = 1;
  module_0 modCall_1 ();
  tri1 id_6;
  logic [7:0] id_7;
  assign id_7[1] = {id_6{1}};
  always @(1 or id_5) #1;
endmodule
