// Seed: 2945240400
module module_0 (
    input wor id_0
);
  logic id_2;
  assign id_2 = -1;
  assign module_1.id_33 = 0;
  logic id_3;
  wire  id_4;
  assign id_3 = id_4;
  localparam id_5 = 1'b0;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_22 = 32'd61,
    parameter id_23 = 32'd2,
    parameter id_28 = 32'd81
) (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    input supply1 id_3,
    input tri id_4,
    input tri1 id_5,
    input wand id_6,
    input supply0 id_7,
    output wire id_8,
    output supply0 id_9,
    output wor id_10,
    input supply1 id_11,
    output supply0 id_12,
    input supply1 id_13,
    output tri id_14,
    input uwire id_15,
    input supply1 id_16,
    output tri id_17,
    output uwire id_18,
    output wor id_19,
    input wire id_20,
    input wand id_21,
    input wand _id_22,
    input tri0 _id_23,
    input tri0 id_24,
    input wor id_25,
    input tri id_26,
    input wand id_27,
    input tri1 _id_28,
    input wor id_29,
    input wand id_30,
    output tri1 id_31,
    input wand id_32,
    input tri0 id_33,
    input supply0 id_34,
    input tri0 id_35
);
  wire [1 : ~^  {  id_22  {  id_23  }  }  ==  id_28] id_37;
  module_0 modCall_1 (id_35);
endmodule
