{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713548200056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713548200056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 12:36:39 2024 " "Processing started: Fri Apr 19 12:36:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713548200056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713548200056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AU -c AU " "Command: quartus_map --read_settings_files=on --write_settings_files=off AU -c AU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713548200057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713548200316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713548200316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au.v 1 1 " "Found 1 design units, including 1 entities, in source file au.v" { { "Info" "ISGN_ENTITY_NAME" "1 AU8 " "Found entity 1: AU8" {  } { { "AU.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/AU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713548207143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713548207143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AU8 " "Elaborating entity \"AU8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713548207160 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ripplecarryadder.v 1 1 " "Using design file ripplecarryadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder " "Found entity 1: RippleCarryAdder" {  } { { "ripplecarryadder.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/ripplecarryadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713548207181 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713548207181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdder RippleCarryAdder:RippleCarryAdder_inst " "Elaborating entity \"RippleCarryAdder\" for hierarchy \"RippleCarryAdder:RippleCarryAdder_inst\"" {  } { { "AU.v" "RippleCarryAdder_inst" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/AU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713548207181 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.v 1 1 " "Using design file fulladder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/fulladder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713548207193 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713548207193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder RippleCarryAdder:RippleCarryAdder_inst\|FullAdder:s0 " "Elaborating entity \"FullAdder\" for hierarchy \"RippleCarryAdder:RippleCarryAdder_inst\|FullAdder:s0\"" {  } { { "ripplecarryadder.v" "s0" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/ripplecarryadder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713548207193 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binary2seven.v 1 1 " "Using design file binary2seven.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "binary2seven.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/binary2seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713548207212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713548207212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven binary2seven:binary1 " "Elaborating entity \"binary2seven\" for hierarchy \"binary2seven:binary1\"" {  } { { "AU.v" "binary1" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/AU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713548207213 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "regA NBitRegister " "Node instance \"regA\" instantiates undefined entity \"NBitRegister\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "AU.v" "regA" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/AU.v" 20 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1713548207217 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "regB NBitRegister " "Node instance \"regB\" instantiates undefined entity \"NBitRegister\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "AU.v" "regB" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/AU.v" 28 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1713548207217 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "regCC NBitRegister " "Node instance \"regCC\" instantiates undefined entity \"NBitRegister\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "AU.v" "regCC" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/AU.v" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1713548207217 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "regR NBitRegister " "Node instance \"regR\" instantiates undefined entity \"NBitRegister\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "AU.v" "regR" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/AU.v" 55 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1713548207218 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713548207274 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 19 12:36:47 2024 " "Processing ended: Fri Apr 19 12:36:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713548207274 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713548207274 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713548207274 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713548207274 ""}
