$date
	Tue Oct 07 23:28:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux81_tb $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & i4 $end
$var reg 1 ' i5 $end
$var reg 1 ( i6 $end
$var reg 1 ) i7 $end
$var reg 3 * s [2:0] $end
$scope module dut $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & i4 $end
$var wire 1 ' i5 $end
$var wire 1 ( i6 $end
$var wire 1 ) i7 $end
$var wire 3 + s [2:0] $end
$var reg 1 ! y $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 , k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
b0 *
1)
0(
1'
0&
1%
0$
1#
0"
0!
$end
#10000
1!
b1 *
b1 +
b1 ,
#20000
0!
b10 *
b10 +
b10 ,
#30000
1!
b11 *
b11 +
b11 ,
#40000
0!
b100 *
b100 +
b100 ,
#50000
1!
b101 *
b101 +
b101 ,
#60000
0!
b110 *
b110 +
b110 ,
#70000
1!
b111 *
b111 +
b111 ,
#80000
b1000 ,
