# RISC-V
A RV32I compliant RISC-V CPU in VHDL, accompanied by a custom simulation tool that allows interactive program execution on the CPU
## The CPU
## The Simulation Tool
### Design and Architecture
![GCE drawio](https://github.com/HoussemNasri/RISC-V/assets/21198231/52ee9469-67c1-49a6-b241-1c990c6b250d)

### Screenshots

![screen-gce](https://github.com/HoussemNasri/RISC-V/assets/21198231/40c69b22-fcbb-4280-8570-dce914e490c9)
## Thanks
Thanks to [JabRef](https://github.com/JabRef/jabref/blob/main/src/main/java/org/jabref/gui/Base.css) for the awesome CSS stylesheet.


