

================================================================
== Vitis HLS Report for 'conv1_Pipeline_3'
================================================================
* Date:           Mon Nov  6 22:46:45 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         3|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    117|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      54|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      54|    203|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_16_1_1_U46  |mux_3_2_16_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_412_fu_212_p2        |         +|   0|  0|  21|          14|          14|
    |empty_fu_183_p2            |         +|   0|  0|  15|           8|           1|
    |next_mul3190_fu_192_p2     |         +|   0|  0|  24|          17|           9|
    |next_urem3192_fu_238_p2    |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |empty_411_fu_244_p2        |      icmp|   0|  0|  15|           8|           2|
    |exitcond105222_fu_177_p2   |      icmp|   0|  0|  15|           8|           2|
    |idx_urem3193_fu_250_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 117|          66|          40|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_0_i972_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_mul3189_load        |   9|          2|   17|         34|
    |bundle_2_blk_n_W                         |   9|          2|    1|          2|
    |loop_index_0_i972_fu_86                  |   9|          2|    8|         16|
    |phi_mul3189_fu_82                        |   9|          2|   17|         34|
    |phi_urem3191_fu_78                       |   9|          2|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   61|        122|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |loop_index_0_i972_fu_86           |   8|   0|    8|          0|
    |phi_mul3189_fu_82                 |  17|   0|   17|          0|
    |phi_urem3191_fu_78                |   8|   0|    8|          0|
    |tmp_146_reg_324                   |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  54|   0|   54|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|                                 RTL Ports                                | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+--------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                                                                    |   in|    1|  ap_ctrl_hs|                                                 conv1_Pipeline_3|  return value|
|ap_rst                                                                    |   in|    1|  ap_ctrl_hs|                                                 conv1_Pipeline_3|  return value|
|ap_start                                                                  |   in|    1|  ap_ctrl_hs|                                                 conv1_Pipeline_3|  return value|
|ap_done                                                                   |  out|    1|  ap_ctrl_hs|                                                 conv1_Pipeline_3|  return value|
|ap_idle                                                                   |  out|    1|  ap_ctrl_hs|                                                 conv1_Pipeline_3|  return value|
|ap_ready                                                                  |  out|    1|  ap_ctrl_hs|                                                 conv1_Pipeline_3|  return value|
|m_axi_bundle_2_AWVALID                                                    |  out|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_AWREADY                                                    |   in|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_AWADDR                                                     |  out|   64|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_AWID                                                       |  out|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_AWLEN                                                      |  out|   32|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_AWSIZE                                                     |  out|    3|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_AWBURST                                                    |  out|    2|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_AWLOCK                                                     |  out|    2|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_AWCACHE                                                    |  out|    4|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_AWPROT                                                     |  out|    3|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_AWQOS                                                      |  out|    4|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_AWREGION                                                   |  out|    4|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_AWUSER                                                     |  out|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_WVALID                                                     |  out|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_WREADY                                                     |   in|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_WDATA                                                      |  out|   16|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_WSTRB                                                      |  out|    2|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_WLAST                                                      |  out|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_WID                                                        |  out|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_WUSER                                                      |  out|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_ARVALID                                                    |  out|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_ARREADY                                                    |   in|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_ARADDR                                                     |  out|   64|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_ARID                                                       |  out|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_ARLEN                                                      |  out|   32|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_ARSIZE                                                     |  out|    3|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_ARBURST                                                    |  out|    2|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_ARLOCK                                                     |  out|    2|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_ARCACHE                                                    |  out|    4|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_ARPROT                                                     |  out|    3|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_ARQOS                                                      |  out|    4|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_ARREGION                                                   |  out|    4|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_ARUSER                                                     |  out|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_RVALID                                                     |   in|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_RREADY                                                     |  out|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_RDATA                                                      |   in|   16|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_RLAST                                                      |   in|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_RID                                                        |   in|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_RFIFONUM                                                   |   in|   14|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_RUSER                                                      |   in|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_RRESP                                                      |   in|    2|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_BVALID                                                     |   in|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_BREADY                                                     |  out|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_BRESP                                                      |   in|    2|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_BID                                                        |   in|    1|       m_axi|                                                         bundle_2|       pointer|
|m_axi_bundle_2_BUSER                                                      |   in|    1|       m_axi|                                                         bundle_2|       pointer|
|sext_ln149                                                                |   in|   63|     ap_none|                                                       sext_ln149|        scalar|
|mul_ln140                                                                 |   in|   14|     ap_none|                                                        mul_ln140|        scalar|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0  |  out|   14|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0       |  out|    1|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0        |   in|   16|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0  |  out|   14|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0       |  out|    1|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0        |   in|   16|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0  |  out|   14|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0       |  out|    1|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0        |   in|   16|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2|         array|
+--------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

