
*** Running vivado
    with args -log blk_mem_gen_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_1.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 320.863 ; gain = 72.164
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [d:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (11#1) [d:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 541.781 ; gain = 293.082
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 541.781 ; gain = 293.082
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 699.758 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 699.758 ; gain = 451.059
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 699.758 ; gain = 451.059
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 699.758 ; gain = 451.059
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 699.758 ; gain = 451.059
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 699.758 ; gain = 451.059
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 699.758 ; gain = 451.059
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 699.758 ; gain = 451.059
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 699.758 ; gain = 451.059
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 699.758 ; gain = 451.059
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 699.758 ; gain = 451.059
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 699.758 ; gain = 451.059
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 699.758 ; gain = 451.059
Finished Handling Custom Attributes : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 699.758 ; gain = 451.059
Finished Renaming Generated Nets : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 699.758 ; gain = 451.059

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT1        |     1|
|2     |LUT2        |     1|
|3     |LUT4        |     3|
|4     |LUT5        |    31|
|5     |LUT6        |    55|
|6     |MUXF7       |    27|
|7     |RAMB18E1    |     1|
|8     |RAMB36E1    |     9|
|9     |RAMB36E1_1  |     1|
|10    |RAMB36E1_10 |     1|
|11    |RAMB36E1_11 |     1|
|12    |RAMB36E1_12 |     1|
|13    |RAMB36E1_13 |     1|
|14    |RAMB36E1_14 |     1|
|15    |RAMB36E1_15 |     1|
|16    |RAMB36E1_16 |     1|
|17    |RAMB36E1_17 |     1|
|18    |RAMB36E1_18 |     1|
|19    |RAMB36E1_19 |     1|
|20    |RAMB36E1_2  |     1|
|21    |RAMB36E1_20 |     1|
|22    |RAMB36E1_21 |     1|
|23    |RAMB36E1_22 |     1|
|24    |RAMB36E1_3  |     1|
|25    |RAMB36E1_4  |     1|
|26    |RAMB36E1_5  |     1|
|27    |RAMB36E1_6  |     1|
|28    |RAMB36E1_7  |     1|
|29    |RAMB36E1_8  |     1|
|30    |RAMB36E1_9  |     1|
|31    |FDRE        |    12|
+------+------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 699.758 ; gain = 451.059
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 699.758 ; gain = 464.254
