<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: -6 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/ldelay4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ldelay4.v</a>
time_elapsed: 0.000s
ram usage: 9652 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/ivtest/ivltests/ldelay4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ldelay4.v</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: ldelay4.v
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/ivtest/ivltests/ldelay4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ldelay4.v</a> to parse list
Warning::PARSE_TO_AST ldelay4.v::28 error in parsing: (syntax error, unexpected vINT_NUMBER, expecting &#39;(&#39;)
   drec #1 rec(q, a, b);
Warning::PARSE_TO_AST ldelay4.v::35 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting vSYMBOL_ID or &#39;{&#39;)
	#2;
Warning::PARSE_TO_AST ldelay4.v::36 Unsuported token
	forever @(e)
	^~~~
Warning::PARSE_TO_AST ldelay4.v::40 error in parsing: (syntax error, unexpected vEND)
	  end
Warning::PARSE_TO_AST ldelay4.v::51 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting vSYMBOL_ID or &#39;{&#39;)
	#3;
Warning::PARSE_TO_AST ldelay4.v::60 error in parsing: (syntax error, unexpected vEND)
     end
Warning::PARSE_TO_AST ldelay4.v::65 Unsuported token
primitive drec (q, a, b);
 ^~~~
Warning::PARSE_TO_AST ldelay4.v::68 Unsuported token
   table
   ^~~~
Warning::PARSE_TO_AST ldelay4.v::69 error in parsing: (syntax error, unexpected vINT_NUMBER)
          1  0 : 1 ;
Warning::PARSE_TO_AST ldelay4.v::71 Unsuported token
   endtable
   ^~~~
Warning::PARSE_TO_AST ldelay4.v::72 Unsuported token
endprimitive
 ^~~~
Warning::PARSE_TO_AST ldelay4.v::76 Unsuported token
primitive edet (q, i);
 ^~~~
Error::AST ldelay4.v::77 Module already has output with this name q
   output           q;
Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1589474561519/work/ODIN_II/SRC/parse_making_ast.cpp]markAndProcessPortWith::451 

</pre>
</body>