( ( nil
  version "2.1"
  mapType "incremental"
  repList "hspiceD spice cmos_sch cmos.sch schematic"
  stopList "hspiceD spice"
  hierDelim "^"
 )
( net
( "clk2__L2_N0" "clk2__l2_n0" )
( "clk2__L1_N0" "clk2__l1_n0" )
( "FE_OCP_RBN1_reset1" "fe_ocp_rbn1_reset1" )
( "clk1__L1_N0" "clk1__l1_n0" )
( "clk1__L2_N0" "clk1__l2_n0" )
( "vdd!" "vdd!" )
 )
( inst
( "U10" "xu10" )
( "U1" "xu1" )
( "talker_str_1xsync_unitxsync_reg_reg" "xtalker_str_1xsync_unitxsync_reg_reg" )
( "talker_str_1xfsm_unitxU13" "xtalker_str_1xfsm_unitxu13" )
( "talker_str_1xfsm_unitxU11" "xtalker_str_1xfsm_unitxu11" )
( "FE_OCP_RBC1_reset1" "xfe_ocp_rbc1_reset1" )
( "talker_str_1xfsm_unitxU12" "xtalker_str_1xfsm_unitxu12" )
( "talker_str_1xfsm_unitxU5" "xtalker_str_1xfsm_unitxu5" )
( "talker_str_1xfsm_unitxreq_buf_reg_reg" "xtalker_str_1xfsm_unitxreq_buf_reg_reg" )
( "U14" "xu14" )
( "clk1__L2_I0" "xclk1__l2_i0" )
( "talker_str_1xfsm_unitxstate_reg_regx0x" "xtalker_str_1xfsm_unitxstate_reg_regx0x" )
( "clk1__L1_I0" "xclk1__l1_i0" )
( "U13" "xu13" )
( "U7" "xu7" )
( "listener_str_1xfsm_unitxack_buf_reg_reg" "xlistener_str_1xfsm_unitxack_buf_reg_reg" )
( "listener_str_1xsync_unitxmeta_reg_reg" "xlistener_str_1xsync_unitxmeta_reg_reg" )
( "U8" "xu8" )
( "talker_str_1xsync_unitxmeta_reg_reg" "xtalker_str_1xsync_unitxmeta_reg_reg" )
( "listener_str_1xsync_unitxsync_reg_reg" "xlistener_str_1xsync_unitxsync_reg_reg" )
( "talker_str_1xfsm_unitxstate_reg_regx1x" "xtalker_str_1xfsm_unitxstate_reg_regx1x" )
( "clk2__L2_I0" "xclk2__l2_i0" )
( "clk2__L1_I0" "xclk2__l1_i0" )
 )
( model
 )
( term
 )
( param
 )
 )
