Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Wed Jan  9 12:44:40 2019
| Host         : hummingbird.cis.nagasaki-u.ac.jp running 64-bit CentOS release 6.9 (Final)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file kc705sitcp_timing_summary_routed.rpt -rpx kc705sitcp_timing_summary_routed.rpx
| Design       : kc705sitcp
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.578     -113.683                     71                 8844       -0.068       -0.131                      2                 8838        1.100        0.000                       0                  4764  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
GMII_RX_CLK      {0.000 4.000}        8.000           125.000         
GMII_TX_CLK      {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN  {0.000 2.500}        5.000           200.000         
  CLK_125M       {0.000 4.000}        8.000           125.000         
  PLL_CLKFB      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GMII_RX_CLK            0.253        0.000                      0                  634        0.085        0.000                      0                  634        3.600        0.000                       0                   343  
GMII_TX_CLK           37.508        0.000                      0                  417        0.108        0.000                      0                  417       19.358        0.000                       0                   283  
SYSCLK_200MP_IN        1.239        0.000                      0                 6929        0.079        0.000                      0                 6929        1.100        0.000                       0                  4125  
  CLK_125M             5.480        0.000                      0                  425        0.108        0.000                      0                  425        3.358        0.000                       0                   293  
  PLL_CLKFB                                                                                                                                                        3.929        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SYSCLK_200MP_IN   GMII_RX_CLK            -0.880       -6.826                      9                    9        0.060        0.000                      0                    9  
GMII_RX_CLK       GMII_TX_CLK             0.664        0.000                      0                   19        2.308        0.000                      0                   19  
SYSCLK_200MP_IN   GMII_TX_CLK            -1.405      -17.522                     22                   23        2.198        0.000                      0                   23  
input port clock  SYSCLK_200MP_IN         6.390        0.000                      0                    2        0.535        0.000                      0                    2  
GMII_RX_CLK       SYSCLK_200MP_IN        -0.524       -5.643                     12                   13        0.064        0.000                      0                   12  
GMII_TX_CLK       SYSCLK_200MP_IN         3.674        0.000                      0                    3        0.106        0.000                      0                    3  
CLK_125M          SYSCLK_200MP_IN        -3.578      -56.747                     19                   19        0.921        0.000                      0                   19  
GMII_RX_CLK       CLK_125M                3.631        0.000                      0                   19       -0.068       -0.131                      2                   19  
SYSCLK_200MP_IN   CLK_125M               -2.200      -36.946                     23                   23        0.219        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SYSCLK_200MP_IN    CLK_125M                -0.956       -7.521                      8                    8        0.031        0.000                      0                    8  
**async_default**  SYSCLK_200MP_IN    SYSCLK_200MP_IN          1.727        0.000                      0                  775        0.312        0.000                      0                  775  
**default**        CLK_125M                                    0.115        0.000                      0                   10                                                                        
**default**        GMII_TX_CLK                                22.444        0.000                      0                    9        3.576        0.000                      0                    9  
**default**        SYSCLK_200MP_IN                             4.313        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 1.237ns (18.643%)  route 5.399ns (81.357%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.237     6.737 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           5.399    12.136    SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)       -0.031    12.389    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 1.266ns (20.028%)  route 5.055ns (79.972%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 12.459 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         1.266     6.766 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           5.055    11.821    SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X1Y132         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.384    12.459    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y132         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    12.459    
                         clock uncertainty           -0.035    12.424    
    SLICE_X1Y132         FDRE (Setup_fdre_C_D)       -0.019    12.405    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                         -11.821    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 1.251ns (20.030%)  route 4.994ns (79.970%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 12.459 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           4.994    11.745    SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X1Y132         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.384    12.459    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y132         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.459    
                         clock uncertainty           -0.035    12.424    
    SLICE_X1Y132         FDRE (Setup_fdre_C_D)       -0.031    12.393    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 1.274ns (20.410%)  route 4.966ns (79.590%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         1.274     6.774 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           4.966    11.740    SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)       -0.022    12.398    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.818ns (20.507%)  route 3.170ns (79.493%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 10.241 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         0.818     6.318 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           3.170     9.488    SiTCP/SiTCP/GMII_RX_DV
    SLICE_X1Y132         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.670    10.241    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y132         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    10.241    
                         clock uncertainty           -0.035    10.206    
    SLICE_X1Y132         FDRE (Setup_fdre_C_D)        0.006    10.212    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.240ns (20.235%)  route 4.886ns (79.765%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           4.886    11.626    SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)       -0.019    12.401    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.811ns (20.666%)  route 3.112ns (79.334%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 10.234 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         0.811     6.311 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           3.112     9.422    SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X0Y125         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.663    10.234    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y125         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    10.234    
                         clock uncertainty           -0.035    10.199    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.006    10.205    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.254ns (20.550%)  route 4.849ns (79.450%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 12.452 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         1.254     6.754 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           4.849    11.603    SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y125         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.377    12.452    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y125         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    12.452    
                         clock uncertainty           -0.035    12.417    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.031    12.386    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.759ns (19.320%)  route 3.170ns (80.680%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 10.248 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         0.759     6.259 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           3.170     9.429    SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X0Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677    10.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    10.248    
                         clock uncertainty           -0.035    10.213    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)        0.006    10.219    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.795ns (21.896%)  route 2.837ns (78.104%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 10.236 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         0.795     6.295 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.837     9.132    SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y122         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.665    10.236    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y122         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    10.236    
                         clock uncertainty           -0.035    10.201    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.006    10.207    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         10.207    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  1.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx00Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx00Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx00Rcvd/Q
                         net (fo=1, routed)           0.055     2.401    SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx00Rcvd
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.028     2.429 r  SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_169_OUT<0>1/O
                         net (fo=1, routed)           0.000     2.429    SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_169_OUT[0]
    SLICE_X2Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.895     2.705    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_0/C
                         clock pessimism             -0.448     2.257    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.087     2.344    SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_0
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.639     2.210    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y136         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.100     2.310 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/Q
                         net (fo=1, routed)           0.055     2.365    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[10]
    SLICE_X8Y136         LUT3 (Prop_lut3_I1_O)        0.028     2.393 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT21/O
                         net (fo=1, routed)           0.000     2.393    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[10]
    SLICE_X8Y136         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.859     2.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y136         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/C
                         clock pessimism             -0.448     2.221    
    SLICE_X8Y136         FDRE (Hold_fdre_C_D)         0.087     2.308    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/cmpInitIpIp/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.673     2.244    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y142         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/cmpInitIpIp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.100     2.344 r  SiTCP/SiTCP/GMII/GMII_RXCNT/cmpInitIpIp/Q
                         net (fo=1, routed)           0.052     2.396    SiTCP/SiTCP/GMII/GMII_RXCNT/cmpInitIpIp
    SLICE_X5Y142         LUT6 (Prop_lut6_I0_O)        0.028     2.424 r  SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1/O
                         net (fo=1, routed)           0.000     2.424    SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1
    SLICE_X5Y142         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.894     2.704    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y142         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/C
                         clock pessimism             -0.449     2.255    
    SLICE_X5Y142         FDRE (Hold_fdre_C_D)         0.061     2.316    SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_25/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_9/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.127%)  route 0.078ns (37.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y145         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDSE (Prop_fdse_C_Q)         0.100     2.347 r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_25/Q
                         net (fo=13, routed)          0.078     2.425    SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[25]
    SLICE_X2Y145         LUT6 (Prop_lut6_I1_O)        0.028     2.453 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd09b[7]_fcsCal[1]_XOR_113_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.453    SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd09b[7]_fcsCal[1]_XOR_113_o
    SLICE_X2Y145         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.896     2.706    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y145         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_9/C
                         clock pessimism             -0.448     2.258    
    SLICE_X2Y145         FDSE (Hold_fdse_C_D)         0.087     2.345    SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_9
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.100     2.345 r  SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_0/Q
                         net (fo=1, routed)           0.081     2.426    SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk[0]
    SLICE_X2Y139         LUT3 (Prop_lut3_I0_O)        0.028     2.454 r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[0]_AND_80_o11/O
                         net (fo=1, routed)           0.000     2.454    SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[0]_AND_80_o
    SLICE_X2Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.894     2.704    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_1/C
                         clock pessimism             -0.448     2.256    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.087     2.343    SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_1
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/muxFlowMac_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y142         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxFlowMac_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxFlowMac_1/Q
                         net (fo=1, routed)           0.083     2.429    SiTCP/SiTCP/GMII/GMII_RXCNT/muxFlowMac[1]
    SLICE_X2Y142         LUT5 (Prop_lut5_I4_O)        0.028     2.457 r  SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk_muxFlowMac[7]_AND_114_o3/O
                         net (fo=1, routed)           0.000     2.457    SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk_muxFlowMac[7]_AND_114_o
    SLICE_X2Y142         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.895     2.705    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y142         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk/C
                         clock pessimism             -0.448     2.257    
    SLICE_X2Y142         FDSE (Hold_fdse_C_D)         0.087     2.344    SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.639     2.210    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y136         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.100     2.310 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/Q
                         net (fo=1, routed)           0.083     2.393    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]
    SLICE_X8Y136         LUT3 (Prop_lut3_I1_O)        0.028     2.421 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT31/O
                         net (fo=1, routed)           0.000     2.421    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[11]
    SLICE_X8Y136         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.859     2.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y136         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11/C
                         clock pessimism             -0.448     2.221    
    SLICE_X8Y136         FDRE (Hold_fdre_C_D)         0.087     2.308    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_3/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_11/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.204%)  route 0.062ns (32.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y145         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.100     2.347 r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_3/Q
                         net (fo=2, routed)           0.062     2.410    SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[3]
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.028     2.438 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd11b[7]_fcsCal[3]_XOR_111_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.438    SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd11b[7]_fcsCal[3]_XOR_111_o
    SLICE_X1Y145         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.896     2.706    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y145         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_11/C
                         clock pessimism             -0.448     2.258    
    SLICE_X1Y145         FDSE (Hold_fdse_C_D)         0.060     2.318    SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_11
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/Q
                         net (fo=1, routed)           0.094     2.440    SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.028     2.468 r  SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_169_OUT<1>1/O
                         net (fo=1, routed)           0.000     2.468    SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_169_OUT[1]
    SLICE_X2Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.895     2.705    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/C
                         clock pessimism             -0.445     2.260    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.087     2.347    SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxSfd/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (65.967%)  route 0.066ns (34.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.670     2.241    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y132         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.100     2.341 r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/Q
                         net (fo=2, routed)           0.066     2.407    SiTCP/SiTCP/GMII/GMII_RXCNT/irMiiRxData[7]
    SLICE_X0Y132         LUT6 (Prop_lut6_I0_O)        0.028     2.435 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_irMiiRxData[3]_irMiiRxData[7]_MUX_163_o1/O
                         net (fo=1, routed)           0.000     2.435    SiTCP/SiTCP/GMII/GMII_RXCNT/irMiiRxData[3]_irMiiRxData[7]_MUX_163_o
    SLICE_X0Y132         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxSfd/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.888     2.698    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y132         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxSfd/C
                         clock pessimism             -0.446     2.252    
    SLICE_X0Y132         FDRE (Hold_fdre_C_D)         0.060     2.312    SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxSfd
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y28   SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X2Y137   SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxDv/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X0Y132   SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxErr/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X10Y135  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X12Y135  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X12Y135  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X12Y135  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X7Y139   SiTCP/SiTCP/GMII/GMII_RXCNT/muxEow/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X8Y139   SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y137   SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxDv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y137   SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxDv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y139   SiTCP/SiTCP/GMII/GMII_RXCNT/muxEow/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X8Y139   SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X8Y141   SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y138   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y146   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y146   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y146   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y146   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X1Y143   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_12/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X3Y144   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_13/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X3Y144   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_14/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X2Y143   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_15/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X1Y145   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_16/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X3Y145   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_17/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X0Y144   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_18/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X1Y144   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_19/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X1Y145   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_2/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X3Y143   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_20/C



---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       37.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.508ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.266ns (12.515%)  route 1.859ns (87.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 43.950 - 40.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.223     4.581 f  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.514     6.095    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y181         LUT3 (Prop_lut3_I1_O)        0.043     6.138 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.346     6.483    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.182    43.950    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.270    
                         clock uncertainty           -0.035    44.235    
    RAMB18_X0Y72         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.992    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.992    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                 37.508    

Slack (MET) :             37.741ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.266ns (12.334%)  route 1.891ns (87.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.223     4.581 f  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.514     6.095    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y181         LUT3 (Prop_lut3_I1_O)        0.043     6.138 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.377     6.515    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X1Y181         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y181         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.320    44.301    
                         clock uncertainty           -0.035    44.266    
    SLICE_X1Y181         FDRE (Setup_fdre_C_D)       -0.010    44.256    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         44.256    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 37.741    

Slack (MET) :             37.766ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.345ns (18.391%)  route 1.531ns (81.609%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 43.944 - 40.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.342     4.344    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y179         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y179         FDCE (Prop_fdce_C_Q)         0.259     4.603 f  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/Q
                         net (fo=2, routed)           0.539     5.142    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof
    SLICE_X5Y181         LUT4 (Prop_lut4_I1_O)        0.043     5.185 r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.645     5.830    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X5Y178         LUT4 (Prop_lut4_I0_O)        0.043     5.873 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.347     6.220    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_9
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.176    43.944    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.264    
                         clock uncertainty           -0.035    44.229    
    RAMB18_X0Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.986    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.986    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                 37.766    

Slack (MET) :             37.833ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.388ns (22.481%)  route 1.338ns (77.519%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 43.944 - 40.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.340     4.342    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y178         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDCE (Prop_fdce_C_Q)         0.259     4.601 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/Q
                         net (fo=5, routed)           0.250     4.851    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[9]
    SLICE_X7Y178         LUT3 (Prop_lut3_I1_O)        0.043     4.894 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>_SW0/O
                         net (fo=1, routed)           0.182     5.077    SiTCP/SiTCP/N60
    SLICE_X7Y177         LUT6 (Prop_lut6_I5_O)        0.043     5.120 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.532     5.652    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X7Y178         LUT2 (Prop_lut2_I1_O)        0.043     5.695 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_20/O
                         net (fo=1, routed)           0.373     6.068    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.176    43.944    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.264    
                         clock uncertainty           -0.035    44.229    
    RAMB18_X0Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.901    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.901    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                 37.833    

Slack (MET) :             37.857ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.849ns (39.336%)  route 1.309ns (60.664%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.223     4.581 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.309     5.890    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.043     5.933 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.933    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.189 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.189    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.243 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     6.243    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.297 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.297    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.351 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.351    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.516 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.516    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.343    44.333    
                         clock uncertainty           -0.035    44.298    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.076    44.374    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         44.374    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 37.857    

Slack (MET) :             37.891ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.370ns (22.087%)  route 1.305ns (77.913%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 43.950 - 40.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.339     4.341    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.204     4.545 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/Q
                         net (fo=2, routed)           0.544     5.089    SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[10]
    SLICE_X5Y180         LUT2 (Prop_lut2_I0_O)        0.123     5.212 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut<5>/O
                         net (fo=2, routed)           0.337     5.550    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut[5]
    SLICE_X6Y180         LUT3 (Prop_lut3_I1_O)        0.043     5.593 r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_24/O
                         net (fo=1, routed)           0.424     6.016    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_5
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.182    43.950    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.270    
                         clock uncertainty           -0.035    44.235    
    RAMB18_X0Y72         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.907    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.907    
                         arrival time                          -6.016    
  -------------------------------------------------------------------
                         slack                                 37.891    

Slack (MET) :             37.911ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.795ns (37.779%)  route 1.309ns (62.221%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.223     4.581 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.309     5.890    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.043     5.933 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.933    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.189 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.189    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.243 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     6.243    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.297 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.297    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.462 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.462    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.343    44.333    
                         clock uncertainty           -0.035    44.298    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.076    44.374    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         44.374    
                         arrival time                          -6.462    
  -------------------------------------------------------------------
                         slack                                 37.911    

Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.792ns (37.690%)  route 1.309ns (62.310%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.223     4.581 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.309     5.890    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.043     5.933 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.933    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.189 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.189    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.243 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     6.243    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.297 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.297    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.351 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.351    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.459 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.459    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.343    44.333    
                         clock uncertainty           -0.035    44.298    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.076    44.374    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         44.374    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             37.925ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.781ns (37.362%)  route 1.309ns (62.638%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.223     4.581 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.309     5.890    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.043     5.933 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.933    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.189 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.189    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.243 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     6.243    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.297 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.297    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.448 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.448    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.343    44.333    
                         clock uncertainty           -0.035    44.298    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.076    44.374    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         44.374    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                 37.925    

Slack (MET) :             37.964ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.742ns (36.171%)  route 1.309ns (63.829%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.223     4.581 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.309     5.890    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.043     5.933 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.933    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.189 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.189    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.243 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     6.243    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.297 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.297    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.409 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.409    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.343    44.333    
                         clock uncertainty           -0.035    44.298    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.076    44.374    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         44.374    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                 37.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.237%)  route 0.192ns (65.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.617     2.025    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y183         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.100     2.125 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/Q
                         net (fo=1, routed)           0.192     2.317    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[6]
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.405     2.054    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155     2.209    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.618     2.026    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y186         FDRE (Prop_fdre_C_Q)         0.100     2.126 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/Q
                         net (fo=1, routed)           0.060     2.186    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[5]
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     2.463    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
                         clock pessimism             -0.437     2.026    
    SLICE_X4Y186         FDRE (Hold_fdre_C_D)         0.047     2.073    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.371%)  route 0.200ns (66.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.617     2.025    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y183         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.100     2.125 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/Q
                         net (fo=1, routed)           0.200     2.324    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[7]
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.405     2.054    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155     2.209    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.611     2.019    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.100     2.119 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/Q
                         net (fo=3, routed)           0.062     2.181    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr
    SLICE_X7Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.810     2.455    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/C
                         clock pessimism             -0.436     2.019    
    SLICE_X7Y177         FDRE (Hold_fdre_C_D)         0.047     2.066    SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_0/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.183ns (40.304%)  route 0.271ns (59.696%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.624     2.032    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y155         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y155         FDCE (Prop_fdce_C_Q)         0.100     2.132 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe/Q
                         net (fo=1, routed)           0.271     2.403    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe
    SLICE_X3Y147         LUT3 (Prop_lut3_I1_O)        0.028     2.431 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000     2.431    SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.486 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.486    SiTCP/SiTCP/GMII/GMII_TXCNT/Result[0]
    SLICE_X3Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.897     2.542    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_0/C
                         clock pessimism             -0.245     2.297    
    SLICE_X3Y147         FDCE (Hold_fdce_C_D)         0.071     2.368    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_0
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.445%)  route 0.099ns (43.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.100     2.128 r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/Q
                         net (fo=2, routed)           0.099     2.227    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[2]
    SLICE_X2Y186         LUT6 (Prop_lut6_I1_O)        0.028     2.255 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476210/O
                         net (fo=1, routed)           0.000     2.255    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[10]
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
                         clock pessimism             -0.423     2.041    
    SLICE_X2Y186         FDCE (Hold_fdce_C_D)         0.087     2.128    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.043%)  route 0.108ns (51.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.611     2.019    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y174         FDRE (Prop_fdre_C_Q)         0.100     2.119 r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/Q
                         net (fo=1, routed)           0.108     2.227    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq[0]
    SLICE_X4Y173         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.808     2.453    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y173         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
                         clock pessimism             -0.405     2.048    
    SLICE_X4Y173         FDRE (Hold_fdre_C_D)         0.047     2.095    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.615%)  route 0.080ns (38.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.611     2.019    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.100     2.119 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/Q
                         net (fo=1, routed)           0.080     2.199    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[0]
    SLICE_X1Y175         LUT3 (Prop_lut3_I1_O)        0.028     2.227 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT12/O
                         net (fo=1, routed)           0.000     2.227    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[0]
    SLICE_X1Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.808     2.453    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/C
                         clock pessimism             -0.423     2.030    
    SLICE_X1Y175         FDRE (Hold_fdre_C_D)         0.060     2.090    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.611     2.019    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.107     2.126 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/Q
                         net (fo=1, routed)           0.054     2.180    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[2]
    SLICE_X2Y175         LUT3 (Prop_lut3_I1_O)        0.064     2.244 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT41/O
                         net (fo=1, routed)           0.000     2.244    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[2]
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.808     2.453    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/C
                         clock pessimism             -0.434     2.019    
    SLICE_X2Y175         FDRE (Hold_fdre_C_D)         0.087     2.106    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.614     2.022    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y178         FDRE (Prop_fdre_C_Q)         0.107     2.129 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/Q
                         net (fo=1, routed)           0.054     2.183    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[6]
    SLICE_X2Y178         LUT3 (Prop_lut3_I1_O)        0.064     2.247 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT81/O
                         net (fo=1, routed)           0.000     2.247    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[6]
    SLICE_X2Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.812     2.457    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6/C
                         clock pessimism             -0.435     2.022    
    SLICE_X2Y178         FDRE (Hold_fdre_C_D)         0.087     2.109    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_TX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GMII_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         40.000      37.905     RAMB18_X0Y72   SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y72   SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y71   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y70   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1  GMIIMUX/I0
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y168  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y164  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y170  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y171  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y179  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X4Y148   SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X3Y150   SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X7Y177   SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X2Y178   SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X4Y177   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X4Y177   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         20.000      19.600     SLICE_X4Y177   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X2Y172   SiTCP/SiTCP/GMII/GMII_TXCNT/ipgOk/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X2Y148   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X2Y148   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X2Y148   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X2Y148   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X2Y149   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X2Y149   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X2Y149   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        1.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_6/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.309ns (8.913%)  route 3.158ns (91.087%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 9.226 - 5.000 ) 
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.472     4.770    SiTCP/SiTCP/CLK
    SLICE_X11Y146        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDRE (Prop_fdre_C_Q)         0.223     4.993 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/Q
                         net (fo=103, routed)         2.618     7.611    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[0]
    SLICE_X1Y159         LUT6 (Prop_lut6_I0_O)        0.043     7.654 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<6>11/O
                         net (fo=1, routed)           0.539     8.193    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<6>1
    SLICE_X11Y154        LUT6 (Prop_lut6_I5_O)        0.043     8.236 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<6>12/O
                         net (fo=1, routed)           0.000     8.236    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT[6]
    SLICE_X11Y154        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_6/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.167     9.226    SiTCP/SiTCP/CLK
    SLICE_X11Y154        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_6/C
                         clock pessimism              0.251     9.478    
                         clock uncertainty           -0.035     9.442    
    SLICE_X11Y154        FDRE (Setup_fdre_C_D)        0.033     9.475    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_6
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_4/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.309ns (9.591%)  route 2.913ns (90.409%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 9.226 - 5.000 ) 
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.472     4.770    SiTCP/SiTCP/CLK
    SLICE_X11Y146        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDRE (Prop_fdre_C_Q)         0.223     4.993 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/Q
                         net (fo=103, routed)         2.371     7.364    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[0]
    SLICE_X1Y159         LUT6 (Prop_lut6_I0_O)        0.043     7.407 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<4>11/O
                         net (fo=1, routed)           0.542     7.949    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<4>1
    SLICE_X10Y155        LUT6 (Prop_lut6_I5_O)        0.043     7.992 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<4>12/O
                         net (fo=1, routed)           0.000     7.992    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT[4]
    SLICE_X10Y155        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_4/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.167     9.226    SiTCP/SiTCP/CLK
    SLICE_X10Y155        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_4/C
                         clock pessimism              0.251     9.478    
                         clock uncertainty           -0.035     9.442    
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)        0.066     9.508    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_4
  -------------------------------------------------------------------
                         required time                          9.508    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_5/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.309ns (9.609%)  route 2.907ns (90.391%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 9.226 - 5.000 ) 
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.472     4.770    SiTCP/SiTCP/CLK
    SLICE_X11Y146        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDRE (Prop_fdre_C_Q)         0.223     4.993 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/Q
                         net (fo=103, routed)         2.432     7.425    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[0]
    SLICE_X4Y157         LUT6 (Prop_lut6_I0_O)        0.043     7.468 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<5>11/O
                         net (fo=1, routed)           0.474     7.942    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<5>1
    SLICE_X10Y154        LUT6 (Prop_lut6_I5_O)        0.043     7.985 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<5>12/O
                         net (fo=1, routed)           0.000     7.985    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT[5]
    SLICE_X10Y154        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_5/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.167     9.226    SiTCP/SiTCP/CLK
    SLICE_X10Y154        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_5/C
                         clock pessimism              0.251     9.478    
                         clock uncertainty           -0.035     9.442    
    SLICE_X10Y154        FDRE (Setup_fdre_C_D)        0.065     9.507    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_5
  -------------------------------------------------------------------
                         required time                          9.507    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_7/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.309ns (9.970%)  route 2.790ns (90.030%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 9.226 - 5.000 ) 
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.472     4.770    SiTCP/SiTCP/CLK
    SLICE_X11Y146        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDRE (Prop_fdre_C_Q)         0.223     4.993 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/Q
                         net (fo=103, routed)         2.321     7.314    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[0]
    SLICE_X5Y159         LUT6 (Prop_lut6_I0_O)        0.043     7.357 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<7>11/O
                         net (fo=1, routed)           0.469     7.826    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<7>1
    SLICE_X11Y154        LUT6 (Prop_lut6_I5_O)        0.043     7.869 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<7>12/O
                         net (fo=1, routed)           0.000     7.869    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT[7]
    SLICE_X11Y154        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_7/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.167     9.226    SiTCP/SiTCP/CLK
    SLICE_X11Y154        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_7/C
                         clock pessimism              0.251     9.478    
                         clock uncertainty           -0.035     9.442    
    SLICE_X11Y154        FDRE (Setup_fdre_C_D)        0.034     9.476    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_7
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_3/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.309ns (10.289%)  route 2.694ns (89.711%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 9.224 - 5.000 ) 
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.472     4.770    SiTCP/SiTCP/CLK
    SLICE_X11Y146        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDRE (Prop_fdre_C_Q)         0.223     4.993 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/Q
                         net (fo=103, routed)         2.295     7.287    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[0]
    SLICE_X3Y158         LUT6 (Prop_lut6_I0_O)        0.043     7.330 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<3>11/O
                         net (fo=1, routed)           0.399     7.730    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<3>1
    SLICE_X9Y156         LUT6 (Prop_lut6_I5_O)        0.043     7.773 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT<3>12/O
                         net (fo=1, routed)           0.000     7.773    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_MY_IP_ADDR[7]_wide_mux_232_OUT[3]
    SLICE_X9Y156         FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_3/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.165     9.224    SiTCP/SiTCP/CLK
    SLICE_X9Y156         FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_3/C
                         clock pessimism              0.251     9.476    
                         clock uncertainty           -0.035     9.440    
    SLICE_X9Y156         FDRE (Setup_fdre_C_D)        0.034     9.474    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataB_3
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataA_1/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.410ns (13.999%)  route 2.519ns (86.001%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 9.223 - 5.000 ) 
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.472     4.770    SiTCP/SiTCP/CLK
    SLICE_X11Y146        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDRE (Prop_fdre_C_Q)         0.223     4.993 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt_0/Q
                         net (fo=103, routed)         2.077     7.069    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[0]
    SLICE_X10Y161        LUT6 (Prop_lut6_I5_O)        0.043     7.112 f  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_GND_24_o_wide_mux_217_OUT_72/O
                         net (fo=1, routed)           0.442     7.554    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_GND_24_o_wide_mux_217_OUT_72
    SLICE_X10Y160        LUT6 (Prop_lut6_I5_O)        0.043     7.597 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt<3>11_F/O
                         net (fo=1, routed)           0.000     7.597    SiTCP/SiTCP/N314
    SLICE_X10Y160        MUXF7 (Prop_muxf7_I0_O)      0.101     7.698 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt<3>11/O
                         net (fo=1, routed)           0.000     7.698    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_GND_24_o_wide_mux_217_OUT[1]
    SLICE_X10Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataA_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.164     9.223    SiTCP/SiTCP/CLK
    SLICE_X10Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataA_1/C
                         clock pessimism              0.251     9.475    
                         clock uncertainty           -0.035     9.439    
    SLICE_X10Y160        FDRE (Setup_fdre_C_D)        0.076     9.515    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataA_1
  -------------------------------------------------------------------
                         required time                          9.515    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_28/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.433ns (13.630%)  route 2.744ns (86.370%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 9.221 - 5.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.281     4.579    SiTCP/SiTCP/CLK
    SLICE_X15Y174        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y174        FDRE (Prop_fdre_C_Q)         0.223     4.802 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_1/Q
                         net (fo=144, routed)         2.744     7.545    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr[1]
    SLICE_X13Y163        LUT6 (Prop_lut6_I0_O)        0.043     7.588 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux20_51/O
                         net (fo=1, routed)           0.000     7.588    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux20_51
    SLICE_X13Y163        MUXF7 (Prop_muxf7_I1_O)      0.122     7.710 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux20_4_f7/O
                         net (fo=1, routed)           0.000     7.710    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux20_4_f7
    SLICE_X13Y163        MUXF8 (Prop_muxf8_I0_O)      0.045     7.755 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux20_2_f8/O
                         net (fo=1, routed)           0.000     7.755    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[3]_X3FData[7]_wide_mux_250_OUT[28]
    SLICE_X13Y163        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_28/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.162     9.221    SiTCP/SiTCP/CLK
    SLICE_X13Y163        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_28/C
                         clock pessimism              0.347     9.569    
                         clock uncertainty           -0.035     9.533    
    SLICE_X13Y163        FDRE (Setup_fdre_C_D)        0.048     9.581    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_28
  -------------------------------------------------------------------
                         required time                          9.581    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/memRdBusy/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.266ns (10.764%)  route 2.205ns (89.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.176ns = ( 9.176 - 5.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.460     4.758    SiTCP/SiTCP/CLK
    SLICE_X37Y149        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/memRdBusy/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.223     4.981 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/memRdBusy/Q
                         net (fo=7, routed)           0.528     5.508    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/memRdBusy
    SLICE_X23Y149        LUT3 (Prop_lut3_I2_O)        0.043     5.551 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/memRdBusy_rdCurCuntEnb_AND_375_o1/O
                         net (fo=9, routed)           1.678     7.229    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/memRdBusy_rdCurCuntEnb_AND_375_o
    RAMB36_X2Y30         RAMB36E1                                     r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.116     9.176    SiTCP/SiTCP/CLK
    RAMB36_X2Y30         RAMB36E1                                     r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM8/CLKBWRCLK
                         clock pessimism              0.251     9.427    
                         clock uncertainty           -0.035     9.392    
    RAMB36_X2Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328     9.064    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM8
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_30/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.431ns (13.696%)  route 2.716ns (86.304%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 9.221 - 5.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.281     4.579    SiTCP/SiTCP/CLK
    SLICE_X15Y174        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y174        FDRE (Prop_fdre_C_Q)         0.223     4.802 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_1/Q
                         net (fo=144, routed)         2.716     7.518    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr[1]
    SLICE_X15Y163        LUT6 (Prop_lut6_I0_O)        0.043     7.561 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux23_6/O
                         net (fo=1, routed)           0.000     7.561    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux23_6
    SLICE_X15Y163        MUXF7 (Prop_muxf7_I0_O)      0.120     7.681 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux23_4_f7/O
                         net (fo=1, routed)           0.000     7.681    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux23_4_f7
    SLICE_X15Y163        MUXF8 (Prop_muxf8_I0_O)      0.045     7.726 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux23_2_f8/O
                         net (fo=1, routed)           0.000     7.726    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[3]_X3FData[7]_wide_mux_250_OUT[30]
    SLICE_X15Y163        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_30/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.162     9.221    SiTCP/SiTCP/CLK
    SLICE_X15Y163        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_30/C
                         clock pessimism              0.347     9.569    
                         clock uncertainty           -0.035     9.533    
    SLICE_X15Y163        FDRE (Setup_fdre_C_D)        0.048     9.581    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_30
  -------------------------------------------------------------------
                         required time                          9.581    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/dstPortNum_1/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.330ns (11.544%)  route 2.529ns (88.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 9.223 - 5.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.287     4.585    SiTCP/SiTCP/CLK
    SLICE_X36Y157        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y157        FDRE (Prop_fdre_C_Q)         0.204     4.789 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/Q
                         net (fo=157, routed)         1.992     6.781    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle
    SLICE_X18Y162        LUT3 (Prop_lut3_I1_O)        0.126     6.907 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/_n1877_inv1/O
                         net (fo=8, routed)           0.537     7.443    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/_n1877_inv
    SLICE_X14Y158        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/dstPortNum_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.164     9.223    SiTCP/SiTCP/CLK
    SLICE_X14Y158        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/dstPortNum_1/C
                         clock pessimism              0.324     9.548    
                         clock uncertainty           -0.035     9.512    
    SLICE_X14Y158        FDRE (Setup_fdre_C_CE)      -0.178     9.334    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/dstPortNum_1
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  1.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/UDP/UDP_PRE/udpProcStartDly_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/UDP/UDP_PRE/Mshreg_udpProcStartDly_7/D
                            (rising edge-triggered cell SRL16E clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.091ns (43.389%)  route 0.119ns (56.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.620     2.117    SiTCP/SiTCP/CLK
    SLICE_X0Y164         FDRE                                         r  SiTCP/SiTCP/SiTCP/UDP/UDP_PRE/udpProcStartDly_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDRE (Prop_fdre_C_Q)         0.091     2.208 r  SiTCP/SiTCP/SiTCP/UDP/UDP_PRE/udpProcStartDly_5/Q
                         net (fo=9, routed)           0.119     2.327    SiTCP/SiTCP/SiTCP/UDP/UDP_PRE/udpProcStartDly[5]
    SLICE_X2Y163         SRL16E                                       r  SiTCP/SiTCP/SiTCP/UDP/UDP_PRE/Mshreg_udpProcStartDly_7/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.819     2.473    SiTCP/SiTCP/CLK
    SLICE_X2Y163         SRL16E                                       r  SiTCP/SiTCP/SiTCP/UDP/UDP_PRE/Mshreg_udpProcStartDly_7/CLK
                         clock pessimism             -0.342     2.130    
    SLICE_X2Y163         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     2.248    SiTCP/SiTCP/SiTCP/UDP/UDP_PRE/Mshreg_udpProcStartDly_7
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/ECIF_TX/orData_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_1/D
                            (rising edge-triggered cell SRL16E clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.799%)  route 0.109ns (52.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.584     2.081    SiTCP/SiTCP/CLK
    SLICE_X9Y181         FDRE                                         r  SiTCP/SiTCP/SiTCP/ECIF_TX/orData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDRE (Prop_fdre_C_Q)         0.100     2.181 r  SiTCP/SiTCP/SiTCP/ECIF_TX/orData_1/Q
                         net (fo=1, routed)           0.109     2.291    SiTCP/SiTCP/SiTCP/ECIF_TX/orData[1]
    SLICE_X10Y180        SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.782     2.436    SiTCP/SiTCP/CLK
    SLICE_X10Y180        SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_1/CLK
                         clock pessimism             -0.324     2.111    
    SLICE_X10Y180        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.209    SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_1
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/ECIF_TX/orData_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_0/D
                            (rising edge-triggered cell SRL16E clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.730%)  route 0.105ns (51.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.584     2.081    SiTCP/SiTCP/CLK
    SLICE_X9Y181         FDRE                                         r  SiTCP/SiTCP/SiTCP/ECIF_TX/orData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDRE (Prop_fdre_C_Q)         0.100     2.181 r  SiTCP/SiTCP/SiTCP/ECIF_TX/orData_0/Q
                         net (fo=1, routed)           0.105     2.287    SiTCP/SiTCP/SiTCP/ECIF_TX/orData[0]
    SLICE_X10Y180        SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.782     2.436    SiTCP/SiTCP/CLK
    SLICE_X10Y180        SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_0/CLK
                         clock pessimism             -0.324     2.111    
    SLICE_X10Y180        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     2.203    SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_0
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_NUM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.589     2.086    AT93C46_IIC/PCA9548_SW/IIC_CTL/CLK_200M_BUFG
    SLICE_X9Y189         FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_NUM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y189         FDRE (Prop_fdre_C_Q)         0.100     2.186 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_NUM_reg[1]/Q
                         net (fo=1, routed)           0.054     2.240    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/Q[1]
    SLICE_X8Y189         LUT6 (Prop_lut6_I1_O)        0.028     2.268 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.268    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT[1]_i_1__0_n_0
    SLICE_X8Y189         FDCE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.790     2.444    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_200M_BUFG
    SLICE_X8Y189         FDCE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[1]/C
                         clock pessimism             -0.346     2.097    
    SLICE_X8Y189         FDCE (Hold_fdce_C_D)         0.087     2.184    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irWrData_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/AT93C46IF/muxDi_3/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.583     2.080    SiTCP/SiTCP/CLK
    SLICE_X17Y181        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irWrData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y181        FDRE (Prop_fdre_C_Q)         0.100     2.180 r  SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irWrData_3/Q
                         net (fo=1, routed)           0.055     2.235    SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irWrData[3]
    SLICE_X16Y181        LUT3 (Prop_lut3_I2_O)        0.028     2.263 r  SiTCP/SiTCP/SiTCP_INT/AT93C46IF/Mmux_irOpCode[1]_irWrData[2]_wide_mux_10_OUT121/O
                         net (fo=1, routed)           0.000     2.263    SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpCode[1]_irWrData[2]_wide_mux_10_OUT[3]
    SLICE_X16Y181        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/AT93C46IF/muxDi_3/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.782     2.436    SiTCP/SiTCP/CLK
    SLICE_X16Y181        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/AT93C46IF/muxDi_3/C
                         clock pessimism             -0.344     2.091    
    SLICE_X16Y181        FDRE (Hold_fdre_C_D)         0.087     2.178    SiTCP/SiTCP/SiTCP_INT/AT93C46IF/muxDi_3
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/MII_MIF/shftReg_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/shftReg_8/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.581     2.078    SiTCP/SiTCP/CLK
    SLICE_X21Y180        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/shftReg_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y180        FDRE (Prop_fdre_C_Q)         0.100     2.178 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/shftReg_7/Q
                         net (fo=1, routed)           0.055     2.233    SiTCP/SiTCP/SiTCP_INT/MII_MIF/shftReg[7]
    SLICE_X20Y180        LUT4 (Prop_lut4_I3_O)        0.028     2.261 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/Mmux_shftReg[34]_PWR_41_o_mux_56_OUT341/O
                         net (fo=1, routed)           0.000     2.261    SiTCP/SiTCP/SiTCP_INT/MII_MIF/shftReg[34]_PWR_41_o_mux_56_OUT[8]
    SLICE_X20Y180        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/shftReg_8/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.780     2.434    SiTCP/SiTCP/CLK
    SLICE_X20Y180        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/shftReg_8/C
                         clock pessimism             -0.344     2.089    
    SLICE_X20Y180        FDRE (Hold_fdre_C_D)         0.087     2.176    SiTCP/SiTCP/SiTCP_INT/MII_MIF/shftReg_8
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_payStart_2/D
                            (rising edge-triggered cell SRL16E clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.764%)  route 0.101ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.643     2.140    SiTCP/SiTCP/CLK
    SLICE_X14Y145        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y145        FDRE (Prop_fdre_C_Q)         0.118     2.258 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_0/Q
                         net (fo=1, routed)           0.101     2.360    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart[0]
    SLICE_X18Y145        SRL16E                                       r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_payStart_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.863     2.517    SiTCP/SiTCP/CLK
    SLICE_X18Y145        SRL16E                                       r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_payStart_2/CLK
                         clock pessimism             -0.344     2.172    
    SLICE_X18Y145        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.274    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_payStart_2
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimData_12/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt_12/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.574     2.071    SiTCP/SiTCP/CLK
    SLICE_X43Y165        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimData_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y165        FDRE (Prop_fdre_C_Q)         0.100     2.171 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimData_12/Q
                         net (fo=1, routed)           0.056     2.227    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimData[12]
    SLICE_X42Y165        LUT3 (Prop_lut3_I0_O)        0.028     2.255 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Mmux_keepTimCunt[15]_keepTimData[15]_mux_131_OUT41/O
                         net (fo=1, routed)           0.000     2.255    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt[15]_keepTimData[15]_mux_131_OUT[12]
    SLICE_X42Y165        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt_12/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.771     2.425    SiTCP/SiTCP/CLK
    SLICE_X42Y165        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt_12/C
                         clock pessimism             -0.342     2.082    
    SLICE_X42Y165        FDRE (Hold_fdre_C_D)         0.087     2.169    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt_12
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/winLenBuf_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/cnstLen_0/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.631     2.128    SiTCP/SiTCP/CLK
    SLICE_X39Y143        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/winLenBuf_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/winLenBuf_0/Q
                         net (fo=1, routed)           0.056     2.284    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/winLenBuf[0]
    SLICE_X38Y143        LUT3 (Prop_lut3_I1_O)        0.028     2.312 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_winLenBuf[10]_irMngrMss[10]_mux_92_OUT12/O
                         net (fo=1, routed)           0.000     2.312    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/winLenBuf[10]_irMngrMss[10]_mux_92_OUT[0]
    SLICE_X38Y143        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/cnstLen_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.851     2.505    SiTCP/SiTCP/CLK
    SLICE_X38Y143        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/cnstLen_0/C
                         clock pessimism             -0.365     2.139    
    SLICE_X38Y143        FDRE (Hold_fdre_C_D)         0.087     2.226    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/cnstLen_0
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/subRcvdAck_30/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/ngAck_1/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X19Y155        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/subRcvdAck_30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y155        FDRE (Prop_fdre_C_Q)         0.100     2.187 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/subRcvdAck_30/Q
                         net (fo=1, routed)           0.056     2.243    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/subRcvdAck[30]
    SLICE_X18Y155        LUT6 (Prop_lut6_I4_O)        0.028     2.271 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/out3/O
                         net (fo=1, routed)           0.000     2.271    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/subRcvdAck[31]_reduce_or_143_o
    SLICE_X18Y155        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/ngAck_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.791     2.445    SiTCP/SiTCP/CLK
    SLICE_X18Y155        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/ngAck_1/C
                         clock pessimism             -0.346     2.098    
    SLICE_X18Y155        FDRE (Hold_fdre_C_D)         0.087     2.185    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/ngAck_1
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y68    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y26    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y26    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y60    SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y28    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y28    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y29    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y29    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y27    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y27    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y163   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y163   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y163   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y163   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y164   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y164   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y164   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y164   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y163   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y163   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y163   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y163   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y164   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y164   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y164   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y164   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        5.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.266ns (12.515%)  route 1.859ns (87.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.036ns = ( 15.036 - 8.000 ) 
    Source Clock Delay      (SCD):    7.729ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.223     7.952 f  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.514     9.465    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y181         LUT3 (Prop_lut3_I1_O)        0.043     9.508 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.346     9.854    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.182    15.036    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.641    
                         clock uncertainty           -0.064    15.577    
    RAMB18_X0Y72         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    15.334    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.266ns (12.334%)  route 1.891ns (87.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 15.066 - 8.000 ) 
    Source Clock Delay      (SCD):    7.729ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.223     7.952 f  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.514     9.465    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y181         LUT3 (Prop_lut3_I1_O)        0.043     9.508 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.377     9.885    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X1Y181         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    15.066    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y181         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.605    15.672    
                         clock uncertainty           -0.064    15.607    
    SLICE_X1Y181         FDRE (Setup_fdre_C_D)       -0.010    15.597    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         15.597    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.345ns (18.391%)  route 1.531ns (81.609%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.030ns = ( 15.030 - 8.000 ) 
    Source Clock Delay      (SCD):    7.715ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.342     7.715    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y179         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y179         FDCE (Prop_fdce_C_Q)         0.259     7.974 f  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/Q
                         net (fo=2, routed)           0.539     8.513    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof
    SLICE_X5Y181         LUT4 (Prop_lut4_I1_O)        0.043     8.556 r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.645     9.201    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X5Y178         LUT4 (Prop_lut4_I0_O)        0.043     9.244 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.347     9.591    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_9
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.176    15.030    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.635    
                         clock uncertainty           -0.064    15.571    
    RAMB18_X0Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    15.328    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.388ns (22.481%)  route 1.338ns (77.519%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.030ns = ( 15.030 - 8.000 ) 
    Source Clock Delay      (SCD):    7.713ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.340     7.713    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y178         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDCE (Prop_fdce_C_Q)         0.259     7.972 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9/Q
                         net (fo=5, routed)           0.250     8.222    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[9]
    SLICE_X7Y178         LUT3 (Prop_lut3_I1_O)        0.043     8.265 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>_SW0/O
                         net (fo=1, routed)           0.182     8.447    SiTCP/SiTCP/N60
    SLICE_X7Y177         LUT6 (Prop_lut6_I5_O)        0.043     8.490 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.532     9.023    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X7Y178         LUT2 (Prop_lut2_I1_O)        0.043     9.066 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_20/O
                         net (fo=1, routed)           0.373     9.439    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.176    15.030    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.635    
                         clock uncertainty           -0.064    15.571    
    RAMB18_X0Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    15.243    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.849ns (39.336%)  route 1.309ns (60.664%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    7.729ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.223     7.952 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.309     9.260    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.043     9.303 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.303    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.559 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.559    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.613 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.614    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.668 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.668    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.722 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.722    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.887 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.887    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.628    15.704    
                         clock uncertainty           -0.064    15.639    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.076    15.715    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         15.715    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.370ns (22.087%)  route 1.305ns (77.913%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.036ns = ( 15.036 - 8.000 ) 
    Source Clock Delay      (SCD):    7.712ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.339     7.712    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.204     7.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/Q
                         net (fo=2, routed)           0.544     8.460    SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[10]
    SLICE_X5Y180         LUT2 (Prop_lut2_I0_O)        0.123     8.583 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut<5>/O
                         net (fo=2, routed)           0.337     8.920    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut[5]
    SLICE_X6Y180         LUT3 (Prop_lut3_I1_O)        0.043     8.963 r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_24/O
                         net (fo=1, routed)           0.424     9.387    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_5
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.182    15.036    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.641    
                         clock uncertainty           -0.064    15.577    
    RAMB18_X0Y72         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    15.249    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.795ns (37.779%)  route 1.309ns (62.221%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    7.729ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.223     7.952 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.309     9.260    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.043     9.303 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.303    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.559 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.559    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.613 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.614    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.668 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.668    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.833 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.833    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.628    15.704    
                         clock uncertainty           -0.064    15.639    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.076    15.715    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         15.715    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.792ns (37.690%)  route 1.309ns (62.310%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    7.729ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.223     7.952 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.309     9.260    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.043     9.303 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.303    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.559 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.559    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.613 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.614    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.668 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.668    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.722 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.722    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     9.830 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.830    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.628    15.704    
                         clock uncertainty           -0.064    15.639    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.076    15.715    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         15.715    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.781ns (37.362%)  route 1.309ns (62.638%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    7.729ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.223     7.952 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.309     9.260    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.043     9.303 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.303    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.559 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.559    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.613 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.614    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.668 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.668    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     9.819 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.819    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.628    15.704    
                         clock uncertainty           -0.064    15.639    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.076    15.715    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         15.715    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.742ns (36.171%)  route 1.309ns (63.829%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    7.729ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.223     7.952 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.309     9.260    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.043     9.303 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.303    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.559 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.559    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.613 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.614    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.668 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.668    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.780 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.780    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.628    15.704    
                         clock uncertainty           -0.064    15.639    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.076    15.715    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         15.715    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  5.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.237%)  route 0.192ns (65.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.617     3.392    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y183         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.100     3.492 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/Q
                         net (fo=1, routed)           0.192     3.685    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[6]
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     4.029    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.607     3.422    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155     3.577    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.033ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.618     3.393    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y186         FDRE (Prop_fdre_C_Q)         0.100     3.493 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/Q
                         net (fo=1, routed)           0.060     3.554    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[5]
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     4.033    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
                         clock pessimism             -0.639     3.393    
    SLICE_X4Y186         FDRE (Hold_fdre_C_D)         0.047     3.440    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.371%)  route 0.200ns (66.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.617     3.392    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y183         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.100     3.492 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/Q
                         net (fo=1, routed)           0.200     3.692    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[7]
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     4.029    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.607     3.422    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155     3.577    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.611     3.386    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.100     3.486 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/Q
                         net (fo=3, routed)           0.062     3.549    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr
    SLICE_X7Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.810     4.025    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/C
                         clock pessimism             -0.638     3.386    
    SLICE_X7Y177         FDRE (Hold_fdre_C_D)         0.047     3.433    SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.183ns (40.304%)  route 0.271ns (59.696%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.112ns
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.624     3.399    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y155         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y155         FDCE (Prop_fdce_C_Q)         0.100     3.499 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe/Q
                         net (fo=1, routed)           0.271     3.770    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseExe
    SLICE_X3Y147         LUT3 (Prop_lut3_I1_O)        0.028     3.798 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<0>1/O
                         net (fo=1, routed)           0.000     3.798    SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[0]
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     3.853 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.853    SiTCP/SiTCP/GMII/GMII_TXCNT/Result[0]
    SLICE_X3Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.897     4.112    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_0/C
                         clock pessimism             -0.447     3.664    
    SLICE_X3Y147         FDCE (Hold_fdce_C_D)         0.071     3.735    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_0
  -------------------------------------------------------------------
                         required time                         -3.735    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.445%)  route 0.099ns (43.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     3.395    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.100     3.495 r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/Q
                         net (fo=2, routed)           0.099     3.594    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[2]
    SLICE_X2Y186         LUT6 (Prop_lut6_I1_O)        0.028     3.622 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476210/O
                         net (fo=1, routed)           0.000     3.622    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[10]
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.819     4.034    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
                         clock pessimism             -0.625     3.408    
    SLICE_X2Y186         FDCE (Hold_fdce_C_D)         0.087     3.495    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.043%)  route 0.108ns (51.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.611     3.386    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y174         FDRE (Prop_fdre_C_Q)         0.100     3.486 r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/Q
                         net (fo=1, routed)           0.108     3.595    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq[0]
    SLICE_X4Y173         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.808     4.023    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y173         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
                         clock pessimism             -0.607     3.415    
    SLICE_X4Y173         FDRE (Hold_fdre_C_D)         0.047     3.462    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.595    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.615%)  route 0.080ns (38.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.611     3.386    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.100     3.486 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/Q
                         net (fo=1, routed)           0.080     3.566    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[0]
    SLICE_X1Y175         LUT3 (Prop_lut3_I1_O)        0.028     3.594 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT12/O
                         net (fo=1, routed)           0.000     3.594    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[0]
    SLICE_X1Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.808     4.023    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/C
                         clock pessimism             -0.625     3.397    
    SLICE_X1Y175         FDRE (Hold_fdre_C_D)         0.060     3.457    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.594    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.614     3.389    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y178         FDRE (Prop_fdre_C_Q)         0.107     3.496 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/Q
                         net (fo=1, routed)           0.054     3.550    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[6]
    SLICE_X2Y178         LUT3 (Prop_lut3_I1_O)        0.064     3.614 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT81/O
                         net (fo=1, routed)           0.000     3.614    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[6]
    SLICE_X2Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.812     4.027    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6/C
                         clock pessimism             -0.637     3.389    
    SLICE_X2Y178         FDRE (Hold_fdre_C_D)         0.087     3.476    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -3.476    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.611     3.386    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.107     3.493 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/Q
                         net (fo=1, routed)           0.054     3.547    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[2]
    SLICE_X2Y175         LUT3 (Prop_lut3_I1_O)        0.064     3.611 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT41/O
                         net (fo=1, routed)           0.000     3.611    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[2]
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.808     4.023    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/C
                         clock pessimism             -0.636     3.386    
    SLICE_X2Y175         FDRE (Hold_fdre_C_D)         0.087     3.473    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -3.473    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y72    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y72    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y71    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y70    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y3   CLK_125M_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   GMIIMUX/I1
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y3  PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y180    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y180    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y181    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         4.000       3.600      SLICE_X0Y169    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y178    SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y180    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y180    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y180    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y180    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y186    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y180    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y180    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_0/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X1Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y148    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y148    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y150    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y150    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB
  To Clock:  PLL_CLKFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -0.880ns,  Total Violation       -6.826ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.880ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.523ns  (logic 0.327ns (21.476%)  route 1.196ns (78.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 20.295 - 16.000 ) 
    Source Clock Delay      (SCD):    4.651ns = ( 19.651 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.353    19.651    SiTCP/SiTCP/CLK
    SLICE_X4Y159         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDCE (Prop_fdce_C_Q)         0.204    19.855 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/Q
                         net (fo=4, routed)           1.196    21.050    SiTCP/SiTCP/IP_ADDR_IN[13]
    SLICE_X4Y157         LUT6 (Prop_lut6_I5_O)        0.123    21.173 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    21.173    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.220    20.295    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.295    
                         clock uncertainty           -0.035    20.260    
    SLICE_X4Y157         FDRE (Setup_fdre_C_D)        0.033    20.293    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.293    
                         arrival time                         -21.173    
  -------------------------------------------------------------------
                         slack                                 -0.880    

Slack (VIOLATED) :        -0.813ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.489ns  (logic 0.302ns (20.287%)  route 1.187ns (79.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 20.296 - 16.000 ) 
    Source Clock Delay      (SCD):    4.652ns = ( 19.652 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.354    19.652    SiTCP/SiTCP/CLK
    SLICE_X6Y157         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         FDCE (Prop_fdce_C_Q)         0.259    19.911 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/Q
                         net (fo=4, routed)           1.187    21.097    SiTCP/SiTCP/IP_ADDR_IN[16]
    SLICE_X6Y155         LUT6 (Prop_lut6_I3_O)        0.043    21.140 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    21.140    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X6Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.221    20.296    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.296    
                         clock uncertainty           -0.035    20.261    
    SLICE_X6Y155         FDRE (Setup_fdre_C_D)        0.066    20.327    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.327    
                         arrival time                         -21.140    
  -------------------------------------------------------------------
                         slack                                 -0.813    

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.339ns  (logic 0.259ns (19.339%)  route 1.080ns (80.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 20.294 - 16.000 ) 
    Source Clock Delay      (SCD):    4.651ns = ( 19.651 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.353    19.651    SiTCP/SiTCP/CLK
    SLICE_X6Y158         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y158         FDCE (Prop_fdce_C_Q)         0.259    19.910 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           1.080    20.990    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X5Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219    20.294    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.294    
                         clock uncertainty           -0.035    20.259    
    SLICE_X5Y158         FDRE (Setup_fdre_C_D)       -0.031    20.228    SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.228    
                         arrival time                         -20.990    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.404ns  (logic 0.364ns (25.922%)  route 1.040ns (74.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 20.295 - 16.000 ) 
    Source Clock Delay      (SCD):    4.652ns = ( 19.652 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.354    19.652    SiTCP/SiTCP/CLK
    SLICE_X6Y156         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDCE (Prop_fdce_C_Q)         0.236    19.888 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/Q
                         net (fo=4, routed)           1.040    20.928    SiTCP/SiTCP/IP_ADDR_IN[2]
    SLICE_X4Y157         LUT6 (Prop_lut6_I2_O)        0.128    21.056 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    21.056    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.220    20.295    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.295    
                         clock uncertainty           -0.035    20.260    
    SLICE_X4Y157         FDRE (Setup_fdre_C_D)        0.034    20.294    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.294    
                         arrival time                         -21.056    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.404ns  (logic 0.302ns (21.510%)  route 1.102ns (78.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 20.295 - 16.000 ) 
    Source Clock Delay      (SCD):    4.652ns = ( 19.652 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.354    19.652    SiTCP/SiTCP/CLK
    SLICE_X6Y156         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDCE (Prop_fdce_C_Q)         0.259    19.911 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/Q
                         net (fo=4, routed)           1.102    21.013    SiTCP/SiTCP/IP_ADDR_IN[1]
    SLICE_X4Y157         LUT6 (Prop_lut6_I2_O)        0.043    21.056 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    21.056    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.220    20.295    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.295    
                         clock uncertainty           -0.035    20.260    
    SLICE_X4Y157         FDRE (Setup_fdre_C_D)        0.034    20.294    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.294    
                         arrival time                         -21.056    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.376ns  (logic 0.266ns (19.333%)  route 1.110ns (80.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 20.295 - 16.000 ) 
    Source Clock Delay      (SCD):    4.652ns = ( 19.652 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.354    19.652    SiTCP/SiTCP/CLK
    SLICE_X1Y158         FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDPE (Prop_fdpe_C_Q)         0.223    19.875 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/Q
                         net (fo=4, routed)           1.110    20.985    SiTCP/SiTCP/IP_ADDR_IN[19]
    SLICE_X3Y158         LUT6 (Prop_lut6_I3_O)        0.043    21.028 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    21.028    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X3Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.220    20.295    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.295    
                         clock uncertainty           -0.035    20.260    
    SLICE_X3Y158         FDRE (Setup_fdre_C_D)        0.034    20.294    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.294    
                         arrival time                         -21.028    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.709ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.351ns  (logic 0.330ns (24.422%)  route 1.021ns (75.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 20.294 - 16.000 ) 
    Source Clock Delay      (SCD):    4.651ns = ( 19.651 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.353    19.651    SiTCP/SiTCP/CLK
    SLICE_X4Y159         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDCE (Prop_fdce_C_Q)         0.204    19.855 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/Q
                         net (fo=4, routed)           1.021    20.876    SiTCP/SiTCP/IP_ADDR_IN[12]
    SLICE_X5Y158         LUT6 (Prop_lut6_I5_O)        0.126    21.002 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    21.002    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X5Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219    20.294    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.294    
                         clock uncertainty           -0.035    20.259    
    SLICE_X5Y158         FDRE (Setup_fdre_C_D)        0.034    20.293    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.293    
                         arrival time                         -21.002    
  -------------------------------------------------------------------
                         slack                                 -0.709    

Slack (VIOLATED) :        -0.708ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.383ns  (logic 0.266ns (19.237%)  route 1.117ns (80.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 20.294 - 16.000 ) 
    Source Clock Delay      (SCD):    4.650ns = ( 19.650 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.352    19.650    SiTCP/SiTCP/CLK
    SLICE_X1Y161         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDCE (Prop_fdce_C_Q)         0.223    19.873 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/Q
                         net (fo=4, routed)           1.117    20.989    SiTCP/SiTCP/IP_ADDR_IN[7]
    SLICE_X2Y160         LUT6 (Prop_lut6_I2_O)        0.043    21.032 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    21.032    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X2Y160         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219    20.294    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y160         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.294    
                         clock uncertainty           -0.035    20.259    
    SLICE_X2Y160         FDRE (Setup_fdre_C_D)        0.066    20.325    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                         -21.032    
  -------------------------------------------------------------------
                         slack                                 -0.708    

Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.337ns  (logic 0.328ns (24.536%)  route 1.009ns (75.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 20.294 - 16.000 ) 
    Source Clock Delay      (SCD):    4.652ns = ( 19.652 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.354    19.652    SiTCP/SiTCP/CLK
    SLICE_X3Y159         FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDPE (Prop_fdpe_C_Q)         0.204    19.856 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/Q
                         net (fo=4, routed)           1.009    20.864    SiTCP/SiTCP/IP_ADDR_IN[30]
    SLICE_X5Y158         LUT6 (Prop_lut6_I4_O)        0.124    20.988 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    20.988    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X5Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219    20.294    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.294    
                         clock uncertainty           -0.035    20.259    
    SLICE_X5Y158         FDRE (Setup_fdre_C_D)        0.034    20.293    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.293    
                         arrival time                         -20.988    
  -------------------------------------------------------------------
                         slack                                 -0.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.063%)  route 0.543ns (80.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.621     2.118    SiTCP/SiTCP/CLK
    SLICE_X4Y159         FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDPE (Prop_fdpe_C_Q)         0.100     2.218 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/Q
                         net (fo=4, routed)           0.543     2.762    SiTCP/SiTCP/IP_ADDR_IN[11]
    SLICE_X3Y158         LUT6 (Prop_lut6_I5_O)        0.028     2.790 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     2.790    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X3Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.823     2.633    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     2.633    
                         clock uncertainty            0.035     2.669    
    SLICE_X3Y158         FDRE (Hold_fdre_C_D)         0.061     2.730    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.146ns (21.591%)  route 0.530ns (78.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.623     2.120    SiTCP/SiTCP/CLK
    SLICE_X2Y159         FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y159         FDPE (Prop_fdpe_C_Q)         0.118     2.238 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/Q
                         net (fo=4, routed)           0.530     2.769    SiTCP/SiTCP/IP_ADDR_IN[4]
    SLICE_X5Y158         LUT6 (Prop_lut6_I2_O)        0.028     2.797 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     2.797    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X5Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.822     2.632    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     2.632    
                         clock uncertainty            0.035     2.668    
    SLICE_X5Y158         FDRE (Hold_fdre_C_D)         0.061     2.729    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.155ns (21.372%)  route 0.570ns (78.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.621     2.118    SiTCP/SiTCP/CLK
    SLICE_X4Y159         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDCE (Prop_fdce_C_Q)         0.091     2.209 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/Q
                         net (fo=4, routed)           0.570     2.780    SiTCP/SiTCP/IP_ADDR_IN[15]
    SLICE_X2Y160         LUT6 (Prop_lut6_I5_O)        0.064     2.844 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     2.844    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X2Y160         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.822     2.632    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y160         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     2.632    
                         clock uncertainty            0.035     2.668    
    SLICE_X2Y160         FDRE (Hold_fdre_C_D)         0.087     2.755    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.146ns (19.914%)  route 0.587ns (80.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.624     2.121    SiTCP/SiTCP/CLK
    SLICE_X2Y155         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDCE (Prop_fdce_C_Q)         0.118     2.239 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/Q
                         net (fo=4, routed)           0.587     2.827    SiTCP/SiTCP/IP_ADDR_IN[24]
    SLICE_X6Y155         LUT6 (Prop_lut6_I4_O)        0.028     2.855 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     2.855    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X6Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.823     2.633    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     2.633    
                         clock uncertainty            0.035     2.669    
    SLICE_X6Y155         FDRE (Hold_fdre_C_D)         0.087     2.756    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.128ns (18.014%)  route 0.583ns (81.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.621     2.118    SiTCP/SiTCP/CLK
    SLICE_X7Y158         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y158         FDCE (Prop_fdce_C_Q)         0.100     2.218 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/Q
                         net (fo=4, routed)           0.583     2.801    SiTCP/SiTCP/IP_ADDR_IN[22]
    SLICE_X5Y158         LUT6 (Prop_lut6_I3_O)        0.028     2.829 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     2.829    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X5Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.822     2.632    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     2.632    
                         clock uncertainty            0.035     2.668    
    SLICE_X5Y158         FDRE (Hold_fdre_C_D)         0.061     2.729    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.128ns (17.666%)  route 0.597ns (82.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.624     2.121    SiTCP/SiTCP/CLK
    SLICE_X3Y156         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDCE (Prop_fdce_C_Q)         0.100     2.221 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/Q
                         net (fo=4, routed)           0.597     2.818    SiTCP/SiTCP/IP_ADDR_IN[26]
    SLICE_X4Y157         LUT6 (Prop_lut6_I4_O)        0.028     2.846 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     2.846    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.822     2.632    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     2.632    
                         clock uncertainty            0.035     2.668    
    SLICE_X4Y157         FDRE (Hold_fdre_C_D)         0.060     2.728    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.146ns (19.731%)  route 0.594ns (80.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.622     2.119    SiTCP/SiTCP/CLK
    SLICE_X6Y156         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDCE (Prop_fdce_C_Q)         0.118     2.237 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/Q
                         net (fo=4, routed)           0.594     2.831    SiTCP/SiTCP/IP_ADDR_IN[5]
    SLICE_X4Y157         LUT6 (Prop_lut6_I2_O)        0.028     2.859 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     2.859    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.822     2.632    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     2.632    
                         clock uncertainty            0.035     2.668    
    SLICE_X4Y157         FDRE (Hold_fdre_C_D)         0.060     2.728    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.146ns (19.732%)  route 0.594ns (80.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.624     2.121    SiTCP/SiTCP/CLK
    SLICE_X2Y155         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDCE (Prop_fdce_C_Q)         0.118     2.239 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/Q
                         net (fo=4, routed)           0.594     2.833    SiTCP/SiTCP/IP_ADDR_IN[25]
    SLICE_X4Y157         LUT6 (Prop_lut6_I4_O)        0.028     2.861 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     2.861    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.822     2.632    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     2.632    
                         clock uncertainty            0.035     2.668    
    SLICE_X4Y157         FDRE (Hold_fdre_C_D)         0.061     2.729    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.118ns (15.300%)  route 0.653ns (84.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.621     2.118    SiTCP/SiTCP/CLK
    SLICE_X6Y158         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y158         FDCE (Prop_fdce_C_Q)         0.118     2.236 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           0.653     2.890    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X5Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.822     2.632    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     2.632    
                         clock uncertainty            0.035     2.668    
    SLICE_X5Y158         FDRE (Hold_fdre_C_D)         0.038     2.706    SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.521ns  (logic 0.781ns (11.977%)  route 5.740ns (88.023%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 36.845 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528    36.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204    37.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    42.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    42.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    43.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    43.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.147 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.147    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.201 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.201    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    43.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    43.366    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -43.366    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.467ns  (logic 0.727ns (11.242%)  route 5.740ns (88.758%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 36.845 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528    36.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204    37.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    42.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    42.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    43.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    43.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.147 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.147    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    43.312 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    43.312    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -43.312    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.464ns  (logic 0.724ns (11.201%)  route 5.740ns (88.799%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 36.845 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528    36.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204    37.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    42.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    42.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    43.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    43.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.147 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.147    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.201 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.201    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    43.309 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    43.309    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -43.309    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.453ns  (logic 0.713ns (11.049%)  route 5.740ns (88.951%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 36.845 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528    36.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204    37.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    42.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    42.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    43.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    43.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.147 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.147    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    43.298 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    43.298    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -43.298    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.414ns  (logic 0.674ns (10.509%)  route 5.740ns (89.491%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 36.845 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528    36.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204    37.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    42.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    42.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    43.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    43.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.147 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.147    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    43.259 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    43.259    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -43.259    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.413ns  (logic 0.673ns (10.495%)  route 5.740ns (89.505%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 36.845 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528    36.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204    37.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    42.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    42.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    43.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    43.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    43.258 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    43.258    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y150         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -43.258    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.410ns  (logic 0.670ns (10.453%)  route 5.740ns (89.547%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 36.845 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528    36.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204    37.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    42.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    42.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    43.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    43.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.147 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.147    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    43.255 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    43.255    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -43.255    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.399ns  (logic 0.659ns (10.299%)  route 5.740ns (89.701%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 36.845 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528    36.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204    37.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    42.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    42.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    43.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    43.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    43.244 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    43.244    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y150         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -43.244    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.360ns  (logic 0.620ns (9.749%)  route 5.740ns (90.251%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 36.845 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528    36.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204    37.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    42.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    42.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    43.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    43.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    43.205 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    43.205    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y150         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -43.205    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.356ns  (logic 0.616ns (9.692%)  route 5.740ns (90.308%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 36.845 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528    36.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204    37.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    42.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    42.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    43.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    43.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    43.201 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    43.201    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y150         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -43.201    
  -------------------------------------------------------------------
                         slack                                  0.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.308ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 0.192ns (7.226%)  route 2.465ns (92.774%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.118     2.366 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           2.465     4.831    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X2Y150         LUT3 (Prop_lut3_I1_O)        0.028     4.859 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     4.859    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     4.905 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.905    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.825     2.470    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.092     2.597    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           4.905    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.310ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.193ns (7.258%)  route 2.466ns (92.742%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.118     2.366 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           2.466     4.832    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X2Y150         LUT3 (Prop_lut3_I2_O)        0.028     4.860 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     4.860    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     4.907 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.907    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.825     2.470    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.092     2.597    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           4.907    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.320ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.193ns (7.232%)  route 2.476ns (92.768%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.118     2.366 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/Q
                         net (fo=2, routed)           2.476     4.842    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[12]
    SLICE_X2Y151         LUT3 (Prop_lut3_I1_O)        0.028     4.870 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     4.870    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X2Y151         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     4.917 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.917    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.825     2.470    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X2Y151         FDRE (Hold_fdre_C_D)         0.092     2.597    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           4.917    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.324ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.196ns (7.333%)  route 2.477ns (92.667%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.118     2.366 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/Q
                         net (fo=2, routed)           2.477     4.843    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[12]
    SLICE_X2Y151         LUT3 (Prop_lut3_I2_O)        0.028     4.871 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<12>/O
                         net (fo=1, routed)           0.000     4.871    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[12]
    SLICE_X2Y151         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     4.921 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.921    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.825     2.470    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X2Y151         FDRE (Hold_fdre_C_D)         0.092     2.597    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.336ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.219ns (7.943%)  route 2.538ns (92.057%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.107     2.355 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.538     4.893    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.066     4.959 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     4.959    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     5.005 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     5.005    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X2Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.897     2.542    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     2.542    
                         clock uncertainty            0.035     2.577    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.092     2.669    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           5.005    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.340ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.178ns (6.445%)  route 2.584ns (93.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.100     2.347 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           2.584     4.931    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.028     4.959 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     4.959    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     5.009 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.009    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[0]
    SLICE_X2Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.897     2.542    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/C
                         clock pessimism              0.000     2.542    
                         clock uncertainty            0.035     2.577    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.092     2.669    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           5.009    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.351ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.175ns (6.309%)  route 2.599ns (93.691%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.100     2.347 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           2.599     4.946    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X2Y148         LUT3 (Prop_lut3_I1_O)        0.028     4.974 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     4.974    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     5.021 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.021    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X2Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.897     2.542    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     2.542    
                         clock uncertainty            0.035     2.577    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.092     2.669    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           5.021    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.372ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.193ns (7.093%)  route 2.528ns (92.907%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.118     2.366 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           2.528     4.894    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X2Y151         LUT3 (Prop_lut3_I2_O)        0.028     4.922 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     4.922    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X2Y151         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     4.969 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.969    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.825     2.470    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X2Y151         FDRE (Hold_fdre_C_D)         0.092     2.597    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           4.969    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.393ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.174ns (6.343%)  route 2.569ns (93.657%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.100     2.347 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           2.569     4.917    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X2Y151         LUT3 (Prop_lut3_I2_O)        0.028     4.945 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     4.945    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X2Y151         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     4.991 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.991    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.825     2.470    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X2Y151         FDRE (Hold_fdre_C_D)         0.092     2.597    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           4.991    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.394ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.207ns (7.350%)  route 2.609ns (92.650%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.091     2.338 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.609     4.947    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X2Y149         LUT3 (Prop_lut3_I2_O)        0.066     5.013 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     5.013    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     5.063 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.063    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X2Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.897     2.542    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     2.542    
                         clock uncertainty            0.035     2.577    
    SLICE_X2Y149         FDRE (Hold_fdre_C_D)         0.092     2.669    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           5.063    
  -------------------------------------------------------------------
                         slack                                  2.394    





---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  GMII_TX_CLK

Setup :           22  Failing Endpoints,  Worst Slack       -1.405ns,  Total Violation      -17.522ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.405ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.702ns  (logic 0.223ns (3.911%)  route 5.479ns (96.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.641ns = ( 39.641 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.343    39.641    SiTCP/SiTCP/CLK
    SLICE_X1Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.223    39.864 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           5.479    45.343    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X1Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X1Y180         FDRE (Setup_fdre_C_D)       -0.008    43.937    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         43.937    
                         arrival time                         -45.343    
  -------------------------------------------------------------------
                         slack                                 -1.405    

Slack (VIOLATED) :        -1.385ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.680ns  (logic 0.223ns (3.926%)  route 5.457ns (96.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 43.978 - 40.000 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 39.638 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.340    39.638    SiTCP/SiTCP/CLK
    SLICE_X1Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.223    39.861 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           5.457    45.318    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X0Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.210    43.978    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000    43.978    
                         clock uncertainty           -0.035    43.942    
    SLICE_X0Y178         FDRE (Setup_fdre_C_D)       -0.010    43.932    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         43.932    
                         arrival time                         -45.318    
  -------------------------------------------------------------------
                         slack                                 -1.385    

Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.307ns  (logic 0.236ns (4.447%)  route 5.071ns (95.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 43.975 - 40.000 ) 
    Source Clock Delay      (SCD):    4.635ns = ( 39.635 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.337    39.635    SiTCP/SiTCP/CLK
    SLICE_X2Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.236    39.871 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.071    44.942    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.207    43.975    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000    43.975    
                         clock uncertainty           -0.035    43.939    
    SLICE_X2Y175         FDRE (Setup_fdre_C_D)       -0.079    43.860    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         43.860    
                         arrival time                         -44.942    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (VIOLATED) :        -1.067ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.372ns  (logic 0.259ns (4.821%)  route 5.113ns (95.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 43.975 - 40.000 ) 
    Source Clock Delay      (SCD):    4.635ns = ( 39.635 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.337    39.635    SiTCP/SiTCP/CLK
    SLICE_X2Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.259    39.894 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           5.113    45.007    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.207    43.975    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000    43.975    
                         clock uncertainty           -0.035    43.939    
    SLICE_X2Y175         FDRE (Setup_fdre_C_D)        0.000    43.939    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         43.939    
                         arrival time                         -45.007    
  -------------------------------------------------------------------
                         slack                                 -1.067    

Slack (VIOLATED) :        -1.061ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.342ns  (logic 0.259ns (4.848%)  route 5.083ns (95.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 43.978 - 40.000 ) 
    Source Clock Delay      (SCD):    4.642ns = ( 39.642 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.344    39.642    SiTCP/SiTCP/CLK
    SLICE_X2Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDRE (Prop_fdre_C_Q)         0.259    39.901 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           5.083    44.984    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X0Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.210    43.978    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    43.978    
                         clock uncertainty           -0.035    43.942    
    SLICE_X0Y178         FDRE (Setup_fdre_C_D)       -0.019    43.923    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         43.923    
                         arrival time                         -44.984    
  -------------------------------------------------------------------
                         slack                                 -1.061    

Slack (VIOLATED) :        -1.053ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.338ns  (logic 0.223ns (4.177%)  route 5.115ns (95.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 43.976 - 40.000 ) 
    Source Clock Delay      (SCD):    4.636ns = ( 39.636 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.338    39.636    SiTCP/SiTCP/CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223    39.859 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           5.115    44.974    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X0Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.208    43.976    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000    43.976    
                         clock uncertainty           -0.035    43.940    
    SLICE_X0Y176         FDRE (Setup_fdre_C_D)       -0.019    43.921    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         43.921    
                         arrival time                         -44.974    
  -------------------------------------------------------------------
                         slack                                 -1.053    

Slack (VIOLATED) :        -1.017ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.219ns  (logic 0.204ns (3.909%)  route 5.015ns (96.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 43.975 - 40.000 ) 
    Source Clock Delay      (SCD):    4.636ns = ( 39.636 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.338    39.636    SiTCP/SiTCP/CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.204    39.840 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           5.015    44.854    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X1Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.207    43.975    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000    43.975    
                         clock uncertainty           -0.035    43.939    
    SLICE_X1Y175         FDRE (Setup_fdre_C_D)       -0.102    43.837    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         43.837    
                         arrival time                         -44.854    
  -------------------------------------------------------------------
                         slack                                 -1.017    

Slack (VIOLATED) :        -0.965ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.262ns  (logic 0.223ns (4.238%)  route 5.039ns (95.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 43.978 - 40.000 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 39.638 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.340    39.638    SiTCP/SiTCP/CLK
    SLICE_X1Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.223    39.861 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           5.039    44.899    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X0Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.210    43.978    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    43.978    
                         clock uncertainty           -0.035    43.942    
    SLICE_X0Y178         FDRE (Setup_fdre_C_D)       -0.008    43.934    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         43.934    
                         arrival time                         -44.899    
  -------------------------------------------------------------------
                         slack                                 -0.965    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.194ns  (logic 0.223ns (4.293%)  route 4.971ns (95.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 43.975 - 40.000 ) 
    Source Clock Delay      (SCD):    4.636ns = ( 39.636 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.338    39.636    SiTCP/SiTCP/CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223    39.859 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           4.971    44.830    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X0Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.207    43.975    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000    43.975    
                         clock uncertainty           -0.035    43.939    
    SLICE_X0Y175         FDRE (Setup_fdre_C_D)       -0.022    43.917    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         43.917    
                         arrival time                         -44.830    
  -------------------------------------------------------------------
                         slack                                 -0.913    

Slack (VIOLATED) :        -0.890ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.229ns  (logic 0.302ns (5.775%)  route 4.927ns (94.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 43.975 - 40.000 ) 
    Source Clock Delay      (SCD):    4.635ns = ( 39.635 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.337    39.635    SiTCP/SiTCP/CLK
    SLICE_X2Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.259    39.894 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           4.927    44.821    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X3Y174         LUT2 (Prop_lut2_I1_O)        0.043    44.864 r  SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000    44.864    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X3Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.207    43.975    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000    43.975    
                         clock uncertainty           -0.035    43.939    
    SLICE_X3Y174         FDRE (Setup_fdre_C_D)        0.034    43.973    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         43.973    
                         arrival time                         -44.864    
  -------------------------------------------------------------------
                         slack                                 -0.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.198ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.118ns (4.505%)  route 2.501ns (95.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.616     2.113    SiTCP/SiTCP/CLK
    SLICE_X2Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDRE (Prop_fdre_C_Q)         0.118     2.231 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           2.501     4.733    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X2Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.812     2.457    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000     2.457    
                         clock uncertainty            0.035     2.492    
    SLICE_X2Y178         FDRE (Hold_fdre_C_D)         0.042     2.534    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           4.733    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.225ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.100ns (3.771%)  route 2.552ns (96.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.612     2.109    SiTCP/SiTCP/CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.100     2.209 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           2.552     4.761    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X0Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.809     2.454    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     2.454    
                         clock uncertainty            0.035     2.489    
    SLICE_X0Y176         FDRE (Hold_fdre_C_D)         0.047     2.536    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           4.761    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.240ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.100ns (3.748%)  route 2.568ns (96.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.616     2.113    SiTCP/SiTCP/CLK
    SLICE_X3Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.100     2.213 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           2.568     4.781    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X1Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.814     2.459    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000     2.459    
                         clock uncertainty            0.035     2.494    
    SLICE_X1Y180         FDRE (Hold_fdre_C_D)         0.047     2.541    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           4.781    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.261ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.100ns (3.718%)  route 2.590ns (96.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.615     2.112    SiTCP/SiTCP/CLK
    SLICE_X1Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.100     2.212 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           2.590     4.802    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X1Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.814     2.459    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     2.459    
                         clock uncertainty            0.035     2.494    
    SLICE_X1Y180         FDRE (Hold_fdre_C_D)         0.047     2.541    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           4.802    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.268ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.146ns (5.392%)  route 2.562ns (94.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.611     2.108    SiTCP/SiTCP/CLK
    SLICE_X2Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.118     2.226 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           2.562     4.788    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X3Y174         LUT2 (Prop_lut2_I0_O)        0.028     4.816 r  SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     4.816    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X3Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.808     2.453    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     2.453    
                         clock uncertainty            0.035     2.488    
    SLICE_X3Y174         FDRE (Hold_fdre_C_D)         0.060     2.548    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           4.816    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.100ns (3.686%)  route 2.613ns (96.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.613     2.110    SiTCP/SiTCP/CLK
    SLICE_X1Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.100     2.210 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           2.613     4.823    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X0Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.809     2.454    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000     2.454    
                         clock uncertainty            0.035     2.489    
    SLICE_X0Y176         FDRE (Hold_fdre_C_D)         0.044     2.533    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           4.823    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.294ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.107ns (3.993%)  route 2.573ns (96.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.611     2.108    SiTCP/SiTCP/CLK
    SLICE_X2Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.107     2.215 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           2.573     4.788    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.808     2.453    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000     2.453    
                         clock uncertainty            0.035     2.488    
    SLICE_X2Y175         FDRE (Hold_fdre_C_D)         0.006     2.494    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           4.788    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.298ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.100ns (3.675%)  route 2.621ns (96.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.615     2.112    SiTCP/SiTCP/CLK
    SLICE_X1Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.100     2.212 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           2.621     4.833    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X0Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.812     2.457    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     2.457    
                         clock uncertainty            0.035     2.492    
    SLICE_X0Y178         FDRE (Hold_fdre_C_D)         0.043     2.535    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           4.833    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.310ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.107ns (3.961%)  route 2.594ns (96.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.611     2.108    SiTCP/SiTCP/CLK
    SLICE_X2Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.107     2.215 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           2.594     4.810    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X1Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.808     2.453    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000     2.453    
                         clock uncertainty            0.035     2.488    
    SLICE_X1Y175         FDRE (Hold_fdre_C_D)         0.011     2.499    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           4.810    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.326ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.100ns (3.638%)  route 2.649ns (96.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.612     2.109    SiTCP/SiTCP/CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.100     2.209 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           2.649     4.858    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X0Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.809     2.454    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000     2.454    
                         clock uncertainty            0.035     2.489    
    SLICE_X0Y176         FDRE (Hold_fdre_C_D)         0.043     2.532    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           4.858    
  -------------------------------------------------------------------
                         slack                                  2.326    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        6.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        4.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, routed)           0.000     0.000    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    AD12                                              0.000    10.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    12.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.284    14.343    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_200M_BUFG
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    14.343    
                         clock uncertainty           -0.025    14.318    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    14.463    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             8.037ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.194ns  (logic 1.259ns (20.329%)  route 4.935ns (79.671%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           4.935     6.194    SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X0Y189         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    AD12                                              0.000    10.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    12.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.219    14.278    SiTCP/SiTCP/CLK
    SLICE_X0Y189         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    14.278    
                         clock uncertainty           -0.025    14.253    
    SLICE_X0Y189         FDRE (Setup_fdre_C_D)       -0.022    14.231    SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  8.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        5.319ns  (logic 1.146ns (21.549%)  route 4.173ns (78.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.146     1.146 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           4.173     5.319    SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X0Y189         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.353     4.651    SiTCP/SiTCP/CLK
    SLICE_X0Y189         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     4.651    
                         clock uncertainty            0.025     4.676    
    SLICE_X0Y189         FDRE (Hold_fdre_C_D)         0.108     4.784    SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -4.784    
                         arrival time                           5.319    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, routed)           0.000     0.000    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.853     2.507    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_200M_BUFG
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     2.507    
                         clock uncertainty            0.025     2.532    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     2.686    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  0.695    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  SYSCLK_200MP_IN

Setup :           12  Failing Endpoints,  Worst Slack       -0.524ns,  Total Violation       -5.643ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.524ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.079ns  (logic 0.259ns (24.002%)  route 0.820ns (75.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 29.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 28.782 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.465    28.782    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y135        FDCE (Prop_fdce_C_Q)         0.259    29.041 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.820    29.861    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X11Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.332    29.391    SiTCP/SiTCP/CLK
    SLICE_X11Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    29.391    
                         clock uncertainty           -0.035    29.356    
    SLICE_X11Y135        FDRE (Setup_fdre_C_D)       -0.019    29.337    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         29.337    
                         arrival time                         -29.861    
  -------------------------------------------------------------------
                         slack                                 -0.524    

Slack (VIOLATED) :        -0.515ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.997ns  (logic 0.236ns (23.676%)  route 0.761ns (76.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 29.390 - 25.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 28.782 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.465    28.782    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDCE (Prop_fdce_C_Q)         0.236    29.018 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.761    29.779    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.331    29.390    SiTCP/SiTCP/CLK
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    29.390    
                         clock uncertainty           -0.035    29.355    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)       -0.091    29.264    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         29.264    
                         arrival time                         -29.779    
  -------------------------------------------------------------------
                         slack                                 -0.515    

Slack (VIOLATED) :        -0.503ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.976ns  (logic 0.236ns (24.169%)  route 0.740ns (75.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 29.390 - 25.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 28.782 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.465    28.782    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDCE (Prop_fdce_C_Q)         0.236    29.018 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.740    29.759    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.331    29.390    SiTCP/SiTCP/CLK
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    29.390    
                         clock uncertainty           -0.035    29.355    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)       -0.099    29.256    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         29.256    
                         arrival time                         -29.759    
  -------------------------------------------------------------------
                         slack                                 -0.503    

Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.970ns  (logic 0.236ns (24.320%)  route 0.734ns (75.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 29.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 28.782 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.465    28.782    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y135        FDCE (Prop_fdce_C_Q)         0.236    29.018 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.734    29.753    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X11Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.332    29.391    SiTCP/SiTCP/CLK
    SLICE_X11Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    29.391    
                         clock uncertainty           -0.035    29.356    
    SLICE_X11Y135        FDRE (Setup_fdre_C_D)       -0.103    29.253    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         29.253    
                         arrival time                         -29.753    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.967ns  (logic 0.236ns (24.401%)  route 0.731ns (75.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 29.390 - 25.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 28.782 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.465    28.782    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDCE (Prop_fdce_C_Q)         0.236    29.018 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.731    29.749    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.331    29.390    SiTCP/SiTCP/CLK
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    29.390    
                         clock uncertainty           -0.035    29.355    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)       -0.102    29.253    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         29.253    
                         arrival time                         -29.749    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.480ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.022ns  (logic 0.259ns (25.341%)  route 0.763ns (74.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 29.390 - 25.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 28.782 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.465    28.782    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDCE (Prop_fdce_C_Q)         0.259    29.041 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.763    29.804    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.331    29.390    SiTCP/SiTCP/CLK
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    29.390    
                         clock uncertainty           -0.035    29.355    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)       -0.031    29.324    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         29.324    
                         arrival time                         -29.804    
  -------------------------------------------------------------------
                         slack                                 -0.480    

Slack (VIOLATED) :        -0.479ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.073ns  (logic 0.223ns (20.775%)  route 0.850ns (79.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 29.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.784ns = ( 28.784 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.467    28.784    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y136        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDCE (Prop_fdce_C_Q)         0.223    29.007 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.850    29.858    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X12Y136        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.332    29.391    SiTCP/SiTCP/CLK
    SLICE_X12Y136        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    29.391    
                         clock uncertainty           -0.035    29.356    
    SLICE_X12Y136        FDRE (Setup_fdre_C_D)        0.022    29.378    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         29.378    
                         arrival time                         -29.858    
  -------------------------------------------------------------------
                         slack                                 -0.479    

Slack (VIOLATED) :        -0.473ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.068ns  (logic 0.259ns (24.259%)  route 0.809ns (75.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 29.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 28.782 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.465    28.782    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDCE (Prop_fdce_C_Q)         0.259    29.041 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.809    29.850    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X12Y136        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.332    29.391    SiTCP/SiTCP/CLK
    SLICE_X12Y136        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    29.391    
                         clock uncertainty           -0.035    29.356    
    SLICE_X12Y136        FDRE (Setup_fdre_C_D)        0.021    29.377    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         29.377    
                         arrival time                         -29.850    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.470ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.034ns  (logic 0.259ns (25.051%)  route 0.775ns (74.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 29.390 - 25.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 28.782 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.465    28.782    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDCE (Prop_fdce_C_Q)         0.259    29.041 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.775    29.816    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.331    29.390    SiTCP/SiTCP/CLK
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    29.390    
                         clock uncertainty           -0.035    29.355    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)       -0.009    29.346    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         29.346    
                         arrival time                         -29.816    
  -------------------------------------------------------------------
                         slack                                 -0.470    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.058ns  (logic 0.223ns (21.074%)  route 0.835ns (78.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 29.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.784ns = ( 28.784 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.467    28.784    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y136        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDCE (Prop_fdce_C_Q)         0.223    29.007 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.835    29.842    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X12Y136        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.332    29.391    SiTCP/SiTCP/CLK
    SLICE_X12Y136        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    29.391    
                         clock uncertainty           -0.035    29.356    
    SLICE_X12Y136        FDRE (Setup_fdre_C_D)        0.023    29.379    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -29.842    
  -------------------------------------------------------------------
                         slack                                 -0.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.118ns (26.625%)  route 0.325ns (73.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.639     2.210    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y135        FDCE (Prop_fdce_C_Q)         0.118     2.328 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.325     2.653    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X11Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.859     2.513    SiTCP/SiTCP/CLK
    SLICE_X11Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     2.513    
                         clock uncertainty            0.035     2.548    
    SLICE_X11Y135        FDRE (Hold_fdre_C_D)         0.041     2.589    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.118ns (23.000%)  route 0.395ns (77.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.639     2.210    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDCE (Prop_fdce_C_Q)         0.118     2.328 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.395     2.723    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.858     2.512    SiTCP/SiTCP/CLK
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     2.512    
                         clock uncertainty            0.035     2.547    
    SLICE_X13Y135        FDRE (Hold_fdre_C_D)         0.038     2.585    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.107ns (22.274%)  route 0.373ns (77.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.639     2.210    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y135        FDCE (Prop_fdce_C_Q)         0.107     2.317 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.373     2.691    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X11Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.859     2.513    SiTCP/SiTCP/CLK
    SLICE_X11Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     2.513    
                         clock uncertainty            0.035     2.548    
    SLICE_X11Y135        FDRE (Hold_fdre_C_D)         0.004     2.552    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.118ns (22.906%)  route 0.397ns (77.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.639     2.210    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y135        FDCE (Prop_fdce_C_Q)         0.118     2.328 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.397     2.725    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X11Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.859     2.513    SiTCP/SiTCP/CLK
    SLICE_X11Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000     2.513    
                         clock uncertainty            0.035     2.548    
    SLICE_X11Y135        FDRE (Hold_fdre_C_D)         0.038     2.586    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.118ns (23.143%)  route 0.392ns (76.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.639     2.210    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDCE (Prop_fdce_C_Q)         0.118     2.328 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.392     2.720    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.858     2.512    SiTCP/SiTCP/CLK
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     2.512    
                         clock uncertainty            0.035     2.547    
    SLICE_X13Y135        FDRE (Hold_fdre_C_D)         0.032     2.579    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.100ns (18.547%)  route 0.439ns (81.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.639     2.210    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y136        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDCE (Prop_fdce_C_Q)         0.100     2.310 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.439     2.749    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X12Y136        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.858     2.512    SiTCP/SiTCP/CLK
    SLICE_X12Y136        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     2.512    
                         clock uncertainty            0.035     2.547    
    SLICE_X12Y136        FDRE (Hold_fdre_C_D)         0.059     2.606    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.107ns (21.906%)  route 0.381ns (78.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.639     2.210    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDCE (Prop_fdce_C_Q)         0.107     2.317 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.381     2.699    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.858     2.512    SiTCP/SiTCP/CLK
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     2.512    
                         clock uncertainty            0.035     2.547    
    SLICE_X13Y135        FDRE (Hold_fdre_C_D)         0.005     2.552    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.118ns (21.745%)  route 0.425ns (78.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.639     2.210    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDCE (Prop_fdce_C_Q)         0.118     2.328 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.425     2.753    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X12Y136        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.858     2.512    SiTCP/SiTCP/CLK
    SLICE_X12Y136        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     2.512    
                         clock uncertainty            0.035     2.547    
    SLICE_X12Y136        FDRE (Hold_fdre_C_D)         0.059     2.606    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.107ns (21.784%)  route 0.384ns (78.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.639     2.210    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDCE (Prop_fdce_C_Q)         0.107     2.317 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.384     2.701    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.858     2.512    SiTCP/SiTCP/CLK
    SLICE_X13Y135        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     2.512    
                         clock uncertainty            0.035     2.547    
    SLICE_X13Y135        FDRE (Hold_fdre_C_D)         0.005     2.552    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.100ns (18.201%)  route 0.449ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.639     2.210    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y136        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDCE (Prop_fdce_C_Q)         0.100     2.310 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.449     2.760    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X12Y136        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.858     2.512    SiTCP/SiTCP/CLK
    SLICE_X12Y136        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     2.512    
                         clock uncertainty            0.035     2.547    
    SLICE_X12Y136        FDRE (Hold_fdre_C_D)         0.059     2.606    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        3.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.204ns (18.095%)  route 0.923ns (81.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 9.266 - 5.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.337     4.339    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y173         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.204     4.543 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.923     5.466    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X5Y173         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.207     9.266    SiTCP/SiTCP/CLK
    SLICE_X5Y173         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     9.266    
                         clock uncertainty           -0.035     9.231    
    SLICE_X5Y173         FDCE (Setup_fdce_C_D)       -0.091     9.140    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -5.466    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.204ns (19.127%)  route 0.863ns (80.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.346     4.348    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y182         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y182         FDCE (Prop_fdce_C_Q)         0.204     4.552 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.863     5.415    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X2Y182         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.214     9.273    SiTCP/SiTCP/CLK
    SLICE_X2Y182         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     9.273    
                         clock uncertainty           -0.035     9.238    
    SLICE_X2Y182         FDCE (Setup_fdce_C_D)       -0.070     9.168    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -5.415    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.204ns (20.004%)  route 0.816ns (79.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 9.266 - 5.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.337     4.339    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y173         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.204     4.543 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.816     5.359    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X5Y173         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.207     9.266    SiTCP/SiTCP/CLK
    SLICE_X5Y173         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     9.266    
                         clock uncertainty           -0.035     9.231    
    SLICE_X5Y173         FDCE (Setup_fdce_C_D)       -0.101     9.130    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                  3.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.091ns (15.383%)  route 0.501ns (84.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.618     2.026    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y182         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y182         FDCE (Prop_fdce_C_Q)         0.091     2.117 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.501     2.617    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X2Y182         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.816     2.470    SiTCP/SiTCP/CLK
    SLICE_X2Y182         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X2Y182         FDCE (Hold_fdce_C_D)         0.006     2.511    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.091ns (15.325%)  route 0.503ns (84.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.610     2.018    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y173         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.091     2.109 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.503     2.612    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X5Y173         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.808     2.462    SiTCP/SiTCP/CLK
    SLICE_X5Y173         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     2.462    
                         clock uncertainty            0.035     2.497    
    SLICE_X5Y173         FDCE (Hold_fdce_C_D)         0.008     2.505    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.091ns (14.166%)  route 0.551ns (85.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.610     2.018    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y173         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.091     2.109 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.551     2.660    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X5Y173         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.808     2.462    SiTCP/SiTCP/CLK
    SLICE_X5Y173         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     2.462    
                         clock uncertainty            0.035     2.497    
    SLICE_X5Y173         FDCE (Hold_fdce_C_D)         0.011     2.508    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  SYSCLK_200MP_IN

Setup :           19  Failing Endpoints,  Worst Slack       -3.578ns,  Total Violation      -56.747ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.578ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.127ns  (logic 0.204ns (18.095%)  route 0.923ns (81.905%))
  Logic Levels:           0  
  Clock Path Skew:        -3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 29.266 - 25.000 ) 
    Source Clock Delay      (SCD):    7.710ns = ( 31.710 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.337    31.710    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y173         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.204    31.914 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.923    32.837    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X5Y173         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.207    29.266    SiTCP/SiTCP/CLK
    SLICE_X5Y173         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.238    29.505    
                         clock uncertainty           -0.154    29.351    
    SLICE_X5Y173         FDCE (Setup_fdce_C_D)       -0.091    29.260    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         29.260    
                         arrival time                         -32.837    
  -------------------------------------------------------------------
                         slack                                 -3.578    

Slack (VIOLATED) :        -3.498ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.067ns  (logic 0.204ns (19.127%)  route 0.863ns (80.873%))
  Logic Levels:           0  
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 29.273 - 25.000 ) 
    Source Clock Delay      (SCD):    7.719ns = ( 31.719 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.346    31.719    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y182         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y182         FDCE (Prop_fdce_C_Q)         0.204    31.923 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.863    32.785    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X2Y182         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.214    29.273    SiTCP/SiTCP/CLK
    SLICE_X2Y182         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.238    29.512    
                         clock uncertainty           -0.154    29.358    
    SLICE_X2Y182         FDCE (Setup_fdce_C_D)       -0.070    29.288    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         29.288    
                         arrival time                         -32.785    
  -------------------------------------------------------------------
                         slack                                 -3.498    

Slack (VIOLATED) :        -3.480ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.020ns  (logic 0.204ns (20.004%)  route 0.816ns (79.996%))
  Logic Levels:           0  
  Clock Path Skew:        -3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 29.266 - 25.000 ) 
    Source Clock Delay      (SCD):    7.710ns = ( 31.710 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.337    31.710    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y173         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.204    31.914 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.816    32.729    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X5Y173         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.207    29.266    SiTCP/SiTCP/CLK
    SLICE_X5Y173         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.238    29.505    
                         clock uncertainty           -0.154    29.351    
    SLICE_X5Y173         FDCE (Setup_fdce_C_D)       -0.101    29.250    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         29.250    
                         arrival time                         -32.729    
  -------------------------------------------------------------------
                         slack                                 -3.480    

Slack (VIOLATED) :        -3.067ns  (required time - arrival time)
  Source:                 Transport0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.553ns  (logic 0.223ns (40.346%)  route 0.330ns (59.654%))
  Logic Levels:           0  
  Clock Path Skew:        -3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 29.416 - 25.000 ) 
    Source Clock Delay      (SCD):    7.833ns = ( 31.833 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    30.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.460    31.833    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_fdce_C_Q)         0.223    32.056 r  Transport0/data_reg[0]/Q
                         net (fo=11, routed)          0.330    32.385    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[0]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.357    29.416    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.238    29.654    
                         clock uncertainty           -0.154    29.500    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.182    29.318    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.318    
                         arrival time                         -32.385    
  -------------------------------------------------------------------
                         slack                                 -3.067    

Slack (VIOLATED) :        -3.022ns  (required time - arrival time)
  Source:                 Transport0/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.511ns  (logic 0.223ns (43.666%)  route 0.288ns (56.333%))
  Logic Levels:           0  
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 29.416 - 25.000 ) 
    Source Clock Delay      (SCD):    7.830ns = ( 31.830 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    30.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.457    31.830    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y130        FDCE (Prop_fdce_C_Q)         0.223    32.053 r  Transport0/data_reg[6]/Q
                         net (fo=4, routed)           0.288    32.340    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[6]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.357    29.416    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.238    29.654    
                         clock uncertainty           -0.154    29.500    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.182    29.318    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.318    
                         arrival time                         -32.340    
  -------------------------------------------------------------------
                         slack                                 -3.022    

Slack (VIOLATED) :        -2.983ns  (required time - arrival time)
  Source:                 Transport0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.471ns  (logic 0.223ns (47.336%)  route 0.248ns (52.664%))
  Logic Levels:           0  
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 29.416 - 25.000 ) 
    Source Clock Delay      (SCD):    7.830ns = ( 31.830 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    30.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.457    31.830    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y130        FDCE (Prop_fdce_C_Q)         0.223    32.053 r  Transport0/data_reg[1]/Q
                         net (fo=10, routed)          0.248    32.301    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[1]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.357    29.416    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.238    29.654    
                         clock uncertainty           -0.154    29.500    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.182    29.318    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.318    
                         arrival time                         -32.301    
  -------------------------------------------------------------------
                         slack                                 -2.983    

Slack (VIOLATED) :        -2.958ns  (required time - arrival time)
  Source:                 Transport0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.447ns  (logic 0.223ns (49.941%)  route 0.224ns (50.059%))
  Logic Levels:           0  
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 29.416 - 25.000 ) 
    Source Clock Delay      (SCD):    7.830ns = ( 31.830 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    30.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.457    31.830    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y130        FDCE (Prop_fdce_C_Q)         0.223    32.053 r  Transport0/data_reg[2]/Q
                         net (fo=9, routed)           0.224    32.276    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[2]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.357    29.416    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.238    29.654    
                         clock uncertainty           -0.154    29.500    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.182    29.318    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.318    
                         arrival time                         -32.276    
  -------------------------------------------------------------------
                         slack                                 -2.958    

Slack (VIOLATED) :        -2.931ns  (required time - arrival time)
  Source:                 Transport0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.495%)  route 0.194ns (46.505%))
  Logic Levels:           0  
  Clock Path Skew:        -3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 29.416 - 25.000 ) 
    Source Clock Delay      (SCD):    7.833ns = ( 31.833 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    30.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.460    31.833    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_fdce_C_Q)         0.223    32.056 r  Transport0/data_reg[3]/Q
                         net (fo=8, routed)           0.194    32.249    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[3]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.357    29.416    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.238    29.654    
                         clock uncertainty           -0.154    29.500    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.182    29.318    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.318    
                         arrival time                         -32.249    
  -------------------------------------------------------------------
                         slack                                 -2.931    

Slack (VIOLATED) :        -2.931ns  (required time - arrival time)
  Source:                 Transport0/data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.495%)  route 0.194ns (46.505%))
  Logic Levels:           0  
  Clock Path Skew:        -3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 29.416 - 25.000 ) 
    Source Clock Delay      (SCD):    7.833ns = ( 31.833 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    30.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.460    31.833    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_fdce_C_Q)         0.223    32.056 r  Transport0/data_reg[5]/Q
                         net (fo=6, routed)           0.194    32.249    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[5]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.357    29.416    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.238    29.654    
                         clock uncertainty           -0.154    29.500    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.182    29.318    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.318    
                         arrival time                         -32.249    
  -------------------------------------------------------------------
                         slack                                 -2.931    

Slack (VIOLATED) :        -2.930ns  (required time - arrival time)
  Source:                 Transport0/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.416ns  (logic 0.223ns (53.624%)  route 0.193ns (46.376%))
  Logic Levels:           0  
  Clock Path Skew:        -3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 29.416 - 25.000 ) 
    Source Clock Delay      (SCD):    7.833ns = ( 31.833 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    30.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.460    31.833    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_fdce_C_Q)         0.223    32.056 r  Transport0/data_reg[7]/Q
                         net (fo=3, routed)           0.193    32.248    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[7]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.357    29.416    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.238    29.654    
                         clock uncertainty           -0.154    29.500    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.182    29.318    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.318    
                         arrival time                         -32.248    
  -------------------------------------------------------------------
                         slack                                 -2.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 Transport0/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.295%)  route 0.103ns (50.705%))
  Logic Levels:           0  
  Clock Path Skew:        -1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.633     3.408    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y130        FDCE (Prop_fdce_C_Q)         0.100     3.508 r  Transport0/data_reg[4]/Q
                         net (fo=7, routed)           0.103     3.611    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[4]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.884     2.537    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.156     2.381    
                         clock uncertainty            0.154     2.535    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     2.690    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 Transport0/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.295%)  route 0.103ns (50.705%))
  Logic Levels:           0  
  Clock Path Skew:        -1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.636     3.411    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_fdce_C_Q)         0.100     3.511 r  Transport0/data_reg[7]/Q
                         net (fo=3, routed)           0.103     3.614    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[7]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.884     2.537    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.156     2.381    
                         clock uncertainty            0.154     2.535    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     2.690    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 Transport0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.053%)  route 0.104ns (50.947%))
  Logic Levels:           0  
  Clock Path Skew:        -1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.636     3.411    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_fdce_C_Q)         0.100     3.511 r  Transport0/data_reg[3]/Q
                         net (fo=8, routed)           0.104     3.615    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[3]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.884     2.537    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.156     2.381    
                         clock uncertainty            0.154     2.535    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     2.690    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 Transport0/data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.053%)  route 0.104ns (50.947%))
  Logic Levels:           0  
  Clock Path Skew:        -1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.636     3.411    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_fdce_C_Q)         0.100     3.511 r  Transport0/data_reg[5]/Q
                         net (fo=6, routed)           0.104     3.615    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[5]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.884     2.537    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.156     2.381    
                         clock uncertainty            0.154     2.535    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     2.690    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 Transport0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.100ns (43.380%)  route 0.131ns (56.620%))
  Logic Levels:           0  
  Clock Path Skew:        -1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.633     3.408    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y130        FDCE (Prop_fdce_C_Q)         0.100     3.508 r  Transport0/data_reg[2]/Q
                         net (fo=9, routed)           0.131     3.639    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[2]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.884     2.537    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.156     2.381    
                         clock uncertainty            0.154     2.535    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.690    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 Transport0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.047%)  route 0.156ns (60.953%))
  Logic Levels:           0  
  Clock Path Skew:        -1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.633     3.408    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y130        FDCE (Prop_fdce_C_Q)         0.100     3.508 r  Transport0/data_reg[1]/Q
                         net (fo=10, routed)          0.156     3.665    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[1]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.884     2.537    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.156     2.381    
                         clock uncertainty            0.154     2.535    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.690    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 Transport0/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.807%)  route 0.158ns (61.193%))
  Logic Levels:           0  
  Clock Path Skew:        -1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.633     3.408    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y130        FDCE (Prop_fdce_C_Q)         0.100     3.508 r  Transport0/data_reg[6]/Q
                         net (fo=4, routed)           0.158     3.666    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[6]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.884     2.537    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.156     2.381    
                         clock uncertainty            0.154     2.535    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     2.690    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 Transport0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.162%)  route 0.193ns (65.838%))
  Logic Levels:           0  
  Clock Path Skew:        -1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.636     3.411    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_fdce_C_Q)         0.100     3.511 r  Transport0/data_reg[0]/Q
                         net (fo=11, routed)          0.193     3.704    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DINA[0]
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.884     2.537    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/CLKA
    RAMB36_X1Y26         RAMB36E1                                     r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.156     2.381    
                         clock uncertainty            0.154     2.535    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.690    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 Transport0/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0/led_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.458%)  route 0.106ns (51.542%))
  Logic Levels:           0  
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.633     3.408    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y130        FDCE (Prop_fdce_C_Q)         0.100     3.508 r  Transport0/data_reg[4]/Q
                         net (fo=7, routed)           0.106     3.615    led0/D[4]
    SLICE_X23Y129        FDCE                                         r  led0/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.850     2.504    led0/CLK
    SLICE_X23Y129        FDCE                                         r  led0/led_reg[4]/C
                         clock pessimism             -0.156     2.347    
                         clock uncertainty            0.154     2.502    
    SLICE_X23Y129        FDCE (Hold_fdce_C_D)         0.049     2.551    led0/led_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 Transport0/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0/led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.906%)  route 0.109ns (52.094%))
  Logic Levels:           0  
  Clock Path Skew:        -1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.636     3.411    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_fdce_C_Q)         0.100     3.511 r  Transport0/data_reg[7]/Q
                         net (fo=3, routed)           0.109     3.620    led0/D[7]
    SLICE_X23Y134        FDCE                                         r  led0/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.855     2.509    led0/CLK
    SLICE_X23Y134        FDCE                                         r  led0/led_reg[7]/C
                         clock pessimism             -0.156     2.352    
                         clock uncertainty            0.154     2.507    
    SLICE_X23Y134        FDCE (Hold_fdce_C_D)         0.047     2.554    led0/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                  1.067    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        3.631ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.068ns,  Total Violation       -0.131ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 0.781ns (11.977%)  route 5.740ns (88.023%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528     4.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204     5.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    10.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    10.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    11.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.147 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.147    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.201 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.201    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    11.366    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 0.727ns (11.242%)  route 5.740ns (88.758%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528     4.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204     5.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    10.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    10.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    11.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.147 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.147    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.312 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    11.312    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 0.724ns (11.201%)  route 5.740ns (88.799%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528     4.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204     5.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    10.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    10.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    11.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.147 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.147    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.201 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.201    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.309 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    11.309    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.309    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.713ns (11.049%)  route 5.740ns (88.951%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528     4.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204     5.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    10.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    10.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    11.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.147 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.147    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.298 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    11.298    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.298    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 0.674ns (10.509%)  route 5.740ns (89.491%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528     4.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204     5.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    10.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    10.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    11.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.147 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.147    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    11.259 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    11.259    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 0.673ns (10.495%)  route 5.740ns (89.505%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528     4.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204     5.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    10.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    10.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    11.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.258 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    11.258    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y150         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.410ns  (logic 0.670ns (10.453%)  route 5.740ns (89.547%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528     4.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204     5.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    10.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    10.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    11.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.147 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.147    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.255 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    11.255    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 0.659ns (10.299%)  route 5.740ns (89.701%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528     4.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204     5.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    10.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    10.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    11.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.244 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    11.244    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y150         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.244    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 0.620ns (9.749%)  route 5.740ns (90.251%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528     4.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204     5.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    10.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    10.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    11.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    11.205 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    11.205    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y150         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 0.616ns (9.692%)  route 5.740ns (90.308%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528     4.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.204     5.049 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.739    10.788    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y149         LUT3 (Prop_lut3_I1_O)        0.124    10.912 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.912    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.092 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    11.093    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.201 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    11.201    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y150         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  3.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.297ns (7.991%)  route 3.420ns (92.009%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.901ns
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.392     4.467    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.178     4.645 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           3.420     8.065    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X2Y148         LUT3 (Prop_lut3_I1_O)        0.036     8.101 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     8.101    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.083     8.184 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.184    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X2Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.528     7.901    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     7.901    
                         clock uncertainty            0.154     8.055    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.197     8.252    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -8.252    
                         arrival time                           8.184    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.304ns (8.168%)  route 3.418ns (91.832%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.901ns
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.392     4.467    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.178     4.645 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           3.418     8.063    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.036     8.099 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     8.099    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.090     8.189 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.189    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[0]
    SLICE_X2Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.528     7.901    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/C
                         clock pessimism              0.000     7.901    
                         clock uncertainty            0.154     8.055    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.197     8.252    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0
  -------------------------------------------------------------------
                         required time                         -8.252    
                         arrival time                           8.189    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.410ns (10.711%)  route 3.418ns (89.289%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.901ns
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.392     4.467    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.178     4.645 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           3.418     8.063    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.036     8.099 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     8.099    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.196     8.295 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.295    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X2Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.528     7.901    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     7.901    
                         clock uncertainty            0.154     8.055    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.197     8.252    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -8.252    
                         arrival time                           8.295    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.433ns (11.244%)  route 3.418ns (88.756%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.901ns
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.392     4.467    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.178     4.645 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           3.418     8.063    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.036     8.099 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     8.099    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.219     8.318 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.318    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X2Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.528     7.901    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     7.901    
                         clock uncertainty            0.154     8.055    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.197     8.252    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -8.252    
                         arrival time                           8.318    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.471ns (12.112%)  route 3.418ns (87.888%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.901ns
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.392     4.467    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.178     4.645 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           3.418     8.063    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.036     8.099 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     8.099    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.185     8.284 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.284    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.072     8.356 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.356    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X2Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.528     7.901    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     7.901    
                         clock uncertainty            0.154     8.055    
    SLICE_X2Y149         FDRE (Hold_fdre_C_D)         0.197     8.252    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -8.252    
                         arrival time                           8.356    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.488ns (12.494%)  route 3.418ns (87.506%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.901ns
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.392     4.467    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.178     4.645 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           3.418     8.063    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.036     8.099 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     8.099    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.185     8.284 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.284    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.089     8.373 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.373    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X2Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.528     7.901    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     7.901    
                         clock uncertainty            0.154     8.055    
    SLICE_X2Y149         FDRE (Hold_fdre_C_D)         0.197     8.252    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -8.252    
                         arrival time                           8.373    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.518ns (13.161%)  route 3.418ns (86.839%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.901ns
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.392     4.467    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.178     4.645 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           3.418     8.063    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.036     8.099 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     8.099    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.185     8.284 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.284    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.119     8.403 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.403    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X2Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.528     7.901    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     7.901    
                         clock uncertainty            0.154     8.055    
    SLICE_X2Y149         FDRE (Hold_fdre_C_D)         0.197     8.252    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -8.252    
                         arrival time                           8.403    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.300ns (7.959%)  route 3.469ns (92.041%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.729ns
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.392     4.467    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.178     4.645 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           3.469     8.115    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X2Y151         LUT3 (Prop_lut3_I2_O)        0.036     8.151 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     8.151    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X2Y151         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.086     8.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.237    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     7.729    
                         clock uncertainty            0.154     7.883    
    SLICE_X2Y151         FDRE (Hold_fdre_C_D)         0.197     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -8.080    
                         arrival time                           8.237    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.328ns (8.698%)  route 3.443ns (91.302%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.729ns
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.392     4.467    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.206     4.673 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           3.443     8.116    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X2Y150         LUT3 (Prop_lut3_I2_O)        0.036     8.152 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     8.152    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.086     8.238 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.238    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     7.729    
                         clock uncertainty            0.154     7.883    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.197     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -8.080    
                         arrival time                           8.238    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.328ns (8.698%)  route 3.443ns (91.302%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.729ns
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.392     4.467    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.206     4.673 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           3.443     8.116    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X2Y150         LUT3 (Prop_lut3_I1_O)        0.036     8.152 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     8.152    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.086     8.238 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.238    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     7.729    
                         clock uncertainty            0.154     7.883    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.197     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -8.080    
                         arrival time                           8.238    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  CLK_125M

Setup :           23  Failing Endpoints,  Worst Slack       -2.200ns,  Total Violation      -36.946ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.200ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.702ns  (logic 0.223ns (3.911%)  route 5.479ns (96.089%))
  Logic Levels:           0  
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 23.066 - 16.000 ) 
    Source Clock Delay      (SCD):    4.641ns = ( 19.641 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.343    19.641    SiTCP/SiTCP/CLK
    SLICE_X1Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.223    19.864 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           5.479    25.343    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X1Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    23.066    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.238    23.305    
                         clock uncertainty           -0.154    23.151    
    SLICE_X1Y180         FDRE (Setup_fdre_C_D)       -0.008    23.143    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         23.143    
                         arrival time                         -25.343    
  -------------------------------------------------------------------
                         slack                                 -2.200    

Slack (VIOLATED) :        -2.180ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.680ns  (logic 0.223ns (3.926%)  route 5.457ns (96.074%))
  Logic Levels:           0  
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.063ns = ( 23.063 - 16.000 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 19.638 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.340    19.638    SiTCP/SiTCP/CLK
    SLICE_X1Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.223    19.861 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           5.457    25.318    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X0Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.210    23.063    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.238    23.302    
                         clock uncertainty           -0.154    23.148    
    SLICE_X0Y178         FDRE (Setup_fdre_C_D)       -0.010    23.138    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         23.138    
                         arrival time                         -25.318    
  -------------------------------------------------------------------
                         slack                                 -2.180    

Slack (VIOLATED) :        -1.877ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.307ns  (logic 0.236ns (4.447%)  route 5.071ns (95.553%))
  Logic Levels:           0  
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 23.060 - 16.000 ) 
    Source Clock Delay      (SCD):    4.635ns = ( 19.635 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.337    19.635    SiTCP/SiTCP/CLK
    SLICE_X2Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.236    19.871 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.071    24.942    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.207    23.060    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.238    23.299    
                         clock uncertainty           -0.154    23.145    
    SLICE_X2Y175         FDRE (Setup_fdre_C_D)       -0.079    23.066    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         23.066    
                         arrival time                         -24.942    
  -------------------------------------------------------------------
                         slack                                 -1.877    

Slack (VIOLATED) :        -1.862ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.372ns  (logic 0.259ns (4.821%)  route 5.113ns (95.179%))
  Logic Levels:           0  
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 23.060 - 16.000 ) 
    Source Clock Delay      (SCD):    4.635ns = ( 19.635 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.337    19.635    SiTCP/SiTCP/CLK
    SLICE_X2Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.259    19.894 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           5.113    25.007    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.207    23.060    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.238    23.299    
                         clock uncertainty           -0.154    23.145    
    SLICE_X2Y175         FDRE (Setup_fdre_C_D)        0.000    23.145    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         23.145    
                         arrival time                         -25.007    
  -------------------------------------------------------------------
                         slack                                 -1.862    

Slack (VIOLATED) :        -1.855ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.342ns  (logic 0.259ns (4.848%)  route 5.083ns (95.152%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.063ns = ( 23.063 - 16.000 ) 
    Source Clock Delay      (SCD):    4.642ns = ( 19.642 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.344    19.642    SiTCP/SiTCP/CLK
    SLICE_X2Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDRE (Prop_fdre_C_Q)         0.259    19.901 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           5.083    24.984    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X0Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.210    23.063    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.238    23.302    
                         clock uncertainty           -0.154    23.148    
    SLICE_X0Y178         FDRE (Setup_fdre_C_D)       -0.019    23.129    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         23.129    
                         arrival time                         -24.984    
  -------------------------------------------------------------------
                         slack                                 -1.855    

Slack (VIOLATED) :        -1.847ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.338ns  (logic 0.223ns (4.177%)  route 5.115ns (95.823%))
  Logic Levels:           0  
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.061ns = ( 23.061 - 16.000 ) 
    Source Clock Delay      (SCD):    4.636ns = ( 19.636 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.338    19.636    SiTCP/SiTCP/CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223    19.859 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           5.115    24.974    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X0Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.208    23.061    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.238    23.300    
                         clock uncertainty           -0.154    23.146    
    SLICE_X0Y176         FDRE (Setup_fdre_C_D)       -0.019    23.127    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         23.127    
                         arrival time                         -24.974    
  -------------------------------------------------------------------
                         slack                                 -1.847    

Slack (VIOLATED) :        -1.812ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.219ns  (logic 0.204ns (3.909%)  route 5.015ns (96.091%))
  Logic Levels:           0  
  Clock Path Skew:        2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 23.060 - 16.000 ) 
    Source Clock Delay      (SCD):    4.636ns = ( 19.636 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.338    19.636    SiTCP/SiTCP/CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.204    19.840 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           5.015    24.854    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X1Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.207    23.060    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.238    23.299    
                         clock uncertainty           -0.154    23.145    
    SLICE_X1Y175         FDRE (Setup_fdre_C_D)       -0.102    23.043    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                         -24.854    
  -------------------------------------------------------------------
                         slack                                 -1.812    

Slack (VIOLATED) :        -1.760ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.262ns  (logic 0.223ns (4.238%)  route 5.039ns (95.762%))
  Logic Levels:           0  
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.063ns = ( 23.063 - 16.000 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 19.638 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.340    19.638    SiTCP/SiTCP/CLK
    SLICE_X1Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.223    19.861 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           5.039    24.899    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X0Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.210    23.063    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.238    23.302    
                         clock uncertainty           -0.154    23.148    
    SLICE_X0Y178         FDRE (Setup_fdre_C_D)       -0.008    23.140    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         23.140    
                         arrival time                         -24.899    
  -------------------------------------------------------------------
                         slack                                 -1.760    

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.194ns  (logic 0.223ns (4.293%)  route 4.971ns (95.707%))
  Logic Levels:           0  
  Clock Path Skew:        2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 23.060 - 16.000 ) 
    Source Clock Delay      (SCD):    4.636ns = ( 19.636 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.338    19.636    SiTCP/SiTCP/CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223    19.859 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           4.971    24.830    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X0Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.207    23.060    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.238    23.299    
                         clock uncertainty           -0.154    23.145    
    SLICE_X0Y175         FDRE (Setup_fdre_C_D)       -0.022    23.123    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         23.123    
                         arrival time                         -24.830    
  -------------------------------------------------------------------
                         slack                                 -1.708    

Slack (VIOLATED) :        -1.685ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.229ns  (logic 0.302ns (5.775%)  route 4.927ns (94.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 23.060 - 16.000 ) 
    Source Clock Delay      (SCD):    4.635ns = ( 19.635 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.337    19.635    SiTCP/SiTCP/CLK
    SLICE_X2Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.259    19.894 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           4.927    24.821    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X3Y174         LUT2 (Prop_lut2_I1_O)        0.043    24.864 r  SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000    24.864    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X3Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.207    23.060    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.238    23.299    
                         clock uncertainty           -0.154    23.145    
    SLICE_X3Y174         FDRE (Setup_fdre_C_D)        0.034    23.179    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         23.179    
                         arrival time                         -24.864    
  -------------------------------------------------------------------
                         slack                                 -1.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.189ns (5.184%)  route 3.457ns (94.816%))
  Logic Levels:           0  
  Clock Path Skew:        3.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.710ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.207     4.266    SiTCP/SiTCP/CLK
    SLICE_X2Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.189     4.455 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           3.457     7.912    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.337     7.710    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism             -0.238     7.471    
                         clock uncertainty            0.154     7.626    
    SLICE_X2Y175         FDRE (Hold_fdre_C_D)         0.068     7.694    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -7.694    
                         arrival time                           7.912    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.242ns (6.479%)  route 3.493ns (93.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.710ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.207     4.266    SiTCP/SiTCP/CLK
    SLICE_X2Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.206     4.472 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           3.493     7.965    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X3Y174         LUT2 (Prop_lut2_I0_O)        0.036     8.001 r  SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     8.001    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X3Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.337     7.710    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism             -0.238     7.471    
                         clock uncertainty            0.154     7.626    
    SLICE_X3Y174         FDRE (Hold_fdre_C_D)         0.154     7.780    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -7.780    
                         arrival time                           8.001    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.189ns (5.015%)  route 3.580ns (94.985%))
  Logic Levels:           0  
  Clock Path Skew:        3.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.710ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.207     4.266    SiTCP/SiTCP/CLK
    SLICE_X2Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.189     4.455 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           3.580     8.035    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.337     7.710    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism             -0.238     7.471    
                         clock uncertainty            0.154     7.626    
    SLICE_X2Y175         FDRE (Hold_fdre_C_D)         0.068     7.694    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -7.694    
                         arrival time                           8.035    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.189ns (5.044%)  route 3.558ns (94.956%))
  Logic Levels:           0  
  Clock Path Skew:        3.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.710ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.207     4.266    SiTCP/SiTCP/CLK
    SLICE_X2Y174         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.189     4.455 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           3.558     8.014    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X1Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.337     7.710    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism             -0.238     7.471    
                         clock uncertainty            0.154     7.626    
    SLICE_X1Y175         FDRE (Hold_fdre_C_D)         0.040     7.666    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -7.666    
                         arrival time                           8.014    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.178ns (4.619%)  route 3.676ns (95.381%))
  Logic Levels:           0  
  Clock Path Skew:        3.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.710ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.209     4.268    SiTCP/SiTCP/CLK
    SLICE_X1Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.178     4.446 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           3.676     8.122    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X0Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.337     7.710    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y175         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism             -0.238     7.471    
                         clock uncertainty            0.154     7.626    
    SLICE_X0Y175         FDRE (Hold_fdre_C_D)         0.101     7.727    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -7.727    
                         arrival time                           8.122    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.178ns (4.467%)  route 3.807ns (95.533%))
  Logic Levels:           0  
  Clock Path Skew:        3.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.717ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.213     4.272    SiTCP/SiTCP/CLK
    SLICE_X3Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.178     4.450 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           3.807     8.257    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X1Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.344     7.717    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism             -0.238     7.478    
                         clock uncertainty            0.154     7.633    
    SLICE_X1Y180         FDRE (Hold_fdre_C_D)         0.105     7.738    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -7.738    
                         arrival time                           8.257    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.206ns (5.075%)  route 3.853ns (94.925%))
  Logic Levels:           0  
  Clock Path Skew:        3.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.714ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.213     4.272    SiTCP/SiTCP/CLK
    SLICE_X2Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDRE (Prop_fdre_C_Q)         0.206     4.478 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           3.853     8.332    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X2Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.341     7.714    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism             -0.238     7.475    
                         clock uncertainty            0.154     7.630    
    SLICE_X2Y178         FDRE (Hold_fdre_C_D)         0.132     7.762    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -7.762    
                         arrival time                           8.332    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.178ns (4.404%)  route 3.864ns (95.596%))
  Logic Levels:           0  
  Clock Path Skew:        3.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.711ns
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.208     4.267    SiTCP/SiTCP/CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.178     4.445 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           3.864     8.309    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X0Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.338     7.711    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism             -0.238     7.472    
                         clock uncertainty            0.154     7.627    
    SLICE_X0Y176         FDRE (Hold_fdre_C_D)         0.105     7.732    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -7.732    
                         arrival time                           8.309    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.178ns (4.275%)  route 3.986ns (95.725%))
  Logic Levels:           0  
  Clock Path Skew:        3.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.711ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.209     4.268    SiTCP/SiTCP/CLK
    SLICE_X1Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.178     4.446 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           3.986     8.432    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X0Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.338     7.711    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism             -0.238     7.472    
                         clock uncertainty            0.154     7.627    
    SLICE_X0Y176         FDRE (Hold_fdre_C_D)         0.099     7.726    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -7.726    
                         arrival time                           8.432    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.100ns (3.718%)  route 2.590ns (96.282%))
  Logic Levels:           0  
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.615     2.112    SiTCP/SiTCP/CLK
    SLICE_X1Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.100     2.212 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           2.590     4.802    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X1Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.814     4.029    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism             -0.156     3.872    
                         clock uncertainty            0.154     4.027    
    SLICE_X1Y180         FDRE (Hold_fdre_C_D)         0.047     4.074    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -4.074    
                         arrival time                           4.802    
  -------------------------------------------------------------------
                         slack                                  0.729    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_200MP_IN
  To Clock:  CLK_125M

Setup :            8  Failing Endpoints,  Worst Slack       -0.956ns,  Total Violation       -7.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        2.818ns  (logic 0.159ns (5.643%)  route 2.659ns (94.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 19.411 - 16.000 ) 
    Source Clock Delay      (SCD):    2.435ns = ( 17.435 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    15.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154    16.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    16.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.781    17.435    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.124    17.559 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.505    19.064    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.035    19.099 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.153    20.252    Transport0/AR[0]
    SLICE_X23Y133        FDCE                                         f  Transport0/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388    16.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083    17.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    17.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610    18.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    18.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592    18.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.636    19.411    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[0]/C
                         clock pessimism              0.156    19.568    
                         clock uncertainty           -0.154    19.414    
    SLICE_X23Y133        FDCE (Recov_fdce_C_CLR)     -0.117    19.297    Transport0/data_reg[0]
  -------------------------------------------------------------------
                         required time                         19.297    
                         arrival time                         -20.252    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        2.818ns  (logic 0.159ns (5.643%)  route 2.659ns (94.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 19.411 - 16.000 ) 
    Source Clock Delay      (SCD):    2.435ns = ( 17.435 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    15.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154    16.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    16.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.781    17.435    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.124    17.559 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.505    19.064    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.035    19.099 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.153    20.252    Transport0/AR[0]
    SLICE_X23Y133        FDCE                                         f  Transport0/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388    16.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083    17.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    17.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610    18.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    18.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592    18.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.636    19.411    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[3]/C
                         clock pessimism              0.156    19.568    
                         clock uncertainty           -0.154    19.414    
    SLICE_X23Y133        FDCE (Recov_fdce_C_CLR)     -0.117    19.297    Transport0/data_reg[3]
  -------------------------------------------------------------------
                         required time                         19.297    
                         arrival time                         -20.252    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        2.818ns  (logic 0.159ns (5.643%)  route 2.659ns (94.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 19.411 - 16.000 ) 
    Source Clock Delay      (SCD):    2.435ns = ( 17.435 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    15.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154    16.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    16.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.781    17.435    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.124    17.559 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.505    19.064    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.035    19.099 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.153    20.252    Transport0/AR[0]
    SLICE_X23Y133        FDCE                                         f  Transport0/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388    16.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083    17.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    17.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610    18.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    18.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592    18.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.636    19.411    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[5]/C
                         clock pessimism              0.156    19.568    
                         clock uncertainty           -0.154    19.414    
    SLICE_X23Y133        FDCE (Recov_fdce_C_CLR)     -0.117    19.297    Transport0/data_reg[5]
  -------------------------------------------------------------------
                         required time                         19.297    
                         arrival time                         -20.252    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        2.818ns  (logic 0.159ns (5.643%)  route 2.659ns (94.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 19.411 - 16.000 ) 
    Source Clock Delay      (SCD):    2.435ns = ( 17.435 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    15.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154    16.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    16.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.781    17.435    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.124    17.559 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.505    19.064    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.035    19.099 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.153    20.252    Transport0/AR[0]
    SLICE_X23Y133        FDCE                                         f  Transport0/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388    16.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083    17.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    17.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610    18.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    18.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592    18.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.636    19.411    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[7]/C
                         clock pessimism              0.156    19.568    
                         clock uncertainty           -0.154    19.414    
    SLICE_X23Y133        FDCE (Recov_fdce_C_CLR)     -0.117    19.297    Transport0/data_reg[7]
  -------------------------------------------------------------------
                         required time                         19.297    
                         arrival time                         -20.252    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.925ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        2.784ns  (logic 0.159ns (5.712%)  route 2.625ns (94.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 19.408 - 16.000 ) 
    Source Clock Delay      (SCD):    2.435ns = ( 17.435 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    15.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154    16.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    16.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.781    17.435    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.124    17.559 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.505    19.064    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.035    19.099 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.119    20.218    Transport0/AR[0]
    SLICE_X23Y130        FDCE                                         f  Transport0/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388    16.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083    17.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    17.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610    18.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    18.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592    18.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.633    19.408    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[1]/C
                         clock pessimism              0.156    19.565    
                         clock uncertainty           -0.154    19.411    
    SLICE_X23Y130        FDCE (Recov_fdce_C_CLR)     -0.117    19.294    Transport0/data_reg[1]
  -------------------------------------------------------------------
                         required time                         19.294    
                         arrival time                         -20.218    
  -------------------------------------------------------------------
                         slack                                 -0.925    

Slack (VIOLATED) :        -0.925ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        2.784ns  (logic 0.159ns (5.712%)  route 2.625ns (94.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 19.408 - 16.000 ) 
    Source Clock Delay      (SCD):    2.435ns = ( 17.435 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    15.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154    16.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    16.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.781    17.435    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.124    17.559 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.505    19.064    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.035    19.099 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.119    20.218    Transport0/AR[0]
    SLICE_X23Y130        FDCE                                         f  Transport0/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388    16.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083    17.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    17.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610    18.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    18.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592    18.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.633    19.408    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[2]/C
                         clock pessimism              0.156    19.565    
                         clock uncertainty           -0.154    19.411    
    SLICE_X23Y130        FDCE (Recov_fdce_C_CLR)     -0.117    19.294    Transport0/data_reg[2]
  -------------------------------------------------------------------
                         required time                         19.294    
                         arrival time                         -20.218    
  -------------------------------------------------------------------
                         slack                                 -0.925    

Slack (VIOLATED) :        -0.925ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        2.784ns  (logic 0.159ns (5.712%)  route 2.625ns (94.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 19.408 - 16.000 ) 
    Source Clock Delay      (SCD):    2.435ns = ( 17.435 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    15.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154    16.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    16.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.781    17.435    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.124    17.559 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.505    19.064    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.035    19.099 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.119    20.218    Transport0/AR[0]
    SLICE_X23Y130        FDCE                                         f  Transport0/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388    16.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083    17.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    17.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610    18.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    18.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592    18.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.633    19.408    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[4]/C
                         clock pessimism              0.156    19.565    
                         clock uncertainty           -0.154    19.411    
    SLICE_X23Y130        FDCE (Recov_fdce_C_CLR)     -0.117    19.294    Transport0/data_reg[4]
  -------------------------------------------------------------------
                         required time                         19.294    
                         arrival time                         -20.218    
  -------------------------------------------------------------------
                         slack                                 -0.925    

Slack (VIOLATED) :        -0.925ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        2.784ns  (logic 0.159ns (5.712%)  route 2.625ns (94.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 19.408 - 16.000 ) 
    Source Clock Delay      (SCD):    2.435ns = ( 17.435 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    15.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154    16.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    16.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.781    17.435    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.124    17.559 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.505    19.064    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.035    19.099 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.119    20.218    Transport0/AR[0]
    SLICE_X23Y130        FDCE                                         f  Transport0/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388    16.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083    17.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    17.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.610    18.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    18.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.592    18.749    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.775 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           0.633    19.408    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[6]/C
                         clock pessimism              0.156    19.565    
                         clock uncertainty           -0.154    19.411    
    SLICE_X23Y130        FDCE (Recov_fdce_C_CLR)     -0.117    19.294    Transport0/data_reg[6]
  -------------------------------------------------------------------
                         required time                         19.294    
                         arrival time                         -20.218    
  -------------------------------------------------------------------
                         slack                                 -0.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[1]/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.214ns (6.255%)  route 3.208ns (93.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.830ns
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.156     4.215    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.178     4.393 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.722     6.116    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.036     6.152 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.485     7.637    Transport0/AR[0]
    SLICE_X23Y130        FDCE                                         f  Transport0/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.457     7.830    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[1]/C
                         clock pessimism             -0.238     7.591    
                         clock uncertainty            0.154     7.746    
    SLICE_X23Y130        FDCE (Remov_fdce_C_CLR)     -0.140     7.606    Transport0/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.606    
                         arrival time                           7.637    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[2]/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.214ns (6.255%)  route 3.208ns (93.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.830ns
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.156     4.215    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.178     4.393 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.722     6.116    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.036     6.152 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.485     7.637    Transport0/AR[0]
    SLICE_X23Y130        FDCE                                         f  Transport0/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.457     7.830    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[2]/C
                         clock pessimism             -0.238     7.591    
                         clock uncertainty            0.154     7.746    
    SLICE_X23Y130        FDCE (Remov_fdce_C_CLR)     -0.140     7.606    Transport0/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.606    
                         arrival time                           7.637    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[4]/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.214ns (6.255%)  route 3.208ns (93.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.830ns
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.156     4.215    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.178     4.393 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.722     6.116    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.036     6.152 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.485     7.637    Transport0/AR[0]
    SLICE_X23Y130        FDCE                                         f  Transport0/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.457     7.830    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[4]/C
                         clock pessimism             -0.238     7.591    
                         clock uncertainty            0.154     7.746    
    SLICE_X23Y130        FDCE (Remov_fdce_C_CLR)     -0.140     7.606    Transport0/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.606    
                         arrival time                           7.637    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[6]/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.214ns (6.255%)  route 3.208ns (93.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.830ns
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.156     4.215    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.178     4.393 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.722     6.116    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.036     6.152 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.485     7.637    Transport0/AR[0]
    SLICE_X23Y130        FDCE                                         f  Transport0/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.457     7.830    Transport0/CLK
    SLICE_X23Y130        FDCE                                         r  Transport0/data_reg[6]/C
                         clock pessimism             -0.238     7.591    
                         clock uncertainty            0.154     7.746    
    SLICE_X23Y130        FDCE (Remov_fdce_C_CLR)     -0.140     7.606    Transport0/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.606    
                         arrival time                           7.637    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[0]/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.214ns (6.180%)  route 3.249ns (93.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.833ns
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.156     4.215    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.178     4.393 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.722     6.116    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.036     6.152 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.526     7.678    Transport0/AR[0]
    SLICE_X23Y133        FDCE                                         f  Transport0/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.460     7.833    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[0]/C
                         clock pessimism             -0.238     7.594    
                         clock uncertainty            0.154     7.749    
    SLICE_X23Y133        FDCE (Remov_fdce_C_CLR)     -0.140     7.609    Transport0/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.609    
                         arrival time                           7.678    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[3]/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.214ns (6.180%)  route 3.249ns (93.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.833ns
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.156     4.215    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.178     4.393 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.722     6.116    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.036     6.152 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.526     7.678    Transport0/AR[0]
    SLICE_X23Y133        FDCE                                         f  Transport0/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.460     7.833    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[3]/C
                         clock pessimism             -0.238     7.594    
                         clock uncertainty            0.154     7.749    
    SLICE_X23Y133        FDCE (Remov_fdce_C_CLR)     -0.140     7.609    Transport0/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.609    
                         arrival time                           7.678    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[5]/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.214ns (6.180%)  route 3.249ns (93.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.833ns
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.156     4.215    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.178     4.393 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.722     6.116    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.036     6.152 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.526     7.678    Transport0/AR[0]
    SLICE_X23Y133        FDCE                                         f  Transport0/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.460     7.833    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[5]/C
                         clock pessimism             -0.238     7.594    
                         clock uncertainty            0.154     7.749    
    SLICE_X23Y133        FDCE (Remov_fdce_C_CLR)     -0.140     7.609    Transport0/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.609    
                         arrival time                           7.678    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Transport0/data_reg[7]/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.214ns (6.180%)  route 3.249ns (93.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.833ns
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.156     4.215    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.178     4.393 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.722     6.116    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.036     6.152 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          1.526     7.678    Transport0/AR[0]
    SLICE_X23Y133        FDCE                                         f  Transport0/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     6.373 r  CLK_125M_BUFG_inst/O
                         net (fo=8, routed)           1.460     7.833    Transport0/CLK
    SLICE_X23Y133        FDCE                                         r  Transport0/data_reg[7]/C
                         clock pessimism             -0.238     7.594    
                         clock uncertainty            0.154     7.749    
    SLICE_X23Y133        FDCE (Remov_fdce_C_CLR)     -0.140     7.609    Transport0/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.609    
                         arrival time                           7.678    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        1.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led0/led_reg[1]/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.266ns (8.652%)  route 2.809ns (91.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 9.383 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.288     4.586    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.223     4.809 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.885     6.694    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.043     6.737 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          0.923     7.660    led0/AR[0]
    SLICE_X23Y129        FDCE                                         f  led0/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.324     9.383    led0/CLK
    SLICE_X23Y129        FDCE                                         r  led0/led_reg[1]/C
                         clock pessimism              0.251     9.635    
                         clock uncertainty           -0.035     9.599    
    SLICE_X23Y129        FDCE (Recov_fdce_C_CLR)     -0.212     9.387    led0/led_reg[1]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led0/led_reg[2]/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.266ns (8.652%)  route 2.809ns (91.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 9.383 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.288     4.586    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.223     4.809 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.885     6.694    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.043     6.737 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          0.923     7.660    led0/AR[0]
    SLICE_X23Y129        FDCE                                         f  led0/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.324     9.383    led0/CLK
    SLICE_X23Y129        FDCE                                         r  led0/led_reg[2]/C
                         clock pessimism              0.251     9.635    
                         clock uncertainty           -0.035     9.599    
    SLICE_X23Y129        FDCE (Recov_fdce_C_CLR)     -0.212     9.387    led0/led_reg[2]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led0/led_reg[4]/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.266ns (8.652%)  route 2.809ns (91.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 9.383 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.288     4.586    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.223     4.809 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.885     6.694    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.043     6.737 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          0.923     7.660    led0/AR[0]
    SLICE_X23Y129        FDCE                                         f  led0/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.324     9.383    led0/CLK
    SLICE_X23Y129        FDCE                                         r  led0/led_reg[4]/C
                         clock pessimism              0.251     9.635    
                         clock uncertainty           -0.035     9.599    
    SLICE_X23Y129        FDCE (Recov_fdce_C_CLR)     -0.212     9.387    led0/led_reg[4]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led0/led_reg[6]/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.266ns (8.652%)  route 2.809ns (91.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 9.383 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.288     4.586    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.223     4.809 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.885     6.694    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.043     6.737 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          0.923     7.660    led0/AR[0]
    SLICE_X23Y129        FDCE                                         f  led0/led_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.324     9.383    led0/CLK
    SLICE_X23Y129        FDCE                                         r  led0/led_reg[6]/C
                         clock pessimism              0.251     9.635    
                         clock uncertainty           -0.035     9.599    
    SLICE_X23Y129        FDCE (Recov_fdce_C_CLR)     -0.212     9.387    led0/led_reg[6]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.266ns (9.977%)  route 2.400ns (90.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 9.389 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.288     4.586    SiTCP/SiTCP/CLK
    SLICE_X36Y153        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.223     4.809 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           1.885     6.694    SiTCP/TCP_OPEN_ACK
    SLICE_X23Y135        LUT1 (Prop_lut1_I0_O)        0.043     6.737 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=22, routed)          0.515     7.252    fifo_generator_v11_0/rst
    SLICE_X17Y134        FDPE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.330     9.389    fifo_generator_v11_0/clk
    SLICE_X17Y134        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/C
                         clock pessimism              0.251     9.641    
                         clock uncertainty           -0.035     9.605    
    SLICE_X17Y134        FDPE (Recov_fdpe_C_PRE)     -0.178     9.427    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -7.252    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.236ns (9.453%)  route 2.261ns (90.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.278     4.576    SiTCP/SiTCP/CLK
    SLICE_X22Y175        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDPE (Prop_fdpe_C_Q)         0.236     4.812 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.261     7.072    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X7Y158         FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.219     9.278    SiTCP/SiTCP/CLK
    SLICE_X7Y158         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
                         clock pessimism              0.324     9.603    
                         clock uncertainty           -0.035     9.567    
    SLICE_X7Y158         FDCE (Recov_fdce_C_CLR)     -0.292     9.275    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_0/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.236ns (9.453%)  route 2.261ns (90.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.278     4.576    SiTCP/SiTCP/CLK
    SLICE_X22Y175        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDPE (Prop_fdpe_C_Q)         0.236     4.812 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.261     7.072    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X6Y158         FDPE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.219     9.278    SiTCP/SiTCP/CLK
    SLICE_X6Y158         FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_0/C
                         clock pessimism              0.324     9.603    
                         clock uncertainty           -0.035     9.567    
    SLICE_X6Y158         FDPE (Recov_fdpe_C_PRE)     -0.267     9.300    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_0
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_4/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.236ns (9.453%)  route 2.261ns (90.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.278     4.576    SiTCP/SiTCP/CLK
    SLICE_X22Y175        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDPE (Prop_fdpe_C_Q)         0.236     4.812 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.261     7.072    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X6Y158         FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.219     9.278    SiTCP/SiTCP/CLK
    SLICE_X6Y158         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_4/C
                         clock pessimism              0.324     9.603    
                         clock uncertainty           -0.035     9.567    
    SLICE_X6Y158         FDCE (Recov_fdce_C_CLR)     -0.267     9.300    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_4
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_5/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.236ns (9.453%)  route 2.261ns (90.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.278     4.576    SiTCP/SiTCP/CLK
    SLICE_X22Y175        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDPE (Prop_fdpe_C_Q)         0.236     4.812 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.261     7.072    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X6Y158         FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.219     9.278    SiTCP/SiTCP/CLK
    SLICE_X6Y158         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_5/C
                         clock pessimism              0.324     9.603    
                         clock uncertainty           -0.035     9.567    
    SLICE_X6Y158         FDCE (Recov_fdce_C_CLR)     -0.267     9.300    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_5
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_6/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.236ns (9.453%)  route 2.261ns (90.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.278     4.576    SiTCP/SiTCP/CLK
    SLICE_X22Y175        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDPE (Prop_fdpe_C_Q)         0.236     4.812 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.261     7.072    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X6Y158         FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        1.219     9.278    SiTCP/SiTCP/CLK
    SLICE_X6Y158         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_6/C
                         clock pessimism              0.324     9.603    
                         clock uncertainty           -0.035     9.567    
    SLICE_X6Y158         FDCE (Recov_fdce_C_CLR)     -0.267     9.300    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_6
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  2.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/state_FSM_FFd1/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.107ns (41.668%)  route 0.150ns (58.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.576     2.073    SiTCP/SiTCP/CLK
    SLICE_X22Y175        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDPE (Prop_fdpe_C_Q)         0.107     2.180 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.150     2.330    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X20Y176        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/state_FSM_FFd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.775     2.429    SiTCP/SiTCP/CLK
    SLICE_X20Y176        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/state_FSM_FFd1/C
                         clock pessimism             -0.324     2.104    
    SLICE_X20Y176        FDCE (Remov_fdce_C_CLR)     -0.086     2.018    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/state_FSM_FFd1
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/state_FSM_FFd2/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.107ns (41.668%)  route 0.150ns (58.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.576     2.073    SiTCP/SiTCP/CLK
    SLICE_X22Y175        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDPE (Prop_fdpe_C_Q)         0.107     2.180 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.150     2.330    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X20Y176        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/state_FSM_FFd2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.775     2.429    SiTCP/SiTCP/CLK
    SLICE_X20Y176        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/state_FSM_FFd2/C
                         clock pessimism             -0.324     2.104    
    SLICE_X20Y176        FDCE (Remov_fdce_C_CLR)     -0.086     2.018    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/state_FSM_FFd2
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/state_FSM_FFd3/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.107ns (41.668%)  route 0.150ns (58.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.576     2.073    SiTCP/SiTCP/CLK
    SLICE_X22Y175        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDPE (Prop_fdpe_C_Q)         0.107     2.180 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.150     2.330    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X20Y176        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/state_FSM_FFd3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.775     2.429    SiTCP/SiTCP/CLK
    SLICE_X20Y176        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/state_FSM_FFd3/C
                         clock pessimism             -0.324     2.104    
    SLICE_X20Y176        FDCE (Remov_fdce_C_CLR)     -0.086     2.018    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/state_FSM_FFd3
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.521%)  route 0.160ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.637     2.134    fifo_generator_v11_0/clk
    SLICE_X20Y135        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.160     2.412    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X20Y132        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.854     2.508    fifo_generator_v11_0/clk
    SLICE_X20Y132        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10/C
                         clock pessimism             -0.363     2.144    
    SLICE_X20Y132        FDCE (Remov_fdce_C_CLR)     -0.050     2.094    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.521%)  route 0.160ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.637     2.134    fifo_generator_v11_0/clk
    SLICE_X20Y135        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.160     2.412    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X20Y132        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.854     2.508    fifo_generator_v11_0/clk
    SLICE_X20Y132        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11/C
                         clock pessimism             -0.363     2.144    
    SLICE_X20Y132        FDCE (Remov_fdce_C_CLR)     -0.050     2.094    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.521%)  route 0.160ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.637     2.134    fifo_generator_v11_0/clk
    SLICE_X20Y135        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.160     2.412    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X20Y132        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.854     2.508    fifo_generator_v11_0/clk
    SLICE_X20Y132        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8/C
                         clock pessimism             -0.363     2.144    
    SLICE_X20Y132        FDCE (Remov_fdce_C_CLR)     -0.050     2.094    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.521%)  route 0.160ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.637     2.134    fifo_generator_v11_0/clk
    SLICE_X20Y135        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.160     2.412    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X20Y132        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.854     2.508    fifo_generator_v11_0/clk
    SLICE_X20Y132        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9/C
                         clock pessimism             -0.363     2.144    
    SLICE_X20Y132        FDCE (Remov_fdce_C_CLR)     -0.050     2.094    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.521%)  route 0.160ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.637     2.134    fifo_generator_v11_0/clk
    SLICE_X20Y135        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.160     2.412    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X21Y132        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.854     2.508    fifo_generator_v11_0/clk
    SLICE_X21Y132        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/C
                         clock pessimism             -0.363     2.144    
    SLICE_X21Y132        FDCE (Remov_fdce_C_CLR)     -0.069     2.075    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.521%)  route 0.160ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.637     2.134    fifo_generator_v11_0/clk
    SLICE_X20Y135        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.160     2.412    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X21Y132        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.854     2.508    fifo_generator_v11_0/clk
    SLICE_X21Y132        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11/C
                         clock pessimism             -0.363     2.144    
    SLICE_X21Y132        FDCE (Remov_fdce_C_CLR)     -0.069     2.075    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.521%)  route 0.160ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.637     2.134    fifo_generator_v11_0/clk
    SLICE_X20Y135        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.160     2.412    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X21Y132        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4124, routed)        0.854     2.508    fifo_generator_v11_0/clk
    SLICE_X21Y132        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8/C
                         clock pessimism             -0.363     2.144    
    SLICE_X21Y132        FDCE (Remov_fdce_C_CLR)     -0.069     2.075    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK_125M
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     3.085 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.085    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     3.077 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.077    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 IOB_GTX/C
                            (rising edge-triggered cell ODDR clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_GTXCLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.074ns  (logic 3.074ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y181                                     0.000     0.000 r  IOB_GTX/C
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  IOB_GTX/Q
                         net (fo=1, routed)           0.000     0.366    GMII_GTXCLK_OBUF
    K30                  OBUF (Prop_obuf_I_O)         2.708     3.074 r  GMII_GTXCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.074    GMII_GTXCLK
    K30                                                               r  GMII_GTXCLK (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     3.071 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.071    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     3.061 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.061    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     3.059 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.059    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     3.058 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.058    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     3.048 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.048    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     3.041 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.041    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     3.030 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.030    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  GMII_TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       22.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.444ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     7.556 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.556    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 22.444    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     7.542 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.542    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.461ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     7.539 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.539    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 22.461    

Slack (MET) :             22.475ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.462     4.464    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     4.830 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     4.830    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     7.525 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.525    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 22.475    

Slack (MET) :             22.476ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     7.524 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.524    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 22.476    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     7.523 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.523    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                 22.477    

Slack (MET) :             22.484ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     7.516 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.516    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 22.484    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     7.509 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.509    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.499ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     7.501 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.501    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 22.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.576ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         1.335     3.576 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.576    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.538ns  (logic 1.538ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         1.346     3.585 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.585    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.545ns  (logic 1.545ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         1.353     3.592 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.592    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.555ns  (logic 1.555ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         1.363     3.600 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         1.364     3.600 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.601ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.557ns  (logic 1.557ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.636     2.044    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.192     2.236 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     2.236    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         1.365     3.601 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.601    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.568ns  (logic 1.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         1.376     3.615 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.615    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.618ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         1.381     3.618 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.618    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.630ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         1.389     3.630 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.630    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  3.630    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  SYSCLK_200MP_IN
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        4.313ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_RSTn
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        5.687ns  (logic 3.015ns (53.026%)  route 2.671ns (46.974%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175                                     0.000     0.000 r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
    SLICE_X22Y175        FDPE (Prop_fdpe_C_Q)         0.236     0.236 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         1.542     1.778    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X0Y186         LUT1 (Prop_lut1_I0_O)        0.123     1.901 r  SiTCP/SiTCP/GMII_RSTn1_INV_0/O
                         net (fo=1, routed)           1.130     3.030    GMII_RSTn_OBUF
    L20                  OBUF (Prop_obuf_I_O)         2.656     5.687 r  GMII_RSTn_OBUF_inst/O
                         net (fo=0)                   0.000     5.687    GMII_RSTn
    L20                                                               r  GMII_RSTn (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_MDIO
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.223ns  (logic 2.707ns (64.110%)  route 1.516ns (35.890%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y183                                      0.000     0.000 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/C
    SLICE_X4Y183         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/Q
                         net (fo=1, routed)           0.377     0.600    SiTCP/GMII_MDIO_OE
    SLICE_X0Y189         LUT1 (Prop_lut1_I0_O)        0.043     0.643 f  SiTCP/GMII_MDIO_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.138     1.782    GMII_MDIO_IOBUF_inst/T
    J21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.441     4.223 r  GMII_MDIO_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.223    GMII_MDIO
    J21                                                               r  GMII_MDIO (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_MDC
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.166ns  (logic 2.957ns (70.987%)  route 1.209ns (29.013%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144                                      0.000     0.000 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/C
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/Q
                         net (fo=1, routed)           1.209     1.445    GMII_MDC_OBUF
    R23                  OBUF (Prop_obuf_I_O)         2.721     4.166 r  GMII_MDC_OBUF_inst/O
                         net (fo=0)                   0.000     4.166    GMII_MDC
    R23                                                               r  GMII_MDC (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -4.166    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I2C_SCL
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.661ns  (logic 3.661ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y191                                     0.000     0.000 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/C
    OLOGIC_X0Y191        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/Q
                         net (fo=1, routed)           0.000     0.366    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OB_SCL
    K21                  OBUF (Prop_obuf_I_O)         3.295     3.661 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_OB/O
                         net (fo=0)                   0.000     3.661    I2C_SCL
    K21                                                               r  I2C_SCL (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.661    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I2C_SDA
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.479ns  (logic 3.479ns (100.000%)  route 0.537ns (15.435%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y192                                     0.000     0.000 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/C
    OLOGIC_X0Y192        FDRE (Prop_fdre_C_Q)         0.426     0.426 f  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/Q
                         net (fo=1, routed)           0.000     0.426    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/T
    L21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.053     3.479 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/OBUFT/O
                         net (fo=2, unset)            0.537     4.016    I2C_SDA
    L21                                                               r  I2C_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  6.521    





