

================================================================
== Vivado HLS Report for 'bmm_top'
================================================================
* Date:           Thu May  1 14:16:02 2014

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        bmm_top
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -| 0 ~ ? |    no    |
        | + Loop 1.1  |    ?|    ?|        16|          4|          1|      ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|    1051|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     20|     225|     105|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     320|
|Register         |        -|      -|    1389|       -|
|ShiftMemory      |        -|      -|       0|       4|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     20|    1614|    1480|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+-------+----+----+
    |            Instance           |           Module           | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------------+----------------------------+---------+-------+----+----+
    |bmm_top_mul_32ns_32ns_64_6_U1  |bmm_top_mul_32ns_32ns_64_6  |        0|      4|  45|  21|
    |bmm_top_mul_32s_32s_32_6_U2    |bmm_top_mul_32s_32s_32_6    |        0|      4|  45|  21|
    |bmm_top_mul_32s_32s_32_6_U3    |bmm_top_mul_32s_32s_32_6    |        0|      4|  45|  21|
    |bmm_top_mul_32s_32s_32_6_U4    |bmm_top_mul_32s_32s_32_6    |        0|      4|  45|  21|
    |bmm_top_mul_32s_32s_32_6_U5    |bmm_top_mul_32s_32s_32_6    |        0|      4|  45|  21|
    +-------------------------------+----------------------------+---------+-------+----+----+
    |Total                          |                            |        0|     20| 225| 105|
    +-------------------------------+----------------------------+---------+-------+----+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |exitcond_1_reg_661  |  0|   1|    1|          0|
    |exitcond_2_reg_682  |  0|   1|    1|          0|
    |exitcond_3_reg_703  |  0|   1|    1|          0|
    |exitcond_reg_645    |  0|   1|    1|          0|
    +--------------------+---+----+-----+-----------+
    |Total               |  0|   4|    4|          0|
    +--------------------+---+----+-----+-----------+

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_247_p2                  |     +    |      0|  0|  32|          32|           1|
    |indvar_flatten_next_fu_228_p2  |     +    |      0|  0|  64|          64|           1|
    |j_1_fu_579_p2                  |     +    |      0|  0|  32|          32|           1|
    |k_1_3_fu_479_p2                |     +    |      0|  0|  32|          32|           3|
    |tmpVal_1_1_fu_551_p2           |     +    |      0|  0|  32|          32|          32|
    |tmpVal_1_2_fu_555_p2           |     +    |      0|  0|  32|          32|          32|
    |tmpVal_1_3_fu_559_p2           |     +    |      0|  0|  32|          32|          32|
    |tmpVal_1_fu_545_p2             |     +    |      0|  0|  32|          32|          32|
    |tmp_10_fu_424_p2               |     +    |      0|  0|  40|          40|          40|
    |tmp_12_fu_451_p2               |     +    |      0|  0|  40|          40|          40|
    |tmp_14_fu_565_p2               |     +    |      0|  0|  40|          40|          40|
    |tmp_15_fu_488_p2               |     +    |      0|  0|  40|          40|          40|
    |tmp_17_fu_514_p2               |     +    |      0|  0|  40|          40|          40|
    |tmp_1_fu_355_p2                |     +    |      0|  0|  40|          40|          40|
    |tmp_4_fu_584_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp_6_fu_382_p2                |     +    |      0|  0|  40|          40|          40|
    |tmp_7_fu_286_p2                |     +    |      0|  0|  40|          40|          40|
    |tmp_9_fu_313_p2                |     +    |      0|  0|  40|          40|          40|
    |i_mid2_fu_253_p3               |  Select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_239_p3               |  Select  |      0|  0|  32|           1|           1|
    |ap_sig_bdd_172                 |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_728                 |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_733                 |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_737                 |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_739                 |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_742                 |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_746                 |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_751                 |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_234_p2            |   icmp   |      0|  0|  40|          32|          32|
    |exitcond_1_fu_346_p2           |   icmp   |      0|  0|  40|          32|          32|
    |exitcond_2_fu_415_p2           |   icmp   |      0|  0|  40|          32|          32|
    |exitcond_3_fu_474_p2           |   icmp   |      0|  0|  40|          32|          32|
    |exitcond_flatten_fu_223_p2     |   icmp   |      0|  0|  81|          64|          64|
    |exitcond_fu_277_p2             |   icmp   |      0|  0|  40|          32|          32|
    |ap_sig_bdd_133                 |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_168                 |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_196                 |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_237                 |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_87                  |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1051|         919|         796|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |b1_address              |  32|          5|   32|        160|
    |b2_address              |  32|          5|   32|        160|
    |i_reg_151               |  32|          2|   32|         64|
    |indvar_flatten_reg_140  |  64|          2|   64|        128|
    |j_reg_162               |  32|          2|   32|         64|
    |k_phi_fu_177_p4         |  32|          2|   32|         64|
    |k_reg_173               |  32|          2|   32|         64|
    |tmpVal_lcssa_reg_197    |  32|          4|   32|        128|
    |tmpVal_reg_185          |  32|          2|   32|         64|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 320|         26|  320|        896|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+-----+-----------+
    |             Name            | FF | Bits| Const Bits|
    +-----------------------------+----+-----+-----------+
    |ap_CS_fsm                    |   5|    5|          0|
    |ap_reg_ppiten_pp0_it0        |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1        |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2        |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3        |   1|    1|          0|
    |b1_addr_1_read_reg_734       |  32|   32|          0|
    |b1_addr_1_reg_665            |  31|   32|          1|
    |b1_addr_2_read_reg_744       |  32|   32|          0|
    |b1_addr_2_reg_686            |  30|   32|          2|
    |b1_addr_3_read_reg_754       |  32|   32|          0|
    |b1_addr_3_reg_712            |  30|   32|          2|
    |b1_addr_read_reg_724         |  32|   32|          0|
    |b1_addr_reg_649              |  32|   32|          0|
    |b2_addr_1_read_reg_739       |  32|   32|          0|
    |b2_addr_1_reg_671            |  32|   32|          0|
    |b2_addr_2_read_reg_749       |  32|   32|          0|
    |b2_addr_2_reg_692            |  32|   32|          0|
    |b2_addr_3_read_reg_759       |  32|   32|          0|
    |b2_addr_3_reg_718            |  32|   32|          0|
    |b2_addr_read_reg_729         |  32|   32|          0|
    |b2_addr_reg_655              |  32|   32|          0|
    |b3_addr_read_reg_807         |  32|   32|          0|
    |b3_addr_reg_796              |  32|   32|          0|
    |blockSize_read_reg_589       |  32|   32|          0|
    |bound_reg_604                |  64|   64|          0|
    |exitcond_1_reg_661           |   1|    1|          0|
    |exitcond_2_reg_682           |   1|    1|          0|
    |exitcond_3_reg_703           |   1|    1|          0|
    |exitcond_reg_645             |   1|    1|          0|
    |i_mid2_reg_622               |  32|   32|          0|
    |i_reg_151                    |  32|   32|          0|
    |indvar_flatten_next_reg_612  |  64|   64|          0|
    |indvar_flatten_reg_140       |  64|   64|          0|
    |j_1_reg_802                  |  32|   32|          0|
    |j_mid2_reg_617               |  32|   32|          0|
    |j_reg_162                    |  32|   32|          0|
    |k_1_2_reg_698                |  30|   32|          2|
    |k_1_3_reg_707                |  32|   32|          0|
    |k_reg_173                    |  32|   32|          0|
    |tmpVal_1_1_reg_775           |  32|   32|          0|
    |tmpVal_1_reg_764             |  32|   32|          0|
    |tmpVal_lcssa_reg_197         |  32|   32|          0|
    |tmpVal_reg_185               |  32|   32|          0|
    |tmp_13_reg_677               |  30|   30|          0|
    |tmp_3_cast_reg_636           |  40|   40|          0|
    |tmp_4_reg_812                |  32|   32|          0|
    |tmp_5_cast_reg_627           |  33|   40|          7|
    |tmp_7_1_reg_770              |  32|   32|          0|
    |tmp_7_2_reg_781              |  32|   32|          0|
    +-----------------------------+----+-----+-----------+
    |Total                        |1389| 1403|         14|
    +-----------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|b1_req_din        | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_req_full_n     |  in |    1|   ap_bus   |      b1      |    pointer   |
|b1_req_write      | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_rsp_empty_n    |  in |    1|   ap_bus   |      b1      |    pointer   |
|b1_rsp_read       | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_address        | out |   32|   ap_bus   |      b1      |    pointer   |
|b1_datain         |  in |   32|   ap_bus   |      b1      |    pointer   |
|b1_dataout        | out |   32|   ap_bus   |      b1      |    pointer   |
|b1_size           | out |   32|   ap_bus   |      b1      |    pointer   |
|b2_req_din        | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_req_full_n     |  in |    1|   ap_bus   |      b2      |    pointer   |
|b2_req_write      | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_rsp_empty_n    |  in |    1|   ap_bus   |      b2      |    pointer   |
|b2_rsp_read       | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_address        | out |   32|   ap_bus   |      b2      |    pointer   |
|b2_datain         |  in |   32|   ap_bus   |      b2      |    pointer   |
|b2_dataout        | out |   32|   ap_bus   |      b2      |    pointer   |
|b2_size           | out |   32|   ap_bus   |      b2      |    pointer   |
|b3_req_din        | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_req_full_n     |  in |    1|   ap_bus   |      b3      |    pointer   |
|b3_req_write      | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_rsp_empty_n    |  in |    1|   ap_bus   |      b3      |    pointer   |
|b3_rsp_read       | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_address        | out |   32|   ap_bus   |      b3      |    pointer   |
|b3_datain         |  in |   32|   ap_bus   |      b3      |    pointer   |
|b3_dataout        | out |   32|   ap_bus   |      b3      |    pointer   |
|b3_size           | out |   32|   ap_bus   |      b3      |    pointer   |
|blockSize         |  in |   32|    ap_hs   |   blockSize  |    scalar    |
|blockSize_ap_vld  |  in |    1|    ap_hs   |   blockSize  |    scalar    |
|blockSize_ap_ack  | out |    1|    ap_hs   |   blockSize  |    scalar    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 32
* Pipeline: 1
  Pipeline-0: II = 4, D = 16, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond_flatten)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / (exitcond) | (!exitcond & exitcond_1) | (!exitcond & !exitcond_1 & exitcond_2) | (!exitcond & !exitcond_1 & !exitcond_2 & exitcond_3)
	8  / (!exitcond & !exitcond_1 & !exitcond_2 & !exitcond_3)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	7  / true
* FSM state operations: 

 <State 1>: 6.08ns
ST_1: blockSize_read [1/1] 0.00ns
:5  %blockSize_read = call i32 @_ssdm_op_Read.ap_hs.i32(i32 %blockSize)

ST_1: cast [1/1] 0.00ns
:15  %cast = zext i32 %blockSize_read to i64

ST_1: bound [6/6] 6.08ns
:16  %bound = mul i64 %cast, %cast


 <State 2>: 6.08ns
ST_2: bound [5/6] 6.08ns
:16  %bound = mul i64 %cast, %cast


 <State 3>: 6.08ns
ST_3: bound [4/6] 6.08ns
:16  %bound = mul i64 %cast, %cast


 <State 4>: 6.08ns
ST_4: bound [3/6] 6.08ns
:16  %bound = mul i64 %cast, %cast


 <State 5>: 6.08ns
ST_5: bound [2/6] 6.08ns
:16  %bound = mul i64 %cast, %cast


 <State 6>: 6.08ns
ST_6: stg_40 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b1), !map !7

ST_6: stg_41 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b2), !map !13

ST_6: stg_42 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b3), !map !17

ST_6: stg_43 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %blockSize) nounwind, !map !21

ST_6: stg_44 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

ST_6: stg_45 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBus(i32* %b1, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1)

ST_6: stg_46 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i32* %b1, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_47 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBus(i32* %b2, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1)

ST_6: stg_48 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecIFCore(i32* %b2, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_49 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBus(i32* %b3, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1)

ST_6: stg_50 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecIFCore(i32* %b3, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_51 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [20 x i8]* @p_str4) nounwind

ST_6: stg_52 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecWire(i32 %blockSize, [6 x i8]* @p_str5, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: stg_53 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecIFCore(i32 %blockSize, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [20 x i8]* @p_str4) nounwind

ST_6: bound [1/6] 6.08ns
:16  %bound = mul i64 %cast, %cast

ST_6: stg_55 [1/1] 1.57ns
:17  br label %1


 <State 7>: 3.89ns
ST_7: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %7 ]

ST_7: i [1/1] 0.00ns
:1  %i = phi i32 [ 0, %0 ], [ %i_mid2, %7 ]

ST_7: j [1/1] 0.00ns
:2  %j = phi i32 [ 0, %0 ], [ %j_1, %7 ]

ST_7: exitcond_flatten [1/1] 2.71ns
:3  %exitcond_flatten = icmp eq i64 %indvar_flatten, %bound

ST_7: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 -8589934591, i64 0)

ST_7: indvar_flatten_next [1/1] 3.40ns
:5  %indvar_flatten_next = add i64 %indvar_flatten, 1

ST_7: stg_62 [1/1] 0.00ns
:6  br i1 %exitcond_flatten, label %8, label %.preheader1

ST_7: exitcond1 [1/1] 2.52ns
.preheader1:0  %exitcond1 = icmp eq i32 %j, %blockSize_read

ST_7: j_mid2 [1/1] 1.37ns
.preheader1:1  %j_mid2 = select i1 %exitcond1, i32 0, i32 %j

ST_7: i_s [1/1] 2.44ns
.preheader1:2  %i_s = add nsw i32 %i, 1

ST_7: i_mid2 [1/1] 1.37ns
.preheader1:3  %i_mid2 = select i1 %exitcond1, i32 %i_s, i32 %i

ST_7: tmp_5 [1/1] 0.00ns
.preheader1:4  %tmp_5 = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %i_mid2, i7 0)

ST_7: tmp_5_cast [1/1] 0.00ns
.preheader1:5  %tmp_5_cast = sext i39 %tmp_5 to i40

ST_7: tmp_3_cast [1/1] 0.00ns
.preheader1:6  %tmp_3_cast = sext i32 %j_mid2 to i40

ST_7: stg_70 [1/1] 1.57ns
.preheader1:7  br label %2

ST_7: stg_71 [1/1] 0.00ns
:0  ret void


 <State 8>: 2.68ns
ST_8: k [1/1] 0.00ns
:0  %k = phi i32 [ %k_1_3, %6 ], [ 0, %.preheader1 ]

ST_8: exitcond [1/1] 2.52ns
:2  %exitcond = icmp eq i32 %k, %blockSize_read

ST_8: tmp_6_cast4 [1/1] 0.00ns
:3  %tmp_6_cast4 = sext i32 %k to i40

ST_8: tmp_7 [1/1] 2.68ns
:4  %tmp_7 = add i40 %tmp_5_cast, %tmp_6_cast4

ST_8: tmp_7_cast [1/1] 0.00ns
:5  %tmp_7_cast = sext i40 %tmp_7 to i64

ST_8: b1_addr [1/1] 0.00ns
:6  %b1_addr = getelementptr i32* %b1, i64 %tmp_7_cast

ST_8: tmp_8 [1/1] 0.00ns
:9  %tmp_8 = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %k, i7 0)

ST_8: tmp_8_cast [1/1] 0.00ns
:10  %tmp_8_cast = sext i39 %tmp_8 to i40

ST_8: tmp_9 [1/1] 2.68ns
:11  %tmp_9 = add i40 %tmp_8_cast, %tmp_3_cast

ST_8: tmp_9_cast [1/1] 0.00ns
:12  %tmp_9_cast = sext i40 %tmp_9 to i64

ST_8: b2_addr [1/1] 0.00ns
:13  %b2_addr = getelementptr i32* %b2, i64 %tmp_9_cast


 <State 9>: 8.75ns
ST_9: b1_load_req [5/5] 8.75ns
:7  %b1_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr, i32 1)

ST_9: b2_load_req [5/5] 8.75ns
:14  %b2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr, i32 1)

ST_9: tmp [1/1] 0.00ns
:19  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %k, i32 1, i32 31)

ST_9: k_1_s [1/1] 0.00ns
:20  %k_1_s = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp, i1 true)

ST_9: exitcond_1 [1/1] 2.52ns
:21  %exitcond_1 = icmp eq i32 %k_1_s, %blockSize_read

ST_9: tmp_6_1_cast3 [1/1] 0.00ns
:0  %tmp_6_1_cast3 = sext i32 %k_1_s to i40

ST_9: tmp_1 [1/1] 2.68ns
:1  %tmp_1 = add i40 %tmp_5_cast, %tmp_6_1_cast3

ST_9: tmp_11_cast [1/1] 0.00ns
:2  %tmp_11_cast = sext i40 %tmp_1 to i64

ST_9: b1_addr_1 [1/1] 0.00ns
:3  %b1_addr_1 = getelementptr i32* %b1, i64 %tmp_11_cast

ST_9: tmp_3 [1/1] 0.00ns
:6  %tmp_3 = call i39 @_ssdm_op_BitConcatenate.i39.i31.i8(i31 %tmp, i8 -128)

ST_9: tmp_12_cast [1/1] 0.00ns
:7  %tmp_12_cast = sext i39 %tmp_3 to i40

ST_9: tmp_6 [1/1] 2.68ns
:8  %tmp_6 = add i40 %tmp_12_cast, %tmp_3_cast

ST_9: tmp_13_cast [1/1] 0.00ns
:9  %tmp_13_cast = sext i40 %tmp_6 to i64

ST_9: b2_addr_1 [1/1] 0.00ns
:10  %b2_addr_1 = getelementptr i32* %b2, i64 %tmp_13_cast


 <State 10>: 8.75ns
ST_10: b1_load_req [4/5] 8.75ns
:7  %b1_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr, i32 1)

ST_10: b2_load_req [4/5] 8.75ns
:14  %b2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr, i32 1)

ST_10: b1_load_1_req [5/5] 8.75ns
:4  %b1_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_1, i32 1)

ST_10: b2_load_1_req [5/5] 8.75ns
:11  %b2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_1, i32 1)

ST_10: tmp_13 [1/1] 0.00ns
:15  %tmp_13 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %k, i32 2, i32 31)

ST_10: k_1_1 [1/1] 0.00ns
:16  %k_1_1 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_13, i2 -2)

ST_10: exitcond_2 [1/1] 2.52ns
:17  %exitcond_2 = icmp eq i32 %k_1_1, %blockSize_read

ST_10: tmp_6_2_cast2 [1/1] 0.00ns
:0  %tmp_6_2_cast2 = sext i32 %k_1_1 to i40

ST_10: tmp_10 [1/1] 2.68ns
:1  %tmp_10 = add i40 %tmp_5_cast, %tmp_6_2_cast2

ST_10: tmp_15_cast [1/1] 0.00ns
:2  %tmp_15_cast = sext i40 %tmp_10 to i64

ST_10: b1_addr_2 [1/1] 0.00ns
:3  %b1_addr_2 = getelementptr i32* %b1, i64 %tmp_15_cast

ST_10: tmp_11 [1/1] 0.00ns
:6  %tmp_11 = call i39 @_ssdm_op_BitConcatenate.i39.i30.i9(i30 %tmp_13, i9 -256)

ST_10: tmp_16_cast [1/1] 0.00ns
:7  %tmp_16_cast = sext i39 %tmp_11 to i40

ST_10: tmp_12 [1/1] 2.68ns
:8  %tmp_12 = add i40 %tmp_16_cast, %tmp_3_cast

ST_10: tmp_17_cast [1/1] 0.00ns
:9  %tmp_17_cast = sext i40 %tmp_12 to i64

ST_10: b2_addr_2 [1/1] 0.00ns
:10  %b2_addr_2 = getelementptr i32* %b2, i64 %tmp_17_cast

ST_10: k_1_2 [1/1] 0.00ns
:15  %k_1_2 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_13, i2 -1)

ST_10: exitcond_3 [1/1] 2.52ns
:16  %exitcond_3 = icmp eq i32 %k_1_2, %blockSize_read

ST_10: k_1_3 [1/1] 2.44ns
:15  %k_1_3 = add nsw i32 %k, 4


 <State 11>: 8.75ns
ST_11: b1_load_req [3/5] 8.75ns
:7  %b1_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr, i32 1)

ST_11: b2_load_req [3/5] 8.75ns
:14  %b2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr, i32 1)

ST_11: b1_load_1_req [4/5] 8.75ns
:4  %b1_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_1, i32 1)

ST_11: b2_load_1_req [4/5] 8.75ns
:11  %b2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_1, i32 1)

ST_11: b1_load_2_req [5/5] 8.75ns
:4  %b1_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_2, i32 1)

ST_11: b2_load_2_req [5/5] 8.75ns
:11  %b2_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_2, i32 1)

ST_11: tmp_6_3_cast1 [1/1] 0.00ns
:0  %tmp_6_3_cast1 = sext i32 %k_1_2 to i40

ST_11: tmp_15 [1/1] 2.68ns
:1  %tmp_15 = add i40 %tmp_5_cast, %tmp_6_3_cast1

ST_11: tmp_21_cast [1/1] 0.00ns
:2  %tmp_21_cast = sext i40 %tmp_15 to i64

ST_11: b1_addr_3 [1/1] 0.00ns
:3  %b1_addr_3 = getelementptr i32* %b1, i64 %tmp_21_cast

ST_11: tmp_16 [1/1] 0.00ns
:6  %tmp_16 = call i39 @_ssdm_op_BitConcatenate.i39.i30.i9(i30 %tmp_13, i9 -128)

ST_11: tmp_22_cast [1/1] 0.00ns
:7  %tmp_22_cast = sext i39 %tmp_16 to i40

ST_11: tmp_17 [1/1] 2.68ns
:8  %tmp_17 = add i40 %tmp_22_cast, %tmp_3_cast

ST_11: tmp_23_cast [1/1] 0.00ns
:9  %tmp_23_cast = sext i40 %tmp_17 to i64

ST_11: b2_addr_3 [1/1] 0.00ns
:10  %b2_addr_3 = getelementptr i32* %b2, i64 %tmp_23_cast


 <State 12>: 8.75ns
ST_12: b1_load_req [2/5] 8.75ns
:7  %b1_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr, i32 1)

ST_12: b2_load_req [2/5] 8.75ns
:14  %b2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr, i32 1)

ST_12: b1_load_1_req [3/5] 8.75ns
:4  %b1_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_1, i32 1)

ST_12: b2_load_1_req [3/5] 8.75ns
:11  %b2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_1, i32 1)

ST_12: b1_load_2_req [4/5] 8.75ns
:4  %b1_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_2, i32 1)

ST_12: b2_load_2_req [4/5] 8.75ns
:11  %b2_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_2, i32 1)

ST_12: b1_load_3_req [5/5] 8.75ns
:4  %b1_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_3, i32 1)

ST_12: b2_load_3_req [5/5] 8.75ns
:11  %b2_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_3, i32 1)


 <State 13>: 8.75ns
ST_13: b1_load_req [1/5] 8.75ns
:7  %b1_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr, i32 1)

ST_13: b2_load_req [1/5] 8.75ns
:14  %b2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr, i32 1)

ST_13: b1_load_1_req [2/5] 8.75ns
:4  %b1_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_1, i32 1)

ST_13: b2_load_1_req [2/5] 8.75ns
:11  %b2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_1, i32 1)

ST_13: b1_load_2_req [3/5] 8.75ns
:4  %b1_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_2, i32 1)

ST_13: b2_load_2_req [3/5] 8.75ns
:11  %b2_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_2, i32 1)

ST_13: b1_load_3_req [4/5] 8.75ns
:4  %b1_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_3, i32 1)

ST_13: b2_load_3_req [4/5] 8.75ns
:11  %b2_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_3, i32 1)


 <State 14>: 8.75ns
ST_14: b1_addr_read [1/1] 8.75ns
:8  %b1_addr_read = call i32 @_ssdm_op_Read.ap_bus.volatile.i32P(i32* %b1_addr)

ST_14: b2_addr_read [1/1] 8.75ns
:15  %b2_addr_read = call i32 @_ssdm_op_Read.ap_bus.volatile.i32P(i32* %b2_addr)

ST_14: b1_load_1_req [1/5] 8.75ns
:4  %b1_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_1, i32 1)

ST_14: b2_load_1_req [1/5] 8.75ns
:11  %b2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_1, i32 1)

ST_14: b1_load_2_req [2/5] 8.75ns
:4  %b1_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_2, i32 1)

ST_14: b2_load_2_req [2/5] 8.75ns
:11  %b2_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_2, i32 1)

ST_14: b1_load_3_req [3/5] 8.75ns
:4  %b1_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_3, i32 1)

ST_14: b2_load_3_req [3/5] 8.75ns
:11  %b2_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_3, i32 1)


 <State 15>: 8.75ns
ST_15: tmp_s [6/6] 6.08ns
:16  %tmp_s = mul nsw i32 %b2_addr_read, %b1_addr_read

ST_15: b1_addr_1_read [1/1] 8.75ns
:5  %b1_addr_1_read = call i32 @_ssdm_op_Read.ap_bus.volatile.i32P(i32* %b1_addr_1)

ST_15: b2_addr_1_read [1/1] 8.75ns
:12  %b2_addr_1_read = call i32 @_ssdm_op_Read.ap_bus.volatile.i32P(i32* %b2_addr_1)

ST_15: b1_load_2_req [1/5] 8.75ns
:4  %b1_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_2, i32 1)

ST_15: b2_load_2_req [1/5] 8.75ns
:11  %b2_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_2, i32 1)

ST_15: b1_load_3_req [2/5] 8.75ns
:4  %b1_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_3, i32 1)

ST_15: b2_load_3_req [2/5] 8.75ns
:11  %b2_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_3, i32 1)


 <State 16>: 8.75ns
ST_16: tmp_s [5/6] 6.08ns
:16  %tmp_s = mul nsw i32 %b2_addr_read, %b1_addr_read

ST_16: tmp_7_1 [6/6] 6.08ns
:13  %tmp_7_1 = mul nsw i32 %b2_addr_1_read, %b1_addr_1_read

ST_16: b1_addr_2_read [1/1] 8.75ns
:5  %b1_addr_2_read = call i32 @_ssdm_op_Read.ap_bus.volatile.i32P(i32* %b1_addr_2)

ST_16: b2_addr_2_read [1/1] 8.75ns
:12  %b2_addr_2_read = call i32 @_ssdm_op_Read.ap_bus.volatile.i32P(i32* %b2_addr_2)

ST_16: b1_load_3_req [1/5] 8.75ns
:4  %b1_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr_3, i32 1)

ST_16: b2_load_3_req [1/5] 8.75ns
:11  %b2_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr_3, i32 1)


 <State 17>: 8.75ns
ST_17: tmp_s [4/6] 6.08ns
:16  %tmp_s = mul nsw i32 %b2_addr_read, %b1_addr_read

ST_17: tmp_7_1 [5/6] 6.08ns
:13  %tmp_7_1 = mul nsw i32 %b2_addr_1_read, %b1_addr_1_read

ST_17: tmp_7_2 [6/6] 6.08ns
:13  %tmp_7_2 = mul nsw i32 %b2_addr_2_read, %b1_addr_2_read

ST_17: b1_addr_3_read [1/1] 8.75ns
:5  %b1_addr_3_read = call i32 @_ssdm_op_Read.ap_bus.volatile.i32P(i32* %b1_addr_3)

ST_17: b2_addr_3_read [1/1] 8.75ns
:12  %b2_addr_3_read = call i32 @_ssdm_op_Read.ap_bus.volatile.i32P(i32* %b2_addr_3)


 <State 18>: 6.08ns
ST_18: tmp_s [3/6] 6.08ns
:16  %tmp_s = mul nsw i32 %b2_addr_read, %b1_addr_read

ST_18: tmp_7_1 [4/6] 6.08ns
:13  %tmp_7_1 = mul nsw i32 %b2_addr_1_read, %b1_addr_1_read

ST_18: tmp_7_2 [5/6] 6.08ns
:13  %tmp_7_2 = mul nsw i32 %b2_addr_2_read, %b1_addr_2_read

ST_18: tmp_7_3 [6/6] 6.08ns
:13  %tmp_7_3 = mul nsw i32 %b2_addr_3_read, %b1_addr_3_read


 <State 19>: 6.08ns
ST_19: tmp_s [2/6] 6.08ns
:16  %tmp_s = mul nsw i32 %b2_addr_read, %b1_addr_read

ST_19: tmp_7_1 [3/6] 6.08ns
:13  %tmp_7_1 = mul nsw i32 %b2_addr_1_read, %b1_addr_1_read

ST_19: tmp_7_2 [4/6] 6.08ns
:13  %tmp_7_2 = mul nsw i32 %b2_addr_2_read, %b1_addr_2_read

ST_19: tmp_7_3 [5/6] 6.08ns
:13  %tmp_7_3 = mul nsw i32 %b2_addr_3_read, %b1_addr_3_read


 <State 20>: 8.52ns
ST_20: tmpVal [1/1] 0.00ns
:1  %tmpVal = phi i32 [ %tmpVal_1_3, %6 ], [ 0, %.preheader1 ]

ST_20: stg_182 [1/1] 1.74ns
:3  br i1 %exitcond, label %7, label %3

ST_20: tmp_s [1/6] 6.08ns
:16  %tmp_s = mul nsw i32 %b2_addr_read, %b1_addr_read

ST_20: tmpVal_1 [1/1] 2.44ns
:17  %tmpVal_1 = add nsw i32 %tmp_s, %tmpVal

ST_20: tmp_7_1 [2/6] 6.08ns
:13  %tmp_7_1 = mul nsw i32 %b2_addr_1_read, %b1_addr_1_read

ST_20: tmp_7_2 [3/6] 6.08ns
:13  %tmp_7_2 = mul nsw i32 %b2_addr_2_read, %b1_addr_2_read

ST_20: tmp_7_3 [4/6] 6.08ns
:13  %tmp_7_3 = mul nsw i32 %b2_addr_3_read, %b1_addr_3_read


 <State 21>: 6.08ns
ST_21: empty_30 [1/1] 0.00ns
:0  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)

ST_21: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

ST_21: stg_190 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_21: empty_31 [1/1] 0.00ns
:18  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2) nounwind

ST_21: stg_192 [1/1] 1.74ns
:22  br i1 %exitcond_1, label %7, label %4

ST_21: tmp_7_1 [1/6] 6.08ns
:13  %tmp_7_1 = mul nsw i32 %b2_addr_1_read, %b1_addr_1_read

ST_21: tmp_7_2 [2/6] 6.08ns
:13  %tmp_7_2 = mul nsw i32 %b2_addr_2_read, %b1_addr_2_read

ST_21: tmp_7_3 [3/6] 6.08ns
:13  %tmp_7_3 = mul nsw i32 %b2_addr_3_read, %b1_addr_3_read


 <State 22>: 6.08ns
ST_22: tmpVal_1_1 [1/1] 2.44ns
:14  %tmpVal_1_1 = add nsw i32 %tmp_7_1, %tmpVal_1

ST_22: stg_197 [1/1] 1.74ns
:18  br i1 %exitcond_2, label %7, label %5

ST_22: tmp_7_2 [1/6] 6.08ns
:13  %tmp_7_2 = mul nsw i32 %b2_addr_2_read, %b1_addr_2_read

ST_22: tmp_7_3 [2/6] 6.08ns
:13  %tmp_7_3 = mul nsw i32 %b2_addr_3_read, %b1_addr_3_read


 <State 23>: 8.52ns
ST_23: tmpVal_1_2 [1/1] 2.44ns
:14  %tmpVal_1_2 = add nsw i32 %tmp_7_2, %tmpVal_1_1

ST_23: stg_201 [1/1] 1.74ns
:17  br i1 %exitcond_3, label %7, label %6

ST_23: tmp_7_3 [1/6] 6.08ns
:13  %tmp_7_3 = mul nsw i32 %b2_addr_3_read, %b1_addr_3_read

ST_23: tmpVal_1_3 [1/1] 2.44ns
:14  %tmpVal_1_3 = add nsw i32 %tmp_7_3, %tmpVal_1_2

ST_23: stg_204 [1/1] 0.00ns
:16  br label %2


 <State 24>: 2.68ns
ST_24: tmpVal_lcssa [1/1] 0.00ns
:0  %tmpVal_lcssa = phi i32 [ %tmpVal, %2 ], [ %tmpVal_1, %3 ], [ %tmpVal_1_1, %4 ], [ %tmpVal_1_2, %5 ]

ST_24: tmp_14 [1/1] 2.68ns
:1  %tmp_14 = add i40 %tmp_5_cast, %tmp_3_cast

ST_24: tmp_19_cast [1/1] 0.00ns
:2  %tmp_19_cast = sext i40 %tmp_14 to i64

ST_24: b3_addr [1/1] 0.00ns
:3  %b3_addr = getelementptr i32* %b3, i64 %tmp_19_cast

ST_24: j_1 [1/1] 2.44ns
:9  %j_1 = add nsw i32 %j_mid2, 1


 <State 25>: 8.75ns
ST_25: b3_load_req [5/5] 8.75ns
:4  %b3_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b3_addr, i32 1)


 <State 26>: 8.75ns
ST_26: b3_load_req [4/5] 8.75ns
:4  %b3_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b3_addr, i32 1)


 <State 27>: 8.75ns
ST_27: b3_load_req [3/5] 8.75ns
:4  %b3_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b3_addr, i32 1)


 <State 28>: 8.75ns
ST_28: b3_load_req [2/5] 8.75ns
:4  %b3_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b3_addr, i32 1)


 <State 29>: 8.75ns
ST_29: b3_load_req [1/5] 8.75ns
:4  %b3_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b3_addr, i32 1)


 <State 30>: 8.75ns
ST_30: b3_addr_read [1/1] 8.75ns
:5  %b3_addr_read = call i32 @_ssdm_op_Read.ap_bus.volatile.i32P(i32* %b3_addr)


 <State 31>: 2.44ns
ST_31: tmp_4 [1/1] 2.44ns
:6  %tmp_4 = add nsw i32 %b3_addr_read, %tmpVal_lcssa


 <State 32>: 8.75ns
ST_32: b3_addr_req [1/1] 8.75ns
:7  %b3_addr_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %b3_addr, i32 1)

ST_32: stg_218 [1/1] 8.75ns
:8  call void @_ssdm_op_Write.ap_bus.volatile.i32P(i32* %b3_addr, i32 %tmp_4)

ST_32: stg_219 [1/1] 0.00ns
:10  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x438ea40; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ b2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x46b1c20; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ b3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x4522ad0; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ blockSize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x46b7b30; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
blockSize_read      (read             ) [ 001111111111111111111111111111111]
cast                (zext             ) [ 001111100000000000000000000000000]
stg_40              (specbitsmap      ) [ 000000000000000000000000000000000]
stg_41              (specbitsmap      ) [ 000000000000000000000000000000000]
stg_42              (specbitsmap      ) [ 000000000000000000000000000000000]
stg_43              (specbitsmap      ) [ 000000000000000000000000000000000]
stg_44              (spectopmodule    ) [ 000000000000000000000000000000000]
stg_45              (specbus          ) [ 000000000000000000000000000000000]
stg_46              (specifcore       ) [ 000000000000000000000000000000000]
stg_47              (specbus          ) [ 000000000000000000000000000000000]
stg_48              (specifcore       ) [ 000000000000000000000000000000000]
stg_49              (specbus          ) [ 000000000000000000000000000000000]
stg_50              (specifcore       ) [ 000000000000000000000000000000000]
stg_51              (specifcore       ) [ 000000000000000000000000000000000]
stg_52              (specwire         ) [ 000000000000000000000000000000000]
stg_53              (specifcore       ) [ 000000000000000000000000000000000]
bound               (mul              ) [ 000000011111111111111111111111111]
stg_55              (br               ) [ 000000111111111111111111111111111]
indvar_flatten      (phi              ) [ 000000010000000000000000000000000]
i                   (phi              ) [ 000000010000000000000000000000000]
j                   (phi              ) [ 000000010000000000000000000000000]
exitcond_flatten    (icmp             ) [ 000000011111111111111111111111111]
empty               (speclooptripcount) [ 000000000000000000000000000000000]
indvar_flatten_next (add              ) [ 000000111111111111111111111111111]
stg_62              (br               ) [ 000000000000000000000000000000000]
exitcond1           (icmp             ) [ 000000000000000000000000000000000]
j_mid2              (select           ) [ 000000001111111111111111100000000]
i_s                 (add              ) [ 000000000000000000000000000000000]
i_mid2              (select           ) [ 000000111111111111111111111111111]
tmp_5               (bitconcatenate   ) [ 000000000000000000000000000000000]
tmp_5_cast          (sext             ) [ 000000001111111111111111100000000]
tmp_3_cast          (sext             ) [ 000000001111111111111111100000000]
stg_70              (br               ) [ 000000011111111111111111111111111]
stg_71              (ret              ) [ 000000000000000000000000000000000]
k                   (phi              ) [ 000000001110000000000000000000000]
exitcond            (icmp             ) [ 000000011111111111111111111111111]
tmp_6_cast4         (sext             ) [ 000000000000000000000000000000000]
tmp_7               (add              ) [ 000000000000000000000000000000000]
tmp_7_cast          (sext             ) [ 000000000000000000000000000000000]
b1_addr             (getelementptr    ) [ 000000001111111000000000000000000]
tmp_8               (bitconcatenate   ) [ 000000000000000000000000000000000]
tmp_8_cast          (sext             ) [ 000000000000000000000000000000000]
tmp_9               (add              ) [ 000000000000000000000000000000000]
tmp_9_cast          (sext             ) [ 000000000000000000000000000000000]
b2_addr             (getelementptr    ) [ 000000001111111000000000000000000]
tmp                 (partselect       ) [ 000000000000000000000000000000000]
k_1_s               (bitconcatenate   ) [ 000000000000000000000000000000000]
exitcond_1          (icmp             ) [ 000000011111111111111111111111111]
tmp_6_1_cast3       (sext             ) [ 000000000000000000000000000000000]
tmp_1               (add              ) [ 000000000000000000000000000000000]
tmp_11_cast         (sext             ) [ 000000000000000000000000000000000]
b1_addr_1           (getelementptr    ) [ 000000001111111100000000000000000]
tmp_3               (bitconcatenate   ) [ 000000000000000000000000000000000]
tmp_12_cast         (sext             ) [ 000000000000000000000000000000000]
tmp_6               (add              ) [ 000000000000000000000000000000000]
tmp_13_cast         (sext             ) [ 000000000000000000000000000000000]
b2_addr_1           (getelementptr    ) [ 000000001111111100000000000000000]
tmp_13              (partselect       ) [ 000000000001000000000000000000000]
k_1_1               (bitconcatenate   ) [ 000000000000000000000000000000000]
exitcond_2          (icmp             ) [ 000000011111111111111111111111111]
tmp_6_2_cast2       (sext             ) [ 000000000000000000000000000000000]
tmp_10              (add              ) [ 000000000000000000000000000000000]
tmp_15_cast         (sext             ) [ 000000000000000000000000000000000]
b1_addr_2           (getelementptr    ) [ 000000001111111110000000000000000]
tmp_11              (bitconcatenate   ) [ 000000000000000000000000000000000]
tmp_16_cast         (sext             ) [ 000000000000000000000000000000000]
tmp_12              (add              ) [ 000000000000000000000000000000000]
tmp_17_cast         (sext             ) [ 000000000000000000000000000000000]
b2_addr_2           (getelementptr    ) [ 000000001111111110000000000000000]
k_1_2               (bitconcatenate   ) [ 000000000001000000000000000000000]
exitcond_3          (icmp             ) [ 000000011111111111111111111111111]
k_1_3               (add              ) [ 000000011111111111111111111111111]
tmp_6_3_cast1       (sext             ) [ 000000000000000000000000000000000]
tmp_15              (add              ) [ 000000000000000000000000000000000]
tmp_21_cast         (sext             ) [ 000000000000000000000000000000000]
b1_addr_3           (getelementptr    ) [ 000000001111111111000000000000000]
tmp_16              (bitconcatenate   ) [ 000000000000000000000000000000000]
tmp_22_cast         (sext             ) [ 000000000000000000000000000000000]
tmp_17              (add              ) [ 000000000000000000000000000000000]
tmp_23_cast         (sext             ) [ 000000000000000000000000000000000]
b2_addr_3           (getelementptr    ) [ 000000001111111111000000000000000]
b1_load_req         (readreq          ) [ 000000000000000000000000000000000]
b2_load_req         (readreq          ) [ 000000000000000000000000000000000]
b1_addr_read        (read             ) [ 000000001111000111111000000000000]
b2_addr_read        (read             ) [ 000000001111000111111000000000000]
b1_load_1_req       (readreq          ) [ 000000000000000000000000000000000]
b2_load_1_req       (readreq          ) [ 000000000000000000000000000000000]
b1_addr_1_read      (read             ) [ 000000001111000011111100000000000]
b2_addr_1_read      (read             ) [ 000000001111000011111100000000000]
b1_load_2_req       (readreq          ) [ 000000000000000000000000000000000]
b2_load_2_req       (readreq          ) [ 000000000000000000000000000000000]
b1_addr_2_read      (read             ) [ 000000001111000001111110000000000]
b2_addr_2_read      (read             ) [ 000000001111000001111110000000000]
b1_load_3_req       (readreq          ) [ 000000000000000000000000000000000]
b2_load_3_req       (readreq          ) [ 000000000000000000000000000000000]
b1_addr_3_read      (read             ) [ 000000001111000000111111000000000]
b2_addr_3_read      (read             ) [ 000000001111000000111111000000000]
tmpVal              (phi              ) [ 000000001111111111111111100000000]
stg_182             (br               ) [ 000000011111111111111111111111111]
tmp_s               (mul              ) [ 000000000000000000000000000000000]
tmpVal_1            (add              ) [ 000000011111111111111111111111111]
empty_30            (speclooptripcount) [ 000000000000000000000000000000000]
tmp_2               (specregionbegin  ) [ 000000000000000000000000000000000]
stg_190             (specpipeline     ) [ 000000000000000000000000000000000]
empty_31            (specregionend    ) [ 000000000000000000000000000000000]
stg_192             (br               ) [ 000000011111111111111111111111111]
tmp_7_1             (mul              ) [ 000000000010000000000010000000000]
tmpVal_1_1          (add              ) [ 000000011111111111111111111111111]
stg_197             (br               ) [ 000000011111111111111111111111111]
tmp_7_2             (mul              ) [ 000000000001000000000001000000000]
tmpVal_1_2          (add              ) [ 000000011111111111111111111111111]
stg_201             (br               ) [ 000000011111111111111111111111111]
tmp_7_3             (mul              ) [ 000000000000000000000000000000000]
tmpVal_1_3          (add              ) [ 000000011111111111111111111111111]
stg_204             (br               ) [ 000000011111111111111111111111111]
tmpVal_lcssa        (phi              ) [ 000000000000000000000000111111110]
tmp_14              (add              ) [ 000000000000000000000000000000000]
tmp_19_cast         (sext             ) [ 000000000000000000000000000000000]
b3_addr             (getelementptr    ) [ 000000000000000000000000011111111]
j_1                 (add              ) [ 000000110000000000000000011111111]
b3_load_req         (readreq          ) [ 000000000000000000000000000000000]
b3_addr_read        (read             ) [ 000000000000000000000000000000010]
tmp_4               (add              ) [ 000000000000000000000000000000001]
b3_addr_req         (writereq         ) [ 000000000000000000000000000000000]
stg_218             (write            ) [ 000000000000000000000000000000000]
stg_219             (br               ) [ 000000111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="blockSize">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockSize"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i32.i7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i31.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i30.i9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="blockSize_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blockSize_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_readreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="b1_load_req/9 b1_load_1_req/10 b1_load_2_req/11 b1_load_3_req/12 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_readreq_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="b2_load_req/9 b2_load_1_req/10 b2_load_2_req/11 b2_load_3_req/12 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="6"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_addr_read/14 b1_addr_1_read/15 b1_addr_2_read/16 b1_addr_3_read/17 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_read_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="6"/>
<pin id="124" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_addr_read/14 b2_addr_1_read/15 b2_addr_2_read/16 b2_addr_3_read/17 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) " fcode="write"/>
<opset="b3_load_req/25 b3_addr_req/32 stg_218/32 "/>
</bind>
</comp>

<comp id="133" class="1004" name="b3_addr_read_read_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="6"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b3_addr_read/30 "/>
</bind>
</comp>

<comp id="140" class="1005" name="indvar_flatten_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="1"/>
<pin id="142" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="64" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="162" class="1005" name="j_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="j_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="32" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="173" class="1005" name="k_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="k_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/8 "/>
</bind>
</comp>

<comp id="185" class="1005" name="tmpVal_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="4"/>
<pin id="187" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmpVal (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmpVal_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="13"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmpVal/20 "/>
</bind>
</comp>

<comp id="197" class="1005" name="tmpVal_lcssa_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="7"/>
<pin id="199" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmpVal_lcssa (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmpVal_lcssa_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="4"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="4"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="4" bw="32" slack="2"/>
<pin id="206" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="6" bw="32" slack="1"/>
<pin id="208" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="8" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmpVal_lcssa/24 "/>
</bind>
</comp>

<comp id="213" class="1004" name="cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="exitcond_flatten_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="1"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="indvar_flatten_next_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="exitcond1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="6"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/7 "/>
</bind>
</comp>

<comp id="239" class="1004" name="j_mid2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/7 "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_mid2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_5_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="39" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_5_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="39" slack="0"/>
<pin id="271" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_3_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="exitcond_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="7"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_6_cast4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_cast4/8 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_7_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="39" slack="1"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_7_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="40" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="b1_addr_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b1_addr/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_8_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="39" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_8_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="39" slack="0"/>
<pin id="311" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/8 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_9_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="39" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_9_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="40" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="b2_addr_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b2_addr/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="1"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="0" index="3" bw="6" slack="0"/>
<pin id="333" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="338" class="1004" name="k_1_s_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="31" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="k_1_s/9 "/>
</bind>
</comp>

<comp id="346" class="1004" name="exitcond_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="8"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_1/9 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_6_1_cast3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_1_cast3/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="39" slack="2"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_11_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="40" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/9 "/>
</bind>
</comp>

<comp id="364" class="1004" name="b1_addr_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b1_addr_1/9 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="39" slack="0"/>
<pin id="372" dir="0" index="1" bw="31" slack="0"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_12_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="39" slack="0"/>
<pin id="380" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/9 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_6_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="39" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="2"/>
<pin id="385" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_13_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="40" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="b2_addr_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b2_addr_1/9 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_13_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="30" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="2"/>
<pin id="400" dir="0" index="2" bw="3" slack="0"/>
<pin id="401" dir="0" index="3" bw="6" slack="0"/>
<pin id="402" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="407" class="1004" name="k_1_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="30" slack="0"/>
<pin id="410" dir="0" index="2" bw="2" slack="0"/>
<pin id="411" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="k_1_1/10 "/>
</bind>
</comp>

<comp id="415" class="1004" name="exitcond_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="9"/>
<pin id="418" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_2/10 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_6_2_cast2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_2_cast2/10 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_10_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="39" slack="3"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_15_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="40" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/10 "/>
</bind>
</comp>

<comp id="433" class="1004" name="b1_addr_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b1_addr_2/10 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_11_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="39" slack="0"/>
<pin id="441" dir="0" index="1" bw="30" slack="0"/>
<pin id="442" dir="0" index="2" bw="9" slack="0"/>
<pin id="443" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_16_cast_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="39" slack="0"/>
<pin id="449" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/10 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_12_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="39" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="3"/>
<pin id="454" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_17_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="40" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_cast/10 "/>
</bind>
</comp>

<comp id="460" class="1004" name="b2_addr_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b2_addr_2/10 "/>
</bind>
</comp>

<comp id="466" class="1004" name="k_1_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="30" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="k_1_2/10 "/>
</bind>
</comp>

<comp id="474" class="1004" name="exitcond_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="9"/>
<pin id="477" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_3/10 "/>
</bind>
</comp>

<comp id="479" class="1004" name="k_1_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="2"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1_3/10 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_6_3_cast1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_3_cast1/11 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_15_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="39" slack="4"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_21_cast_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="40" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/11 "/>
</bind>
</comp>

<comp id="497" class="1004" name="b1_addr_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b1_addr_3/11 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_16_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="39" slack="0"/>
<pin id="505" dir="0" index="1" bw="30" slack="1"/>
<pin id="506" dir="0" index="2" bw="8" slack="0"/>
<pin id="507" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_22_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="39" slack="0"/>
<pin id="512" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/11 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_17_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="39" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="4"/>
<pin id="517" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/11 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_23_cast_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="40" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_cast/11 "/>
</bind>
</comp>

<comp id="523" class="1004" name="b2_addr_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b2_addr_3/11 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="0" index="1" bw="32" slack="1"/>
<pin id="532" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="0" index="1" bw="32" slack="1"/>
<pin id="536" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_1/16 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="0" index="1" bw="32" slack="1"/>
<pin id="540" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_2/17 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="0" index="1" bw="32" slack="1"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_3/18 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmpVal_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpVal_1/20 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmpVal_1_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="0" index="1" bw="32" slack="2"/>
<pin id="554" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpVal_1_1/22 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmpVal_1_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="0" index="1" bw="32" slack="1"/>
<pin id="558" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpVal_1_2/23 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmpVal_1_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpVal_1_3/23 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_14_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="39" slack="17"/>
<pin id="567" dir="0" index="1" bw="32" slack="17"/>
<pin id="568" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/24 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_19_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="40" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast/24 "/>
</bind>
</comp>

<comp id="573" class="1004" name="b3_addr_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b3_addr/24 "/>
</bind>
</comp>

<comp id="579" class="1004" name="j_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="17"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/24 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_4_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="0" index="1" bw="32" slack="7"/>
<pin id="587" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/31 "/>
</bind>
</comp>

<comp id="589" class="1005" name="blockSize_read_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="6"/>
<pin id="591" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="blockSize_read "/>
</bind>
</comp>

<comp id="598" class="1005" name="cast_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="1"/>
<pin id="600" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="604" class="1005" name="bound_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="1"/>
<pin id="606" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="612" class="1005" name="indvar_flatten_next_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="0"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="617" class="1005" name="j_mid2_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="17"/>
<pin id="619" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="622" class="1005" name="i_mid2_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_5_cast_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="40" slack="1"/>
<pin id="629" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_3_cast_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="40" slack="1"/>
<pin id="638" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="645" class="1005" name="exitcond_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="649" class="1005" name="b1_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="b2_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b2_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="exitcond_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="b1_addr_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1_addr_1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="b2_addr_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b2_addr_1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="tmp_13_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="30" slack="1"/>
<pin id="679" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="682" class="1005" name="exitcond_2_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_2 "/>
</bind>
</comp>

<comp id="686" class="1005" name="b1_addr_2_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1_addr_2 "/>
</bind>
</comp>

<comp id="692" class="1005" name="b2_addr_2_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b2_addr_2 "/>
</bind>
</comp>

<comp id="698" class="1005" name="k_1_2_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_1_2 "/>
</bind>
</comp>

<comp id="703" class="1005" name="exitcond_3_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="1"/>
<pin id="705" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_3 "/>
</bind>
</comp>

<comp id="707" class="1005" name="k_1_3_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_1_3 "/>
</bind>
</comp>

<comp id="712" class="1005" name="b1_addr_3_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1_addr_3 "/>
</bind>
</comp>

<comp id="718" class="1005" name="b2_addr_3_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b2_addr_3 "/>
</bind>
</comp>

<comp id="724" class="1005" name="b1_addr_read_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1_addr_read "/>
</bind>
</comp>

<comp id="729" class="1005" name="b2_addr_read_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b2_addr_read "/>
</bind>
</comp>

<comp id="734" class="1005" name="b1_addr_1_read_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1_addr_1_read "/>
</bind>
</comp>

<comp id="739" class="1005" name="b2_addr_1_read_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b2_addr_1_read "/>
</bind>
</comp>

<comp id="744" class="1005" name="b1_addr_2_read_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1_addr_2_read "/>
</bind>
</comp>

<comp id="749" class="1005" name="b2_addr_2_read_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b2_addr_2_read "/>
</bind>
</comp>

<comp id="754" class="1005" name="b1_addr_3_read_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1_addr_3_read "/>
</bind>
</comp>

<comp id="759" class="1005" name="b2_addr_3_read_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b2_addr_3_read "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmpVal_1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="2"/>
<pin id="766" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmpVal_1 "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_7_1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_1 "/>
</bind>
</comp>

<comp id="775" class="1005" name="tmpVal_1_1_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpVal_1_1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="tmp_7_2_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_2 "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmpVal_1_2_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpVal_1_2 "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmpVal_1_3_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpVal_1_3 "/>
</bind>
</comp>

<comp id="796" class="1005" name="b3_addr_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b3_addr "/>
</bind>
</comp>

<comp id="802" class="1005" name="j_1_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="807" class="1005" name="b3_addr_read_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b3_addr_read "/>
</bind>
</comp>

<comp id="812" class="1005" name="tmp_4_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="82" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="82" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="137"><net_src comp="82" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="92" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="139"><net_src comp="94" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="210"><net_src comp="185" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="200" pin="8"/><net_sink comp="197" pin=0"/></net>

<net id="216"><net_src comp="96" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="144" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="144" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="166" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="166" pin="4"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="155" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="234" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="155" pin="4"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="253" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="48" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="239" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="177" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="177" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="0" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="177" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="48" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="2" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="52" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="173" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="44" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="54" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="328" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="58" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="338" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="0" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="328" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="62" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="2" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="64" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="173" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="54" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="412"><net_src comp="68" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="397" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="70" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="407" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="424" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="0" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="72" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="397" pin="4"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="74" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="439" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="2" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="68" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="397" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="76" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="173" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="78" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="492"><net_src comp="485" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="0" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="72" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="80" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="513"><net_src comp="503" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="2" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="549"><net_src comp="529" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="189" pin="4"/><net_sink comp="545" pin=1"/></net>

<net id="563"><net_src comp="541" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="572"><net_src comp="565" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="4" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="569" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="44" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="197" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="96" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="601"><net_src comp="213" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="607"><net_src comp="217" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="615"><net_src comp="228" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="620"><net_src comp="239" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="625"><net_src comp="253" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="630"><net_src comp="269" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="634"><net_src comp="627" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="639"><net_src comp="273" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="643"><net_src comp="636" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="648"><net_src comp="277" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="295" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="658"><net_src comp="322" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="664"><net_src comp="346" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="364" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="674"><net_src comp="391" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="680"><net_src comp="397" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="685"><net_src comp="415" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="433" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="695"><net_src comp="460" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="701"><net_src comp="466" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="706"><net_src comp="474" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="479" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="715"><net_src comp="497" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="721"><net_src comp="523" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="727"><net_src comp="116" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="732"><net_src comp="121" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="737"><net_src comp="116" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="742"><net_src comp="121" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="747"><net_src comp="116" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="752"><net_src comp="121" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="757"><net_src comp="116" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="762"><net_src comp="121" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="767"><net_src comp="545" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="773"><net_src comp="533" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="778"><net_src comp="551" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="784"><net_src comp="537" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="789"><net_src comp="555" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="200" pin=6"/></net>

<net id="794"><net_src comp="559" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="799"><net_src comp="573" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="805"><net_src comp="579" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="810"><net_src comp="133" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="815"><net_src comp="584" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="126" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b3 | {32 }
  - Chain level:
	State 1
		bound : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_62 : 2
		exitcond1 : 1
		j_mid2 : 2
		i_s : 1
		i_mid2 : 2
		tmp_5 : 3
		tmp_5_cast : 4
		tmp_3_cast : 3
	State 8
		exitcond : 1
		tmp_6_cast4 : 1
		tmp_7 : 2
		tmp_7_cast : 3
		b1_addr : 4
		tmp_8 : 1
		tmp_8_cast : 2
		tmp_9 : 3
		tmp_9_cast : 4
		b2_addr : 5
	State 9
		k_1_s : 1
		exitcond_1 : 2
		tmp_6_1_cast3 : 2
		tmp_1 : 3
		tmp_11_cast : 4
		b1_addr_1 : 5
		tmp_3 : 1
		tmp_12_cast : 2
		tmp_6 : 3
		tmp_13_cast : 4
		b2_addr_1 : 5
	State 10
		k_1_1 : 1
		exitcond_2 : 2
		tmp_6_2_cast2 : 2
		tmp_10 : 3
		tmp_15_cast : 4
		b1_addr_2 : 5
		tmp_11 : 1
		tmp_16_cast : 2
		tmp_12 : 3
		tmp_17_cast : 4
		b2_addr_2 : 5
		k_1_2 : 1
		exitcond_3 : 2
	State 11
		tmp_15 : 1
		tmp_21_cast : 2
		b1_addr_3 : 3
		tmp_22_cast : 1
		tmp_17 : 2
		tmp_23_cast : 3
		b2_addr_3 : 4
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		tmpVal_1 : 1
	State 21
		empty_31 : 1
	State 22
	State 23
		tmpVal_1_3 : 1
	State 24
		tmp_19_cast : 1
		b3_addr : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_228 |    0    |    0    |    64   |
|          |         i_s_fu_247         |    0    |    0    |    32   |
|          |        tmp_7_fu_286        |    0    |    0    |    39   |
|          |        tmp_9_fu_313        |    0    |    0    |    39   |
|          |        tmp_1_fu_355        |    0    |    0    |    39   |
|          |        tmp_6_fu_382        |    0    |    0    |    39   |
|          |        tmp_10_fu_424       |    0    |    0    |    39   |
|          |        tmp_12_fu_451       |    0    |    0    |    39   |
|    add   |        k_1_3_fu_479        |    0    |    0    |    32   |
|          |        tmp_15_fu_488       |    0    |    0    |    39   |
|          |        tmp_17_fu_514       |    0    |    0    |    39   |
|          |       tmpVal_1_fu_545      |    0    |    0    |    32   |
|          |      tmpVal_1_1_fu_551     |    0    |    0    |    32   |
|          |      tmpVal_1_2_fu_555     |    0    |    0    |    32   |
|          |      tmpVal_1_3_fu_559     |    0    |    0    |    32   |
|          |        tmp_14_fu_565       |    0    |    0    |    39   |
|          |         j_1_fu_579         |    0    |    0    |    32   |
|          |        tmp_4_fu_584        |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_217         |    4    |    45   |    21   |
|          |         grp_fu_529         |    4    |    45   |    21   |
|    mul   |         grp_fu_533         |    4    |    45   |    21   |
|          |         grp_fu_537         |    4    |    45   |    21   |
|          |         grp_fu_541         |    4    |    45   |    21   |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_223  |    0    |    0    |    81   |
|          |      exitcond1_fu_234      |    0    |    0    |    40   |
|   icmp   |       exitcond_fu_277      |    0    |    0    |    40   |
|          |      exitcond_1_fu_346     |    0    |    0    |    40   |
|          |      exitcond_2_fu_415     |    0    |    0    |    40   |
|          |      exitcond_3_fu_474     |    0    |    0    |    40   |
|----------|----------------------------|---------|---------|---------|
|  select  |        j_mid2_fu_239       |    0    |    0    |    32   |
|          |        i_mid2_fu_253       |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |  blockSize_read_read_fu_96 |    0    |    0    |    0    |
|   read   |       grp_read_fu_116      |    0    |    0    |    0    |
|          |       grp_read_fu_121      |    0    |    0    |    0    |
|          |  b3_addr_read_read_fu_133  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  readreq |     grp_readreq_fu_102     |    0    |    0    |    0    |
|          |     grp_readreq_fu_109     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |      grp_write_fu_126      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |         cast_fu_213        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_5_fu_261        |    0    |    0    |    0    |
|          |        tmp_8_fu_301        |    0    |    0    |    0    |
|          |        k_1_s_fu_338        |    0    |    0    |    0    |
|bitconcatenate|        tmp_3_fu_370        |    0    |    0    |    0    |
|          |        k_1_1_fu_407        |    0    |    0    |    0    |
|          |        tmp_11_fu_439       |    0    |    0    |    0    |
|          |        k_1_2_fu_466        |    0    |    0    |    0    |
|          |        tmp_16_fu_503       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      tmp_5_cast_fu_269     |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_273     |    0    |    0    |    0    |
|          |     tmp_6_cast4_fu_282     |    0    |    0    |    0    |
|          |      tmp_7_cast_fu_291     |    0    |    0    |    0    |
|          |      tmp_8_cast_fu_309     |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_318     |    0    |    0    |    0    |
|          |    tmp_6_1_cast3_fu_351    |    0    |    0    |    0    |
|          |     tmp_11_cast_fu_360     |    0    |    0    |    0    |
|          |     tmp_12_cast_fu_378     |    0    |    0    |    0    |
|   sext   |     tmp_13_cast_fu_387     |    0    |    0    |    0    |
|          |    tmp_6_2_cast2_fu_420    |    0    |    0    |    0    |
|          |     tmp_15_cast_fu_429     |    0    |    0    |    0    |
|          |     tmp_16_cast_fu_447     |    0    |    0    |    0    |
|          |     tmp_17_cast_fu_456     |    0    |    0    |    0    |
|          |    tmp_6_3_cast1_fu_485    |    0    |    0    |    0    |
|          |     tmp_21_cast_fu_493     |    0    |    0    |    0    |
|          |     tmp_22_cast_fu_510     |    0    |    0    |    0    |
|          |     tmp_23_cast_fu_519     |    0    |    0    |    0    |
|          |     tmp_19_cast_fu_569     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         tmp_fu_328         |    0    |    0    |    0    |
|          |        tmp_13_fu_397       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    20   |   225   |   1121  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   b1_addr_1_read_reg_734  |   32   |
|     b1_addr_1_reg_665     |   32   |
|   b1_addr_2_read_reg_744  |   32   |
|     b1_addr_2_reg_686     |   32   |
|   b1_addr_3_read_reg_754  |   32   |
|     b1_addr_3_reg_712     |   32   |
|    b1_addr_read_reg_724   |   32   |
|      b1_addr_reg_649      |   32   |
|   b2_addr_1_read_reg_739  |   32   |
|     b2_addr_1_reg_671     |   32   |
|   b2_addr_2_read_reg_749  |   32   |
|     b2_addr_2_reg_692     |   32   |
|   b2_addr_3_read_reg_759  |   32   |
|     b2_addr_3_reg_718     |   32   |
|    b2_addr_read_reg_729   |   32   |
|      b2_addr_reg_655      |   32   |
|    b3_addr_read_reg_807   |   32   |
|      b3_addr_reg_796      |   32   |
|   blockSize_read_reg_589  |   32   |
|       bound_reg_604       |   64   |
|        cast_reg_598       |   64   |
|     exitcond_1_reg_661    |    1   |
|     exitcond_2_reg_682    |    1   |
|     exitcond_3_reg_703    |    1   |
|      exitcond_reg_645     |    1   |
|       i_mid2_reg_622      |   32   |
|         i_reg_151         |   32   |
|indvar_flatten_next_reg_612|   64   |
|   indvar_flatten_reg_140  |   64   |
|        j_1_reg_802        |   32   |
|       j_mid2_reg_617      |   32   |
|         j_reg_162         |   32   |
|       k_1_2_reg_698       |   32   |
|       k_1_3_reg_707       |   32   |
|         k_reg_173         |   32   |
|     tmpVal_1_1_reg_775    |   32   |
|     tmpVal_1_2_reg_786    |   32   |
|     tmpVal_1_3_reg_791    |   32   |
|      tmpVal_1_reg_764     |   32   |
|    tmpVal_lcssa_reg_197   |   32   |
|       tmpVal_reg_185      |   32   |
|       tmp_13_reg_677      |   30   |
|     tmp_3_cast_reg_636    |   40   |
|       tmp_4_reg_812       |   32   |
|     tmp_5_cast_reg_627    |   40   |
|      tmp_7_1_reg_770      |   32   |
|      tmp_7_2_reg_781      |   32   |
+---------------------------+--------+
|           Total           |  1522  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_102 |  p1  |   4  |  32  |   128  ||    32   |
| grp_readreq_fu_109 |  p1  |   4  |  32  |   128  ||    32   |
|   grp_read_fu_116  |  p1  |   4  |  32  |   128  ||    32   |
|   grp_read_fu_121  |  p1  |   4  |  32  |   128  ||    32   |
|  grp_write_fu_126  |  p0  |   3  |   1  |    3   |
|  grp_write_fu_126  |  p2  |   2  |  32  |   64   ||    32   |
|      k_reg_173     |  p0  |   2  |  32  |   64   ||    32   |
|   tmpVal_reg_185   |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_217     |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_217     |  p1  |   2  |  32  |   64   ||    32   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   835  || 16.2255 ||   288   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |   225  |  1121  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   288  |
|  Register |    -   |    -   |  1522  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   16   |  1747  |  1409  |
+-----------+--------+--------+--------+--------+
