Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Oct 30 00:21:05 2019
| Host         : acs-vm-ubuntu-xilinx running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7vx485t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   175 |
| Unused register locations in slices containing registers |   567 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           11 |
|      2 |           17 |
|      3 |           11 |
|      4 |           21 |
|      5 |            2 |
|      6 |            4 |
|      7 |            8 |
|      8 |           11 |
|      9 |            3 |
|     10 |            4 |
|     11 |            4 |
|     12 |            2 |
|     13 |            1 |
|     14 |            3 |
|     15 |            4 |
|    16+ |           69 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1473 |          395 |
| No           | No                    | Yes                    |             139 |           49 |
| No           | Yes                   | No                     |             474 |          154 |
| Yes          | No                    | No                     |             655 |          201 |
| Yes          | No                    | Yes                    |              98 |           25 |
| Yes          | Yes                   | No                     |             594 |          162 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                        | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                        | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  aurora_0/inst/clock_module_i/init_clk_in | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg_0                                                                                                               |                1 |              2 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg_0                                                                                                                                                             |                1 |              2 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                          |                1 |              2 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/counter3_r0                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r0                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/counter4_r0                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/txver_count_r0                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[15]_i_1_n_0                                                                                                                              | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[14]_i_1_n_0                                                                                                             |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  aurora_0/inst/clock_module_i/init_clk_in | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  aurora_0/inst/clock_module_i/init_clk_in | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  aurora_0/inst/clock_module_i/init_clk_in | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/p_0_in                                                                                                                                              |                2 |              4 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[15]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_wiz_mmcm_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                 |                3 |              4 |
|  aurora_0/inst/clock_module_i/init_clk_in | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/do_cc_r                                                                                                                                                      |                1 |              4 |
|  clk_wiz_mmcm_0/inst/clk_out1             | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/E[0]                                                                                                                                                             | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                                                     |                3 |              4 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/good_cnt_r[3]_i_1_n_0                                                                                                        |                1 |              4 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | aurora_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3                                                                                                                                                                    |                1 |              4 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  clk_wiz_mmcm_0/inst/clk_out1             | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/E[0]                                                                                                                                                             | aurora_0/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                                        |                2 |              4 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                               | ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                |                1 |              4 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/xsdb_memory_read_inst/D[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                   |                1 |              4 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                              |                1 |              4 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                              |                1 |              4 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/SR[0]                                                                                                                                 |                1 |              5 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                            |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  clk156                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              6 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                |                1 |              6 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                  | ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                   |                2 |              7 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                     | ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                   |                2 |              7 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                     |                2 |              7 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |              7 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/ready_r_reg0                                                                                                                 |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/E[0]                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/p_0_in                                                                                                                                              |                1 |              7 |
|  clk_wiz_mmcm_0/inst/clk_out1             | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count                                                                                                                                                                         | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                                                     |                2 |              8 |
|  aurora_0/inst/clock_module_i/init_clk_in | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/ENABLE_ERR_DETECT_reg_0                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  clk_wiz_mmcm_0/inst/clk_out1             | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count                                                                                                                                                                         | aurora_0/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                                        |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  clk_wiz_mmcm_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | aurora_0/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                                        |                4 |              8 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r0                                                                                                                       | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r0                                                                                                                |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_1_n_0                                                                                                                              | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/p_1_in16_in                                                                                                                     |                5 |              8 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/SR[0]                                                                                                                                               |                3 |              9 |
|  clk_wiz_mmcm_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                                                     |                4 |              9 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                              | ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                             |                2 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  clk_wiz_mmcm_0/inst/clk_out1             | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_count[9]_i_2__0_n_0                                                                                                                                                           | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                                                                                                |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  clk_wiz_mmcm_0/inst/clk_out1             | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_count[9]_i_2_n_0                                                                                                                                                              | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                                                                                                |                4 |             10 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                    |                5 |             11 |
|  aurora_0/inst/clock_module_i/init_clk_in | fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg[0]                                                                                         | fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                    |                4 |             11 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/standard_cc_module_i/count_24d_srl_r0                                                                                                                                                                                | aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/SR[0]                                                                                                                                                                            |                2 |             11 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                        |                3 |             11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  aurora_0/inst/clock_module_i/init_clk_in | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                                                         | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                                                                        |                4 |             13 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             14 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                 | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |                4 |             14 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                            | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                         |                4 |             14 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             15 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |
|  gt_refclk1                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             15 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/standard_cc_module_i/count_16d_srl_r0                                                                                                                                                                                | aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/SR[0]                                                                                                                                                                            |                3 |             15 |
|  aurora_0/inst/clock_module_i/init_clk_in | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_err_detect_i/wait_for_lane_up_r0                                                                                                                              |                5 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                        |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clk_wiz_mmcm_0/inst/clk_out1             | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sel                                                                                                                                                                                     | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt[0]_i_1__0_n_0                                                                                                                                            |                4 |             16 |
|  clk_wiz_mmcm_0/inst/clk_out1             | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                                                                                                                                             | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                                               |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_ce_control_i/Q[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_ce_control_i/Q[1]                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/START_RX_reg_0[0]                                                                                                                                   |                6 |             17 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                                                            | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/clear                                                                                                                                                                  |                5 |             17 |
|  aurora_0/inst/clock_module_i/init_clk_in | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  aurora_0/inst/clock_module_i/init_clk_in | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clk_wiz_mmcm_0/inst/clk_out1             | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter                                                                                                                                                                        | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out                                                                                                                                                         |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  aurora_0/inst/clock_module_i/init_clk_in | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clk_wiz_mmcm_0/inst/clk_out1             | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter                                                                                                                                                                        | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                 |                5 |             19 |
|  aurora_0/inst/clock_module_i/init_clk_in | fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              | fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                    |                5 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  aurora_0/inst/clock_module_i/init_clk_in | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_wiz_mmcm_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d3                                                                                                         |                7 |             26 |
|  clk156                                   | sel                                                                                                                                                                                                                                                      | rst_count[0]_i_1_n_0                                                                                                                                                                                                                    |                7 |             27 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             27 |
|  aurora_0/inst/clock_module_i/init_clk_in | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  aurora_0/inst/clock_module_i/init_clk_in | fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                      | fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                    |                8 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |
|  clk_wiz_mmcm_0/inst/clk_out1             | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count                                                                                                                                                                             | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/recclk_mon_count_reset                                                                                                                                                 |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/SR[0]                                                                                                                                                                            |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |
|  aurora_0/inst/clock_module_i/init_clk_in | fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                              |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_wiz_mmcm_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rx_reset_i                                                                                                                                                                          |               13 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             38 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |               12 |             40 |
|  aurora_0/inst/clock_module_i/init_clk_in | aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             54 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             57 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             63 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                        |               20 |             67 |
|  clk_wiz_mmcm_0/inst/clk_out1             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             75 |
|  aurora_0/inst/clock_module_i/init_clk_in | ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               27 |            103 |
|  aurora_0/inst/clock_module_i/init_clk_in |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              338 |           1447 |
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


