

================================================================
== Vitis HLS Report for 'point_double_1_Pipeline_VITIS_LOOP_45_14'
================================================================
* Date:           Thu Dec 26 19:54:36 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.145 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |      162|      162|         1|          1|          1|   162|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%br = alloca i32 1"   --->   Operation 4 'alloca' 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_V_10_in = alloca i32 1"   --->   Operation 5 'alloca' 'tmp_V_10_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 6 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_11_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %ret_11"   --->   Operation 7 'read' 'ret_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lambda_V_13_read = read i165 @_ssdm_op_Read.ap_auto.i165, i165 %lambda_V_13"   --->   Operation 8 'read' 'lambda_V_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lambda_V_8_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %lambda_V_8"   --->   Operation 9 'read' 'lambda_V_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i166 %lambda_V_8_read, i166 %lhs_V"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i165 %lambda_V_13_read, i165 %tmp_V_10_in"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 1, i8 %br"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i62"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_5 = load i8 %br" [gf2_arithmetic.cpp:45]   --->   Operation 14 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.55ns)   --->   "%icmp_ln45 = icmp_eq  i8 %i_5, i8 163" [gf2_arithmetic.cpp:45]   --->   Operation 16 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 162, i64 162, i64 162"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i62.split, void %_Z7bf_multR6ap_intILi166EERKS0_S3_.89.93.101.160.exit73.exitStub" [gf2_arithmetic.cpp:45]   --->   Operation 18 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_V_10_in_load = load i165 %tmp_V_10_in" [gf2_arithmetic.cpp:38]   --->   Operation 19 'load' 'tmp_V_10_in_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%lhs_V_load_1 = load i166 %lhs_V" [gf2_arithmetic.cpp:50]   --->   Operation 20 'load' 'lhs_V_load_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node lambda_V)   --->   "%zext_ln45 = zext i8 %i_5" [gf2_arithmetic.cpp:45]   --->   Operation 21 'zext' 'zext_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [gf2_arithmetic.cpp:38]   --->   Operation 22 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_V = bitconcatenate i166 @_ssdm_op_BitConcatenate.i166.i165.i1, i165 %tmp_V_10_in_load, i1 0"   --->   Operation 23 'bitconcatenate' 'tmp_V' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_1)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i165.i32, i165 %tmp_V_10_in_load, i32 162"   --->   Operation 24 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_1)   --->   "%xor_ln1544 = xor i166 %tmp_V, i166 11692013098647223345629478661730264157247460344009"   --->   Operation 25 'xor' 'xor_ln1544' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.27ns) (out node of the LUT)   --->   "%tmp_V_1 = select i1 %p_Result_s, i166 %xor_ln1544, i166 %tmp_V" [gf2_arithmetic.cpp:47]   --->   Operation 26 'select' 'tmp_V_1' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i166 %tmp_V_1" [gf2_arithmetic.cpp:38]   --->   Operation 27 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node lambda_V)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %ret_11_read, i32 %zext_ln45"   --->   Operation 28 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node lambda_V)   --->   "%select_ln50 = select i1 %p_Result_10, i166 %tmp_V_1, i166 0" [gf2_arithmetic.cpp:50]   --->   Operation 29 'select' 'select_ln50' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.27ns) (out node of the LUT)   --->   "%lambda_V = xor i166 %select_ln50, i166 %lhs_V_load_1" [gf2_arithmetic.cpp:50]   --->   Operation 30 'xor' 'lambda_V' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.91ns)   --->   "%i = add i8 %i_5, i8 1" [gf2_arithmetic.cpp:45]   --->   Operation 31 'add' 'i' <Predicate = (!icmp_ln45)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln50 = store i166 %lambda_V, i166 %lhs_V" [gf2_arithmetic.cpp:50]   --->   Operation 32 'store' 'store_ln50' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln38 = store i165 %trunc_ln38, i165 %tmp_V_10_in" [gf2_arithmetic.cpp:38]   --->   Operation 33 'store' 'store_ln38' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln45 = store i8 %i, i8 %br" [gf2_arithmetic.cpp:45]   --->   Operation 34 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i62"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_V_load = load i166 %lhs_V"   --->   Operation 36 'load' 'lhs_V_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i166P0A, i166 %lambda_V_14_out, i166 %lhs_V_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lambda_V_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lambda_V_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ret_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lambda_V_14_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br                (alloca           ) [ 011]
tmp_V_10_in       (alloca           ) [ 011]
lhs_V             (alloca           ) [ 011]
ret_11_read       (read             ) [ 011]
lambda_V_13_read  (read             ) [ 000]
lambda_V_8_read   (read             ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_5               (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln45         (icmp             ) [ 011]
empty             (speclooptripcount) [ 000]
br_ln45           (br               ) [ 000]
tmp_V_10_in_load  (load             ) [ 000]
lhs_V_load_1      (load             ) [ 000]
zext_ln45         (zext             ) [ 000]
specloopname_ln38 (specloopname     ) [ 000]
tmp_V             (bitconcatenate   ) [ 000]
p_Result_s        (bitselect        ) [ 000]
xor_ln1544        (xor              ) [ 000]
tmp_V_1           (select           ) [ 000]
trunc_ln38        (trunc            ) [ 000]
p_Result_10       (bitselect        ) [ 000]
select_ln50       (select           ) [ 000]
lambda_V          (xor              ) [ 000]
i                 (add              ) [ 000]
store_ln50        (store            ) [ 000]
store_ln38        (store            ) [ 000]
store_ln45        (store            ) [ 000]
br_ln0            (br               ) [ 000]
lhs_V_load        (load             ) [ 000]
write_ln0         (write            ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lambda_V_8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lambda_V_8"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lambda_V_13">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lambda_V_13"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ret_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lambda_V_14_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lambda_V_14_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i165"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i166.i165.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i165.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i166.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i166P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="br_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="br/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_V_10_in_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_10_in/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="lhs_V_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="ret_11_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="166" slack="0"/>
<pin id="64" dir="0" index="1" bw="166" slack="0"/>
<pin id="65" dir="1" index="2" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ret_11_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="lambda_V_13_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="165" slack="0"/>
<pin id="70" dir="0" index="1" bw="165" slack="0"/>
<pin id="71" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lambda_V_13_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="lambda_V_8_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="166" slack="0"/>
<pin id="76" dir="0" index="1" bw="166" slack="0"/>
<pin id="77" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lambda_V_8_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="166" slack="0"/>
<pin id="83" dir="0" index="2" bw="166" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln0_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="166" slack="0"/>
<pin id="89" dir="0" index="1" bw="166" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="165" slack="0"/>
<pin id="94" dir="0" index="1" bw="165" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_5_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="1"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln45_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_V_10_in_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="165" slack="1"/>
<pin id="113" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_10_in_load/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="lhs_V_load_1_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="166" slack="1"/>
<pin id="116" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln45_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_V_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="166" slack="0"/>
<pin id="123" dir="0" index="1" bw="165" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="p_Result_s_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="165" slack="0"/>
<pin id="132" dir="0" index="2" bw="9" slack="0"/>
<pin id="133" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="xor_ln1544_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="166" slack="0"/>
<pin id="139" dir="0" index="1" bw="165" slack="0"/>
<pin id="140" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1544/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_V_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="166" slack="0"/>
<pin id="146" dir="0" index="2" bw="166" slack="0"/>
<pin id="147" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln38_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="166" slack="0"/>
<pin id="153" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_Result_10_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="166" slack="1"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="select_ln50_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="166" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="lambda_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="166" slack="0"/>
<pin id="172" dir="0" index="1" bw="166" slack="0"/>
<pin id="173" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="lambda_V/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln50_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="166" slack="0"/>
<pin id="184" dir="0" index="1" bw="166" slack="1"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln38_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="165" slack="0"/>
<pin id="189" dir="0" index="1" bw="165" slack="1"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln45_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="1"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="lhs_V_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="166" slack="1"/>
<pin id="199" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="br_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="br "/>
</bind>
</comp>

<comp id="208" class="1005" name="tmp_V_10_in_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="165" slack="0"/>
<pin id="210" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_10_in "/>
</bind>
</comp>

<comp id="215" class="1005" name="lhs_V_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="166" slack="0"/>
<pin id="217" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="223" class="1005" name="ret_11_read_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="166" slack="1"/>
<pin id="225" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="ret_11_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="48" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="74" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="68" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="120"><net_src comp="102" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="111" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="111" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="141"><net_src comp="121" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="129" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="137" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="121" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="117" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="143" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="114" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="102" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="170" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="151" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="176" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="204"><net_src comp="50" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="211"><net_src comp="54" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="218"><net_src comp="58" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="226"><net_src comp="62" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="155" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lambda_V_14_out | {2 }
 - Input state : 
	Port: point_double.1_Pipeline_VITIS_LOOP_45_14 : lambda_V_8 | {1 }
	Port: point_double.1_Pipeline_VITIS_LOOP_45_14 : lambda_V_13 | {1 }
	Port: point_double.1_Pipeline_VITIS_LOOP_45_14 : ret_11 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln45 : 1
		br_ln45 : 2
		zext_ln45 : 1
		tmp_V : 1
		p_Result_s : 1
		xor_ln1544 : 2
		tmp_V_1 : 2
		trunc_ln38 : 3
		p_Result_10 : 2
		select_ln50 : 3
		lambda_V : 4
		i : 1
		store_ln50 : 4
		store_ln38 : 4
		store_ln45 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    xor   |      xor_ln1544_fu_137      |    0    |   166   |
|          |       lambda_V_fu_170       |    0    |   166   |
|----------|-----------------------------|---------|---------|
|  select  |        tmp_V_1_fu_143       |    0    |   166   |
|          |      select_ln50_fu_162     |    0    |   166   |
|----------|-----------------------------|---------|---------|
|    add   |           i_fu_176          |    0    |    15   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln45_fu_105      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |    ret_11_read_read_fu_62   |    0    |    0    |
|   read   | lambda_V_13_read_read_fu_68 |    0    |    0    |
|          |  lambda_V_8_read_read_fu_74 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_80    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln45_fu_117      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         tmp_V_fu_121        |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|      p_Result_s_fu_129      |    0    |    0    |
|          |      p_Result_10_fu_155     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln38_fu_151      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   690   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     br_reg_201    |    8   |
|   lhs_V_reg_215   |   166  |
|ret_11_read_reg_223|   166  |
|tmp_V_10_in_reg_208|   165  |
+-------------------+--------+
|       Total       |   505  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   690  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   505  |    -   |
+-----------+--------+--------+
|   Total   |   505  |   690  |
+-----------+--------+--------+
