# do rippleAdder.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:25:07 on Feb 16,2024
# vlog fullAdder.sv fullAdder_tb.sv 
# -- Compiling module fullAdder
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:25:07 on Feb 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:25:07 on Feb 16,2024
# vlog rippleAdder.sv rippleAdder_tb.sv 
# -- Compiling module rippleAdder
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:25:07 on Feb 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb 
# Start time: 12:25:07 on Feb 16,2024
# Loading sv_std.std
# Loading work.tb
# Loading work.rippleAdder
# Loading work.fullAdder
# .list
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
