# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../2025.1/Vivado/data/rsb/busdef" \
"../../../../day2_Zero.srcs/sources_1/new/day2_Zero.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
