ACCEPTANCE_MASK_REG1.data_in	ACCEPTANCE_MASK_REG1.data_out
ACCEPTANCE_MASK_REG2.data_out	acceptance_mask_2
transmitting	COMMAND_REG1.rst_sync
error_warning_irq_en_ext	error_warning_irq_en
MODE_REG_BASIC.we	MODE_REG_BASIC.data_out
BUS_TIMING_1_REG.data_in	BUS_TIMING_1_REG.data_out
node_error_active	error_passive_irq
COMMAND_REG1.we	COMMAND_REG1.data_out
tx_request	abort_tx
tx_request	COMMAND_REG1.rst_sync
tx_request	transmit_buffer_status
tx_request	single_shot_transmission
tx_request	transmission_complete
abort_tx	COMMAND_REG1.rst_sync
abort_tx	transmission_complete
TX_DATA_REG7.data_in	TX_DATA_REG7.data_out
TX_DATA_REG5.we	TX_DATA_REG5.data_out
TX_DATA_REG11.data_in	TX_DATA_REG11.data_out
TX_DATA_REG11.we	TX_DATA_REG11.data_out
ACCEPTANCE_CODE_REG1.we	ACCEPTANCE_CODE_REG1.data_out
arbitration_lost_capture	data_out
set_bus_error_irq	bus_error_irq
clk	TX_DATA_REG0.clk
clk	TX_DATA_REG5.clk
clk	COMMAND_REG.clk
clk	CLOCK_DIVIDER_REG_LOW.clk
clk	ACCEPTANCE_MASK_REG1.clk
clk	ERROR_WARNING_REG.clk
clk	CLOCK_DIVIDER_REG_3.clk
clk	TX_DATA_REG11.clk
clk	TX_DATA_REG7.clk
clk	ACCEPTANCE_MASK_REG2.clk
clk	ACCEPTANCE_CODE_REG1.clk
clk	COMMAND_REG0.clk
clk	TX_DATA_REG3.clk
clk	MODE_REG0.clk
clk	TX_DATA_REG1.clk
clk	ACCEPTANCE_CODE_REG2.clk
clk	BUS_TIMING_1_REG.clk
clk	clkout
clk	ACCEPTANCE_MASK_REG0.clk
clk	TX_DATA_REG8.clk
clk	TX_DATA_REG10.clk
clk	CLOCK_DIVIDER_REG_7.clk
clk	TX_DATA_REG12.clk
clk	TX_DATA_REG6.clk
clk	ACCEPTANCE_MASK_REG3.clk
clk	COMMAND_REG4.clk
clk	TX_DATA_REG9.clk
clk	MODE_REG_BASIC.clk
clk	COMMAND_REG1.clk
clk	TX_DATA_REG2.clk
clk	ACCEPTANCE_CODE_REG0.clk
clk	BUS_TIMING_0_REG.clk
clk	ACCEPTANCE_CODE_REG3.clk
clk	TX_DATA_REG4.clk
clk	MODE_REG_EXT.clk
clk	IRQ_EN_REG.clk
reset_mode	we_acceptance_code_3
reset_mode	we_acceptance_code_2
reset_mode	we_acceptance_code_1
reset_mode	we_acceptance_code_0
reset_mode	receive_buffer_status
reset_mode	we_tx_data_9
reset_mode	we_tx_data_8
reset_mode	we_tx_data_3
reset_mode	we_tx_data_2
reset_mode	we_tx_data_1
reset_mode	bus_error_irq
reset_mode	we_tx_data_7
reset_mode	data_out
reset_mode	error_passive_irq
reset_mode	we_tx_data_4
reset_mode	we_tx_data_0
reset_mode	we_rx_err_cnt
reset_mode	we_tx_data_6
reset_mode	we_tx_data_5
reset_mode	we_clock_divider_hi
reset_mode	we_acceptance_mask_0
reset_mode	we_acceptance_mask_1
reset_mode	we_acceptance_mask_2
reset_mode	we_acceptance_mask_3
reset_mode	we_error_warning_limit
reset_mode	COMMAND_REG0.rst_sync
reset_mode	transmit_irq
reset_mode	arbitration_lost_irq
reset_mode	we_tx_err_cnt
reset_mode	data_overrun_irq
reset_mode	MODE_REG_EXT.we
reset_mode	COMMAND_REG4.rst_sync
reset_mode	COMMAND_REG.rst_sync
reset_mode	we_bus_timing_0
reset_mode	we_bus_timing_1
reset_mode	transmit_buffer_status
reset_mode	receive_irq
reset_mode	COMMAND_REG1.rst_sync
reset_mode	overrun_status
reset_mode	we_tx_data_12
reset_mode	we_tx_data_11
reset_mode	we_tx_data_10
BUS_TIMING_0_REG.data_out	bus_timing_0
MODE_REG0.rst_sync	MODE_REG0.data_out
COMMAND_REG0.data_in	COMMAND_REG0.data_out
we_clock_divider_hi	CLOCK_DIVIDER_REG_7.we
we_clock_divider_hi	CLOCK_DIVIDER_REG_3.we
TX_DATA_REG3.data_in	TX_DATA_REG3.data_out
acceptance_code_3	data_out
acceptance_code_2	data_out
acceptance_code_1	data_out
acceptance_code_0	data_out
MODE_REG0.we	MODE_REG0.data_out
TX_DATA_REG7.we	TX_DATA_REG7.data_out
TX_DATA_REG4.we	TX_DATA_REG4.data_out
clkout_cnt	clkout_tmp
clkout_cnt	clkout_cnt
CLOCK_DIVIDER_REG_7.we	CLOCK_DIVIDER_REG_7.data_out
ACCEPTANCE_CODE_REG0.we	ACCEPTANCE_CODE_REG0.data_out
CLOCK_DIVIDER_REG_7.rst	CLOCK_DIVIDER_REG_7.data_out
IRQ_EN_REG.data_in	IRQ_EN_REG.data_out
ACCEPTANCE_MASK_REG2.we	ACCEPTANCE_MASK_REG2.data_out
irq_reg	data_out
mode_ext	acceptance_filter_mode
mode_ext	self_test_mode
mode_ext	listen_only_mode
mode_ext	data_out
acceptance_mask_0	data_out
acceptance_mask_1	data_out
acceptance_mask_2	data_out
error_passive_irq_en	error_passive_irq
ACCEPTANCE_MASK_REG1.we	ACCEPTANCE_MASK_REG1.data_out
TX_DATA_REG7.data_out	tx_data_7
ACCEPTANCE_MASK_REG3.data_out	acceptance_mask_3
TX_DATA_REG5.data_out	tx_data_5
TX_DATA_REG9.data_in	TX_DATA_REG9.data_out
ERROR_WARNING_REG.rst	ERROR_WARNING_REG.data_out
BUS_TIMING_1_REG.data_out	bus_timing_1
TX_DATA_REG10.data_out	tx_data_10
TX_DATA_REG9.we	TX_DATA_REG9.data_out
bus_timing_1	time_segment1
bus_timing_1	time_segment2
bus_timing_1	data_out
bus_timing_1	triple_sampling
arbitration_lost_irq_en	arbitration_lost_irq
transmit_irq_en_basic	transmit_irq_en
ACCEPTANCE_CODE_REG1.data_out	acceptance_code_1
ACCEPTANCE_CODE_REG3.we	ACCEPTANCE_CODE_REG3.data_out
mode	reset_mode
mode	data_out
tx_state	single_shot_transmission
tx_state	self_rx_request
arbitration_lost_irq	irq
arbitration_lost_irq	irq_reg
COMMAND_REG1.rst	COMMAND_REG1.data_out
tx_data_8	data_out
MODE_REG_BASIC.rst	MODE_REG_BASIC.data_out
node_bus_off	status
node_bus_off	node_bus_off_q
node_bus_off	error_irq
status	data_out
TX_DATA_REG4.data_out	tx_data_4
TX_DATA_REG10.we	TX_DATA_REG10.data_out
error_warning_irq_en	error_irq
data_overrun_irq_en	data_overrun_irq
transmit_buffer_status_q	transmit_irq
receive_irq_en	receive_irq
BUS_TIMING_0_REG.we	BUS_TIMING_0_REG.data_out
receive_irq_en_basic	receive_irq_en
we_tx_data_9	TX_DATA_REG9.we
we_tx_data_8	TX_DATA_REG8.we
receive_status	status
rx_err_cnt	data_out
ACCEPTANCE_MASK_REG0.data_out	acceptance_mask_0
we_tx_data_1	TX_DATA_REG1.we
bus_error_irq	irq
bus_error_irq	irq_reg
we_tx_data_7	TX_DATA_REG7.we
we_tx_data_6	TX_DATA_REG6.we
error_passive_irq	irq
error_passive_irq	irq_reg
we_tx_data_4	TX_DATA_REG4.we
node_bus_off_q	error_irq
COMMAND_REG4.data_in	COMMAND_REG4.data_out
addr	read_irq_reg
addr	we_acceptance_code_3
addr	we_acceptance_code_2
addr	we_acceptance_code_1
addr	we_acceptance_code_0
addr	we_tx_data_9
addr	we_tx_data_8
addr	we_command
addr	we_tx_data_3
addr	we_tx_data_2
addr	we_tx_data_1
addr	we_tx_data_0
addr	we_rx_err_cnt
addr	data_out
addr	we_tx_data_5
addr	we_tx_data_4
addr	we_tx_data_7
addr	we_clock_divider_low
addr	we_tx_data_6
addr	we_acceptance_mask_0
addr	we_acceptance_mask_1
addr	we_acceptance_mask_2
addr	we_acceptance_mask_3
addr	we_error_warning_limit
addr	we_tx_err_cnt
addr	read_error_code_capture_reg
addr	we_bus_timing_0
addr	we_bus_timing_1
addr	we_mode
addr	read_arbitration_lost_capture_reg
addr	we_interrupt_enable
addr	we_tx_data_12
addr	we_tx_data_11
addr	we_tx_data_10
irq	irq_n
CLOCK_DIVIDER_REG_3.data_in	CLOCK_DIVIDER_REG_3.data_out
TX_DATA_REG8.data_out	tx_data_8
MODE_REG_EXT.data_in	MODE_REG_EXT.data_out
receive_irq_en_ext	receive_irq_en
transmit_status	status
ACCEPTANCE_CODE_REG3.data_out	acceptance_code_3
error_irq_en_basic	error_warning_irq_en
IRQ_EN_REG.we	IRQ_EN_REG.data_out
TX_DATA_REG0.data_in	TX_DATA_REG0.data_out
COMMAND_REG4.rst	COMMAND_REG4.data_out
we	we_acceptance_code_3
we	we_acceptance_code_2
we	we_acceptance_code_1
we	we_acceptance_code_0
we	we_tx_data_9
we	we_tx_data_8
we	we_command
we	we_tx_data_3
we	we_tx_data_2
we	we_tx_data_1
we	we_tx_data_0
we	we_rx_err_cnt
we	we_tx_data_6
we	we_tx_data_5
we	we_tx_data_4
we	we_tx_data_7
we	we_clock_divider_low
we	we_acceptance_mask_0
we	we_acceptance_mask_1
we	we_acceptance_mask_2
we	we_acceptance_mask_3
we	we_error_warning_limit
we	read
we	we_tx_err_cnt
we	we_bus_timing_0
we	we_bus_timing_1
we	we_mode
we	we_interrupt_enable
we	we_tx_data_12
we	we_tx_data_11
we	we_tx_data_10
we_mode	MODE_REG0.we
we_mode	MODE_REG_BASIC.we
we_mode	MODE_REG_EXT.we
TX_DATA_REG0.we	TX_DATA_REG0.data_out
TX_DATA_REG12.data_in	TX_DATA_REG12.data_out
ACCEPTANCE_CODE_REG2.data_in	ACCEPTANCE_CODE_REG2.data_out
tx_data_3	data_out
CLOCK_DIVIDER_REG_LOW.rst	CLOCK_DIVIDER_REG_LOW.data_out
CLOCK_DIVIDER_REG_LOW.data_out	clock_divider
error_irq	irq
error_irq	irq_reg
COMMAND_REG.data_in	COMMAND_REG.data_out
receive_buffer_status	status
need_to_tx	transmit_buffer_status
overrun_irq_en_basic	data_overrun_irq_en
error_capture_code	data_out
ACCEPTANCE_MASK_REG0.data_in	ACCEPTANCE_MASK_REG0.data_out
tx_err_cnt	data_out
transmission_complete	status
transmit_buffer_status	status
transmit_buffer_status	we_tx_data_4
transmit_buffer_status	transmit_irq
transmit_buffer_status	transmit_buffer_status_q
transmit_buffer_status	we_tx_data_6
transmit_buffer_status	we_tx_data_9
transmit_buffer_status	we_tx_data_8
transmit_buffer_status	we_tx_data_5
transmit_buffer_status	we_tx_data_3
transmit_buffer_status	we_tx_data_2
transmit_buffer_status	we_tx_data_1
transmit_buffer_status	we_tx_data_0
transmit_buffer_status	we_tx_data_7
transmit_buffer_status	we_tx_data_12
transmit_buffer_status	we_tx_data_11
transmit_buffer_status	we_tx_data_10
MODE_REG_EXT.we	MODE_REG_EXT.data_out
BUS_TIMING_1_REG.we	BUS_TIMING_1_REG.data_out
data_in	ERROR_WARNING_REG.data_in
data_in	BUS_TIMING_1_REG.data_in
data_in	TX_DATA_REG10.data_in
data_in	ACCEPTANCE_CODE_REG1.data_in
data_in	TX_DATA_REG7.data_in
data_in	TX_DATA_REG5.data_in
data_in	TX_DATA_REG11.data_in
data_in	COMMAND_REG4.data_in
data_in	CLOCK_DIVIDER_REG_LOW.data_in
data_in	CLOCK_DIVIDER_REG_3.data_in
data_in	COMMAND_REG0.data_in
data_in	TX_DATA_REG12.data_in
data_in	TX_DATA_REG6.data_in
data_in	ACCEPTANCE_MASK_REG3.data_in
data_in	TX_DATA_REG3.data_in
data_in	TX_DATA_REG2.data_in
data_in	ACCEPTANCE_MASK_REG2.data_in
data_in	TX_DATA_REG0.data_in
data_in	MODE_REG_EXT.data_in
data_in	TX_DATA_REG9.data_in
data_in	ACCEPTANCE_MASK_REG1.data_in
data_in	ACCEPTANCE_CODE_REG3.data_in
data_in	ACCEPTANCE_CODE_REG2.data_in
data_in	BUS_TIMING_0_REG.data_in
data_in	COMMAND_REG.data_in
data_in	COMMAND_REG1.data_in
data_in	MODE_REG_BASIC.data_in
data_in	ACCEPTANCE_CODE_REG0.data_in
data_in	ACCEPTANCE_MASK_REG0.data_in
data_in	IRQ_EN_REG.data_in
data_in	TX_DATA_REG4.data_in
data_in	TX_DATA_REG1.data_in
data_in	TX_DATA_REG8.data_in
data_in	CLOCK_DIVIDER_REG_7.data_in
data_in	MODE_REG0.data_in
TX_DATA_REG2.data_in	TX_DATA_REG2.data_out
transmit_irq_en_ext	transmit_irq_en
TX_DATA_REG12.data_out	tx_data_12
node_error_passive	node_error_passive_q
node_error_passive	error_passive_irq
MODE_REG0.data_out	mode
TX_DATA_REG8.data_in	TX_DATA_REG8.data_out
TX_DATA_REG3.we	TX_DATA_REG3.data_out
overrun_status	status
TX_DATA_REG12.we	TX_DATA_REG12.data_out
CLOCK_DIVIDER_REG_7.data_in	CLOCK_DIVIDER_REG_7.data_out
MODE_REG0.data_in	MODE_REG0.data_out
read_irq_reg	transmit_irq
read_irq_reg	irq_n
read_irq_reg	data_overrun_irq
read_irq_reg	error_irq
read_irq_reg	arbitration_lost_irq
read_irq_reg	bus_error_irq
read_irq_reg	error_passive_irq
we_acceptance_code_3	ACCEPTANCE_CODE_REG3.we
we_acceptance_code_2	ACCEPTANCE_CODE_REG2.we
we_acceptance_code_1	ACCEPTANCE_CODE_REG1.we
we_acceptance_code_0	ACCEPTANCE_CODE_REG0.we
ERROR_WARNING_REG.data_in	ERROR_WARNING_REG.data_out
clkout_div	clkout_tmp
clkout_div	clkout_cnt
TX_DATA_REG11.data_out	tx_data_11
release_buffer	irq_n
release_buffer	receive_buffer_status
release_buffer	receive_irq
TX_DATA_REG2.we	TX_DATA_REG2.data_out
COMMAND_REG4.rst_sync	COMMAND_REG4.data_out
COMMAND_REG4.data_out	command
cs	we_acceptance_code_3
cs	we_acceptance_code_2
cs	we_acceptance_code_1
cs	we_acceptance_code_0
cs	we_tx_data_9
cs	we_tx_data_8
cs	we_command
cs	we_tx_data_3
cs	we_tx_data_2
cs	we_tx_data_1
cs	we_tx_data_0
cs	we_rx_err_cnt
cs	we_tx_data_6
cs	we_tx_data_5
cs	we_tx_data_4
cs	we_tx_data_7
cs	we_clock_divider_low
cs	we_acceptance_mask_0
cs	we_acceptance_mask_1
cs	we_acceptance_mask_2
cs	we_acceptance_mask_3
cs	we_error_warning_limit
cs	read
cs	we_tx_err_cnt
cs	we_bus_timing_0
cs	we_bus_timing_1
cs	we_mode
cs	we_interrupt_enable
cs	we_tx_data_12
cs	we_tx_data_11
cs	we_tx_data_10
data_overrun_irq_en_ext	data_overrun_irq_en
ACCEPTANCE_MASK_REG3.we	ACCEPTANCE_MASK_REG3.data_out
tx_data_7	data_out
bus_error_irq_en	bus_error_irq
sample_point	COMMAND_REG4.rst_sync
sample_point	COMMAND_REG1.rst_sync
sample_point	COMMAND_REG0.rst_sync
sample_point	single_shot_transmission
TX_DATA_REG6.data_out	tx_data_6
tx_data_2	data_out
we_clock_divider_low	CLOCK_DIVIDER_REG_LOW.we
we_clock_divider_low	we_clock_divider_hi
tx_successful	tx_successful_q
tx_successful	transmission_complete
tx_data_9	data_out
error_status	status
error_status	error_status_q
error_status	error_irq
rx_message_counter	data_out
TX_DATA_REG0.data_out	tx_data_0
ACCEPTANCE_CODE_REG3.data_in	ACCEPTANCE_CODE_REG3.data_out
we_acceptance_mask_0	ACCEPTANCE_MASK_REG0.we
we_acceptance_mask_1	ACCEPTANCE_MASK_REG1.we
MODE_REG0.rst	MODE_REG0.data_out
we_acceptance_mask_3	ACCEPTANCE_MASK_REG3.we
TX_DATA_REG3.data_out	tx_data_3
tx_data_6	data_out
tx_data_5	data_out
tx_data_4	data_out
TX_DATA_REG1.we	TX_DATA_REG1.data_out
overrun_q	data_overrun_irq
overrun_q	overrun_status
ACCEPTANCE_MASK_REG3.data_in	ACCEPTANCE_MASK_REG3.data_out
clkout_tmp	clkout_tmp
clkout_tmp	clkout
tx_data_1	data_out
CLOCK_DIVIDER_REG_7.data_out	clock_divider
clock_off	clkout
COMMAND_REG.rst	COMMAND_REG.data_out
data_overrun_irq	irq
data_overrun_irq	irq_reg
tx_state_q	single_shot_transmission
tx_state_q	self_rx_request
BUS_TIMING_0_REG.data_in	BUS_TIMING_0_REG.data_out
rst	CLOCK_DIVIDER_REG_3.rst
rst	bus_error_irq
rst	error_passive_irq
rst	transmit_irq
rst	clkout_tmp
rst	MODE_REG0.rst
rst	COMMAND_REG4.rst
rst	clkout_cnt
rst	CLOCK_DIVIDER_REG_7.rst
rst	irq_n
rst	receive_irq
rst	CLOCK_DIVIDER_REG_LOW.rst
rst	COMMAND_REG.rst
rst	data_overrun_irq
rst	error_irq
rst	self_rx_request
rst	receive_buffer_status
rst	ERROR_WARNING_REG.rst
rst	single_shot_transmission
rst	transmission_complete
rst	transmit_buffer_status
rst	COMMAND_REG0.rst
rst	MODE_REG_EXT.rst
rst	arbitration_lost_irq
rst	COMMAND_REG1.rst
rst	MODE_REG_BASIC.rst
rst	overrun_status
TX_DATA_REG4.data_in	TX_DATA_REG4.data_out
we_acceptance_mask_2	ACCEPTANCE_MASK_REG2.we
overrun	overrun_q
overrun	data_overrun_irq
overrun	overrun_status
ACCEPTANCE_CODE_REG0.data_in	ACCEPTANCE_CODE_REG0.data_out
tx_data_0	data_out
TX_DATA_REG1.data_out	tx_data_1
we_bus_timing_0	BUS_TIMING_0_REG.we
TX_DATA_REG1.data_in	TX_DATA_REG1.data_out
bus_timing_0	sync_jump_width
bus_timing_0	data_out
bus_timing_0	baud_r_presc
we_bus_timing_1	BUS_TIMING_1_REG.we
COMMAND_REG0.rst	COMMAND_REG0.data_out
node_error_passive_q	error_passive_irq
TX_DATA_REG9.data_out	tx_data_9
MODE_REG_EXT.rst	MODE_REG_EXT.data_out
ACCEPTANCE_CODE_REG0.data_out	acceptance_code_0
CLOCK_DIVIDER_REG_LOW.we	CLOCK_DIVIDER_REG_LOW.data_out
we_interrupt_enable	IRQ_EN_REG.we
COMMAND_REG1.rst_sync	COMMAND_REG1.data_out
transmit_irq_en	transmit_irq
we_tx_data_12	TX_DATA_REG12.we
we_tx_data_11	TX_DATA_REG11.we
we_tx_data_10	TX_DATA_REG10.we
irq_en_ext	transmit_irq_en_ext
irq_en_ext	error_passive_irq_en
irq_en_ext	bus_error_irq_en
irq_en_ext	error_warning_irq_en_ext
irq_en_ext	arbitration_lost_irq_en
irq_en_ext	receive_irq_en_ext
irq_en_ext	data_overrun_irq_en_ext
irq_en_ext	data_out
CLOCK_DIVIDER_REG_3.rst	CLOCK_DIVIDER_REG_3.data_out
IRQ_EN_REG.data_out	irq_en_ext
tx_successful_q	transmission_complete
ACCEPTANCE_CODE_REG1.data_in	ACCEPTANCE_CODE_REG1.data_out
TX_DATA_REG6.we	TX_DATA_REG6.data_out
TX_DATA_REG8.we	TX_DATA_REG8.data_out
set_arbitration_lost_irq	arbitration_lost_irq
we_tx_data_3	TX_DATA_REG3.we
cd	clkout_div
cd	clkout
we_command	COMMAND_REG4.we
we_command	COMMAND_REG1.we
we_command	COMMAND_REG.we
we_command	COMMAND_REG0.we
COMMAND_REG0.we	COMMAND_REG0.data_out
TX_DATA_REG10.data_in	TX_DATA_REG10.data_out
we_tx_data_2	TX_DATA_REG2.we
error_status_q	error_irq
TX_DATA_REG5.data_in	TX_DATA_REG5.data_out
ACCEPTANCE_CODE_REG2.we	ACCEPTANCE_CODE_REG2.data_out
COMMAND_REG1.data_out	command
we_tx_data_0	TX_DATA_REG0.we
CLOCK_DIVIDER_REG_LOW.data_in	CLOCK_DIVIDER_REG_LOW.data_out
transmit_irq	irq
transmit_irq	irq_reg
mode_basic	receive_irq_en_basic
mode_basic	overrun_irq_en_basic
mode_basic	error_irq_en_basic
mode_basic	transmit_irq_en_basic
mode_basic	data_out
read	read_irq_reg
read	read_arbitration_lost_capture_reg
read	read_error_code_capture_reg
TX_DATA_REG6.data_in	TX_DATA_REG6.data_out
we_tx_data_5	TX_DATA_REG5.we
command	clear_data_overrun
command	COMMAND_REG0.rst_sync
command	COMMAND_REG.rst_sync
command	single_shot_transmission
command	release_buffer
command	tx_request
command	self_rx_request
command	COMMAND_REG4.rst_sync
command	abort_tx
we_error_warning_limit	ERROR_WARNING_REG.we
ACCEPTANCE_MASK_REG1.data_out	acceptance_mask_1
ACCEPTANCE_MASK_REG2.data_in	ACCEPTANCE_MASK_REG2.data_out
TX_DATA_REG2.data_out	tx_data_2
COMMAND_REG0.rst_sync	COMMAND_REG0.data_out
COMMAND_REG0.data_out	command
COMMAND_REG4.we	COMMAND_REG4.data_out
MODE_REG_BASIC.data_out	mode_basic
error_warning_limit	data_out
MODE_REG_EXT.data_out	mode_ext
COMMAND_REG1.data_in	COMMAND_REG1.data_out
ACCEPTANCE_MASK_REG0.we	ACCEPTANCE_MASK_REG0.data_out
MODE_REG_BASIC.data_in	MODE_REG_BASIC.data_out
clock_divider	clock_off
clock_divider	data_out
clock_divider	extended_mode
clock_divider	cd
ACCEPTANCE_CODE_REG2.data_out	acceptance_code_2
clear_data_overrun	overrun_status
COMMAND_REG.rst_sync	COMMAND_REG.data_out
extended_mode	we_acceptance_code_3
extended_mode	we_acceptance_code_2
extended_mode	we_acceptance_code_1
extended_mode	we_acceptance_code_0
extended_mode	data_overrun_irq_en
extended_mode	listen_only_mode
extended_mode	we_tx_data_9
extended_mode	we_tx_data_8
extended_mode	we_tx_data_3
extended_mode	we_tx_data_2
extended_mode	we_tx_data_1
extended_mode	we_tx_data_0
extended_mode	we_tx_data_7
extended_mode	data_out
extended_mode	we_tx_data_5
extended_mode	we_tx_data_4
extended_mode	error_warning_irq_en
extended_mode	we_rx_err_cnt
extended_mode	self_test_mode
extended_mode	we_tx_data_6
extended_mode	we_acceptance_mask_0
extended_mode	we_acceptance_mask_1
extended_mode	we_acceptance_mask_2
extended_mode	we_acceptance_mask_3
extended_mode	we_error_warning_limit
extended_mode	receive_irq_en
extended_mode	we_tx_err_cnt
extended_mode	read_error_code_capture_reg
extended_mode	acceptance_filter_mode
extended_mode	read_arbitration_lost_capture_reg
extended_mode	we_interrupt_enable
extended_mode	transmit_irq_en
extended_mode	we_tx_data_12
extended_mode	we_tx_data_11
extended_mode	we_tx_data_10
COMMAND_REG.data_out	command
set_reset_mode	MODE_REG0.rst_sync
info_empty	receive_buffer_status
info_empty	receive_irq
ERROR_WARNING_REG.we	ERROR_WARNING_REG.data_out
CLOCK_DIVIDER_REG_3.data_out	clock_divider
CLOCK_DIVIDER_REG_3.we	CLOCK_DIVIDER_REG_3.data_out
acceptance_mask_3	data_out
COMMAND_REG.we	COMMAND_REG.data_out
receive_irq	irq
receive_irq	irq_reg
receive_irq	receive_irq
ERROR_WARNING_REG.data_out	error_warning_limit