/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  reg [12:0] celloutsig_0_10z;
  wire [21:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  reg [3:0] celloutsig_0_1z;
  reg [7:0] celloutsig_0_20z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  reg [3:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [21:0] celloutsig_0_6z;
  reg [5:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  reg [12:0] celloutsig_1_16z;
  wire [14:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~celloutsig_0_1z[0];
  assign celloutsig_0_2z = ~in_data[89];
  assign celloutsig_0_4z = celloutsig_0_2z | celloutsig_0_0z[4];
  assign celloutsig_1_12z = celloutsig_1_10z | in_data[177];
  assign celloutsig_1_19z = celloutsig_1_8z | celloutsig_1_5z;
  assign celloutsig_0_15z = celloutsig_0_6z[2] | celloutsig_0_11z[3];
  assign celloutsig_0_0z = in_data[84:80] * in_data[90:86];
  assign celloutsig_0_14z = { celloutsig_0_5z[8:7], celloutsig_0_1z } * { celloutsig_0_0z[3:1], celloutsig_0_8z };
  assign celloutsig_0_18z = celloutsig_0_7z[5:3] * celloutsig_0_10z[3:1];
  assign celloutsig_0_43z = ~^ { celloutsig_0_40z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_25z };
  assign celloutsig_0_44z = ~^ { celloutsig_0_5z[7:2], celloutsig_0_43z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_2z = ~^ { in_data[180:176], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = ~^ { 2'h3, celloutsig_1_2z, 2'h1, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_5z = { celloutsig_0_0z[3], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_0z } ~^ { celloutsig_0_1z[2:0], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_8z = in_data[45:43] ~^ celloutsig_0_0z[3:1];
  assign celloutsig_0_11z = in_data[38:17] ~^ { celloutsig_0_5z[1], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_13z = { celloutsig_0_6z[17:12], celloutsig_0_12z } ~^ { celloutsig_0_10z[11], celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_11z[19:15], celloutsig_0_4z } ~^ { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_40z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_40z = celloutsig_0_16z[3:0];
  always_latch
    if (!clkin_data[96]) celloutsig_1_16z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_1_16z = { in_data[179:173], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, 2'h3 };
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_7z = { celloutsig_0_0z[4:1], celloutsig_0_12z, celloutsig_0_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_10z = 13'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_1z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_1z = celloutsig_0_0z[3:0];
  always_latch
    if (clkin_data[64]) celloutsig_0_20z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_20z = { in_data[53:49], celloutsig_0_18z };
  assign celloutsig_0_12z = ~((celloutsig_0_0z[2] & in_data[48]) | (celloutsig_0_0z[0] & celloutsig_0_2z));
  assign celloutsig_1_0z = ~((in_data[188] & in_data[152]) | (in_data[101] & in_data[186]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_0z) | (in_data[111] & in_data[176]));
  assign celloutsig_1_8z = ~((1'h1 & celloutsig_1_2z) | (1'h1 & 1'h1));
  assign celloutsig_1_15z = ~((1'h1 & in_data[161]) | (celloutsig_1_8z & celloutsig_1_1z));
  assign celloutsig_1_18z = ~((celloutsig_1_15z & celloutsig_1_16z[7]) | (celloutsig_1_17z[3] & celloutsig_1_2z));
  assign celloutsig_0_17z = ~((celloutsig_0_7z[0] & celloutsig_0_12z) | (celloutsig_0_15z & celloutsig_0_9z));
  assign celloutsig_0_25z = ~((celloutsig_0_11z[11] & celloutsig_0_20z[7]) | (celloutsig_0_13z[6] & celloutsig_0_10z[6]));
  assign { celloutsig_0_6z[4:0], celloutsig_0_6z[21:6] } = { celloutsig_0_4z, celloutsig_0_1z, in_data[33:18] } ~^ { celloutsig_0_0z, celloutsig_0_5z[8:2], celloutsig_0_0z, celloutsig_0_1z };
  assign { celloutsig_1_17z[14:2], celloutsig_1_17z[0] } = { celloutsig_1_16z, celloutsig_1_15z } ~^ { in_data[126:114], in_data[112] };
  assign celloutsig_0_6z[5] = 1'h1;
  assign celloutsig_1_17z[1] = in_data[113];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
