Compiling example code...
nvcc -std=c++17 -O3 -I. -I../../thirdparty -I../../thirdparty/phantom-fhe/include -I../../ -Xlinker -rpath -Xlinker ../../build/thirdparty/phantom-fhe/lib -L../../build/thirdparty/phantom-fhe/lib -lPhantom -lpthread -lnvToolsExt -o build/example.out build/generated.cu example.cu 
ncu --nvtx --nvtx-include "compute/" ./build/example.out
==PROF== Connected to process 32266 (/opt/mount/PolyFHE/example/ckks_HMult/build/example.out)
/
| Encryption parameters :
|   scheme: CKKS
|   poly_modulus_degree: 65536
|   coeff_modulus size: 1580 (60 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 60 + 60 + 60 + 60 + 60 + 60) bits

1152921504589938689 ,  1099460640769 ,  1099460902913 ,  1099461820417 ,  1099463786497 ,  1099465359361 ,  1099467194369 ,  1099468505089 ,  1099468767233 ,  1099469684737 ,  1099479121921 ,  1099480956929 ,  1099482923009 ,  1099484495873 ,  1099484889089 ,  1099486855169 ,  1099488428033 ,  1099489607681 ,  1099490000897 ,  1099498258433 ,  1099499175937 ,  1099499569153 ,  1099500617729 ,  1099502714881 ,  1099503370241 ,  1099503894529 ,  1099504549889 ,  1099506515969 ,  1099507695617 ,  1099510054913 ,  1152921504592429057 ,  1152921504592822273 ,  1152921504595968001 ,  1152921504597016577 ,  1152921504598720513 ,  1152921504606584833 ,  

\
Input vector 1: length = 32768

    [ 0.8504245 + i * 0.2893346, 0.7305945 + i * 0.0863854, 0.7016902 + i * 0.1544438, ..., 0.4587611 + i * 0.6762535, 0.6471911 + i * 0.2226128, 0.5266566 + i * 0.2521452 ]

Input vector 2: length = 32768

    [ 0.1009049 + i * 0.2324503, 0.2831253 + i * 0.2470949, 0.7605812 + i * 0.6270768, ..., 0.7664182 + i * 0.8039010, 0.5247602 + i * 0.1551909, 0.0258567 + i * 0.2343942 ]

x_plain.chain_index(): 1
x_plain.chain_index(): 1
x_cipher.chain_index(): 1
coeff_mod_size: 30
beta: 5
### Warm up and Test
N : 65536
L : 30
dnum : 5
alpha : 6
### Benchmark
==PROF== Profiling "NTTPhase2_general" - 0: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 1: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 2: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 3: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 4: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 5: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 6: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 7: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 8: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 9: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 10: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 11: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 12: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 13: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 14: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 15: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 16: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 17: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 18: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 19: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 20: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 21: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 22: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 23: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 24: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 25: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 26: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 27: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 28: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 29: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 30: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 31: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 32: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 33: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 34: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 35: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 36: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 37: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 38: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 39: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 40: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 41: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 42: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 43: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 44: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 45: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 46: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 47: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 48: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 49: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 50: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 51: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 52: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 53: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 54: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 55: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 56: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 57: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 58: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 59: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 60: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 61: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 62: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 63: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 64: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 65: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 66: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 67: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 68: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 69: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 70: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 71: 0%....50%....100% - 8 passes
Elapsed time: 13165015us
==PROF== Profiling "NTTPhase2_general" - 72: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 73: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 74: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 75: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 76: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 77: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 78: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 79: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 80: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 81: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 82: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 83: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 84: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 85: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 86: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 87: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 88: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 89: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 90: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 91: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 92: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 93: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 94: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 95: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 96: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 97: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 98: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 99: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 100: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 101: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 102: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 103: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 104: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 105: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 106: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 107: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 108: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 109: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 110: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 111: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 112: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 113: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 114: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 115: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 116: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 117: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 118: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 119: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 120: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 121: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 122: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 123: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 124: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 125: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 126: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 127: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 128: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 129: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 130: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 131: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 132: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 133: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 134: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 135: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 136: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 137: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 138: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 139: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 140: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 141: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 142: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 143: 0%....50%....100% - 8 passes
Elapsed time: 12737632us
==PROF== Profiling "NTTPhase2_general" - 144: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 145: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 146: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 147: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 148: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 149: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 150: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 151: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 152: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 153: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 154: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 155: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 156: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 157: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 158: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 159: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 160: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 161: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 162: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 163: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 164: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 165: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 166: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 167: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 168: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 169: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 170: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 171: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 172: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 173: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 174: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 175: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 176: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 177: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 178: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 179: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 180: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 181: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 182: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 183: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 184: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 185: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 186: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 187: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 188: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 189: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 190: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 191: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 192: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 193: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 194: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 195: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 196: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 197: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 198: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 199: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 200: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 201: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 202: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 203: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 204: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 205: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 206: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 207: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 208: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 209: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 210: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 211: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 212: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 213: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 214: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 215: 0%....50%....100% - 8 passes
Elapsed time: 12730687us
==PROF== Profiling "NTTPhase2_general" - 216: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 217: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 218: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 219: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 220: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 221: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 222: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 223: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 224: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 225: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 226: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 227: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 228: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 229: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 230: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 231: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 232: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 233: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 234: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 235: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 236: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 237: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 238: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 239: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 240: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 241: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 242: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 243: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 244: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 245: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 246: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 247: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 248: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 249: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 250: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 251: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 252: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 253: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 254: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 255: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 256: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 257: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 258: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 259: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 260: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 261: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 262: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 263: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 264: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 265: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 266: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 267: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 268: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 269: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 270: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 271: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 272: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 273: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 274: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 275: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 276: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 277: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 278: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 279: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 280: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 281: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 282: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 283: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 284: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 285: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 286: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 287: 0%....50%....100% - 8 passes
Elapsed time: 12723345us
==PROF== Profiling "NTTPhase2_general" - 288: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 289: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 290: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 291: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 292: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 293: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 294: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 295: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 296: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 297: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 298: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 299: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 300: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 301: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 302: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 303: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 304: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 305: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 306: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 307: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 308: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 309: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 310: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 311: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 312: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 313: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 314: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 315: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 316: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 317: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 318: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 319: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 320: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 321: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 322: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 323: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 324: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 325: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 326: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 327: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 328: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 329: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 330: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 331: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 332: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 333: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 334: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 335: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 336: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 337: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 338: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 339: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 340: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 341: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 342: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 343: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 344: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 345: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 346: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 347: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 348: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 349: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 350: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 351: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 352: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 353: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 354: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 355: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 356: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 357: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 358: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 359: 0%....50%....100% - 8 passes
Elapsed time: 12804558us
==PROF== Profiling "NTTPhase2_general" - 360: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 361: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 362: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 363: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 364: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 365: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 366: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 367: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 368: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 369: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 370: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 371: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 372: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 373: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 374: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 375: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 376: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 377: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 378: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 379: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 380: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 381: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 382: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 383: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 384: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 385: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 386: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 387: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 388: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 389: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 390: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 391: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 392: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 393: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 394: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 395: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 396: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 397: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 398: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 399: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 400: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 401: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 402: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 403: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 404: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 405: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 406: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 407: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 408: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 409: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 410: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 411: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 412: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 413: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 414: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 415: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 416: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 417: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 418: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 419: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 420: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 421: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 422: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 423: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 424: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 425: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 426: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 427: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 428: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 429: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 430: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 431: 0%....50%....100% - 8 passes
Elapsed time: 12804432us
==PROF== Profiling "NTTPhase2_general" - 432: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 433: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 434: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 435: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 436: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 437: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 438: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 439: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 440: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 441: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 442: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 443: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 444: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 445: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 446: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 447: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 448: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 449: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 450: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 451: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 452: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 453: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 454: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 455: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 456: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 457: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 458: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 459: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 460: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 461: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 462: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 463: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 464: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 465: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 466: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 467: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 468: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 469: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 470: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 471: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 472: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 473: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 474: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 475: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 476: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 477: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 478: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 479: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 480: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 481: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 482: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 483: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 484: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 485: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 486: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 487: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 488: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 489: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 490: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 491: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 492: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 493: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 494: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 495: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 496: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 497: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 498: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 499: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 500: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 501: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 502: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 503: 0%....50%....100% - 8 passes
Elapsed time: 12858121us
Average time[us]: 1.27765e+07
xy_cipher.chain_index(): 1
idx: 0
  OK
idx: 1
  OK
idx: 2
  OK
Modup result
params_h.KL: 36
poly_degree: 65536
beta_idx: 0
beta_idx: 1
  OK
Average elapsed time (Phantom): 5054.17 us
==PROF== Disconnected from process 32266
[32266] example.out@127.0.0.1
  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22558
    Memory Throughput                   %        47.33
    DRAM Throughput                     %        47.33
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        35.07
    L2 Cache Throughput                 %        20.46
    SM Active Cycles                cycle     11397.62
    Compute (SM) Throughput             %        13.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.57
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.86%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1251328
    Average L1 Active Cycles         cycle     11397.62
    Total L1 Elapsed Cycles          cycle      2851402
    Average L2 Active Cycles         cycle     14583.28
    Total L2 Elapsed Cycles          cycle       718992
    Average SM Active Cycles         cycle     11397.62
    Total SM Elapsed Cycles          cycle      2851402
    Average SMSP Active Cycles       cycle     11002.51
    Total SMSP Elapsed Cycles        cycle     11405608
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.58%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.18% above the average, while the minimum instance value is 71.57% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.73%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.00% above the average, while the minimum instance value is 75.91% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.58%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.18% above the average, while the minimum instance value is 71.57% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        22548
    Memory Throughput                   %        47.26
    DRAM Throughput                     %        47.26
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        35.79
    L2 Cache Throughput                 %        20.45
    SM Active Cycles                cycle     11182.95
    Compute (SM) Throughput             %        13.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.14
    Achieved Active Warps Per SM           warp        12.55
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.73%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1253376
    Average L1 Active Cycles         cycle     11182.95
    Total L1 Elapsed Cycles          cycle      2869882
    Average L2 Active Cycles         cycle     14518.75
    Total L2 Elapsed Cycles          cycle       719316
    Average SM Active Cycles         cycle     11182.95
    Total SM Elapsed Cycles          cycle      2869882
    Average SMSP Active Cycles       cycle     11054.23
    Total SMSP Elapsed Cycles        cycle     11479528
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.59%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.29% above the average, while the minimum instance value is 71.77% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.38%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.37% above the average, while the minimum instance value is 75.01% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.59%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.29% above the average, while the minimum instance value is 71.77% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        22575
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        35.18
    L2 Cache Throughput                 %        20.39
    SM Active Cycles                cycle     11364.38
    Compute (SM) Throughput             %        13.09
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.52
    Achieved Active Warps Per SM           warp        12.25
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.97%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11364.38
    Total L1 Elapsed Cycles          cycle      2858006
    Average L2 Active Cycles         cycle     14372.50
    Total L2 Elapsed Cycles          cycle       721368
    Average SM Active Cycles         cycle     11364.38
    Total SM Elapsed Cycles          cycle      2858006
    Average SMSP Active Cycles       cycle     10890.11
    Total SMSP Elapsed Cycles        cycle     11432024
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.55%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.35% above the average, while the minimum instance value is 71.71% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.5%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.08% above the average, while the minimum instance value is 74.60% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.55%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.35% above the average, while the minimum instance value is 71.71% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22407
    Memory Throughput                   %        47.64
    DRAM Throughput                     %        47.64
    Duration                      usecond        10.18
    L1/TEX Cache Throughput             %        35.03
    L2 Cache Throughput                 %        20.57
    SM Active Cycles                cycle     11411.73
    Compute (SM) Throughput             %        13.19
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.42
    Achieved Active Warps Per SM           warp        12.20
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.16%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1243136
    Average L1 Active Cycles         cycle     11411.73
    Total L1 Elapsed Cycles          cycle      2834918
    Average L2 Active Cycles         cycle     14348.39
    Total L2 Elapsed Cycles          cycle       715032
    Average SM Active Cycles         cycle     11411.73
    Total SM Elapsed Cycles          cycle      2834918
    Average SMSP Active Cycles       cycle     10880.03
    Total SMSP Elapsed Cycles        cycle     11339672
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.64%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.99% above the average, while the minimum instance value is 70.78% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.87%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.51% above the average, while the minimum instance value is 75.21% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.64%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.99% above the average, while the minimum instance value is 70.78% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9615
    Memory Throughput                   %         5.67
    DRAM Throughput                     %         0.77
    Duration                      usecond         4.35
    L1/TEX Cache Throughput             %        14.19
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3776.20
    Compute (SM) Throughput             %         8.07
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.10
    Achieved Active Warps Per SM           warp        12.05
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.81%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          340
    Total DRAM Elapsed Cycles        cycle       531456
    Average L1 Active Cycles         cycle      3776.20
    Total L1 Elapsed Cycles          cycle      1209524
    Average L2 Active Cycles         cycle        81.75
    Total L2 Elapsed Cycles          cycle       305964
    Average SM Active Cycles         cycle      3776.20
    Total SM Elapsed Cycles          cycle      1209524
    Average SMSP Active Cycles       cycle      3240.21
    Total SMSP Elapsed Cycles        cycle      4838096
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.273%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 20.70% above the average, while the minimum instance value is 28.13% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.184%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.87% above the average, while the minimum instance value is 31.73% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.273%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 20.70% above the average, while the minimum instance value is 28.13% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        61761
    Memory Throughput                   %        85.44
    DRAM Throughput                     %        85.44
    Duration                      usecond        28.16
    L1/TEX Cache Throughput             %        10.35
    L2 Cache Throughput                 %        37.39
    SM Active Cycles                cycle     55727.30
    Compute (SM) Throughput             %         9.65
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.83
    Achieved Active Warps Per SM           warp        45.52
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3452928
    Average L1 Active Cycles         cycle     55727.30
    Total L1 Elapsed Cycles          cycle      7976356
    Average L2 Active Cycles         cycle     50347.08
    Total L2 Elapsed Cycles          cycle      1971684
    Average SM Active Cycles         cycle     55727.30
    Total SM Elapsed Cycles          cycle      7976356
    Average SMSP Active Cycles       cycle     56451.52
    Total SMSP Elapsed Cycles        cycle     31905424
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22976
    Memory Throughput                   %        46.38
    DRAM Throughput                     %        46.38
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.73
    L2 Cache Throughput                 %        20.06
    SM Active Cycles                cycle     11507.04
    Compute (SM) Throughput             %        13.25
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.17
    Achieved Active Warps Per SM           warp        12.08
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.66%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1276928
    Average L1 Active Cycles         cycle     11507.04
    Total L1 Elapsed Cycles          cycle      2823262
    Average L2 Active Cycles         cycle     14506.81
    Total L2 Elapsed Cycles          cycle       733284
    Average SM Active Cycles         cycle     11507.04
    Total SM Elapsed Cycles          cycle      2823262
    Average SMSP Active Cycles       cycle     10999.71
    Total SMSP Elapsed Cycles        cycle     11293048
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.15%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.46% above the average, while the minimum instance value is 70.49% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.96%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.04% above the average, while the minimum instance value is 75.77% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.15%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.46% above the average, while the minimum instance value is 70.49% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        22868
    Memory Throughput                   %        46.31
    DRAM Throughput                     %        46.31
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        35.26
    L2 Cache Throughput                 %        20.15
    SM Active Cycles                cycle     11337.39
    Compute (SM) Throughput             %        12.93
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.49
    Achieved Active Warps Per SM           warp        12.23
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.02%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1278976
    Average L1 Active Cycles         cycle     11337.39
    Total L1 Elapsed Cycles          cycle      2891944
    Average L2 Active Cycles         cycle     14324.47
    Total L2 Elapsed Cycles          cycle       729756
    Average SM Active Cycles         cycle     11337.39
    Total SM Elapsed Cycles          cycle      2891944
    Average SMSP Active Cycles       cycle     10854.79
    Total SMSP Elapsed Cycles        cycle     11567776
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.6%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.04% above the average, while the minimum instance value is 71.09% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.26%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.26% above the average, while the minimum instance value is 74.74% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.6%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.04% above the average, while the minimum instance value is 71.09% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22576
    Memory Throughput                   %        47.30
    DRAM Throughput                     %        47.30
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        35.20
    L2 Cache Throughput                 %        20.42
    SM Active Cycles                cycle     11344.84
    Compute (SM) Throughput             %        13.06
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.55
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.89%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49361.33
    Total DRAM Elapsed Cycles        cycle      1252352
    Average L1 Active Cycles         cycle     11344.84
    Total L1 Elapsed Cycles          cycle      2864080
    Average L2 Active Cycles         cycle     14470.33
    Total L2 Elapsed Cycles          cycle       720252
    Average SM Active Cycles         cycle     11344.84
    Total SM Elapsed Cycles          cycle      2864080
    Average SMSP Active Cycles       cycle     10964.56
    Total SMSP Elapsed Cycles        cycle     11456320
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.53%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.46% above the average, while the minimum instance value is 71.01% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.93%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.75% above the average, while the minimum instance value is 74.99% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.53%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.46% above the average, while the minimum instance value is 71.01% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22791
    Memory Throughput                   %        45.91
    DRAM Throughput                     %        45.91
    Duration                      usecond        10.53
    L1/TEX Cache Throughput             %        35.54
    L2 Cache Throughput                 %        20.16
    SM Active Cycles                cycle     11247.26
    Compute (SM) Throughput             %        13.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.85
    Achieved Active Warps Per SM           warp        12.41
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.3%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1290240
    Average L1 Active Cycles         cycle     11247.26
    Total L1 Elapsed Cycles          cycle      2870240
    Average L2 Active Cycles         cycle     14437.64
    Total L2 Elapsed Cycles          cycle       729720
    Average SM Active Cycles         cycle     11247.26
    Total SM Elapsed Cycles          cycle      2870240
    Average SMSP Active Cycles       cycle     10957.17
    Total SMSP Elapsed Cycles        cycle     11480960
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.79%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.45% above the average, while the minimum instance value is 70.83% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.82%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.66% above the average, while the minimum instance value is 74.90% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.79%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.45% above the average, while the minimum instance value is 70.83% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.08
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle         9649
    Memory Throughput                   %         5.74
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.05
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3814.23
    Compute (SM) Throughput             %         8.16
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.88
    Achieved Active Warps Per SM           warp        11.94
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.23%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       330.67
    Total DRAM Elapsed Cycles        cycle       530432
    Average L1 Active Cycles         cycle      3814.23
    Total L1 Elapsed Cycles          cycle      1194524
    Average L2 Active Cycles         cycle        84.06
    Total L2 Elapsed Cycles          cycle       307332
    Average SM Active Cycles         cycle      3814.23
    Total SM Elapsed Cycles          cycle      1194524
    Average SMSP Active Cycles       cycle      3238.53
    Total SMSP Elapsed Cycles        cycle      4778096
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.365%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.91% above the average, while the minimum instance value is 28.58% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.542%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.62% above the average, while the minimum instance value is 31.73% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.365%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.91% above the average, while the minimum instance value is 28.58% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        62310
    Memory Throughput                   %        84.76
    DRAM Throughput                     %        84.76
    Duration                      usecond        28.35
    L1/TEX Cache Throughput             %        10.34
    L2 Cache Throughput                 %        37.07
    SM Active Cycles                cycle     55761.51
    Compute (SM) Throughput             %         9.62
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.74
    Achieved Active Warps Per SM           warp        45.47
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3480576
    Average L1 Active Cycles         cycle     55761.51
    Total L1 Elapsed Cycles          cycle      8006018
    Average L2 Active Cycles         cycle        50555
    Total L2 Elapsed Cycles          cycle      1989000
    Average SM Active Cycles         cycle     55761.51
    Total SM Elapsed Cycles          cycle      8006018
    Average SMSP Active Cycles       cycle     57010.68
    Total SMSP Elapsed Cycles        cycle     32024072
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22929
    Memory Throughput                   %        46.53
    DRAM Throughput                     %        46.53
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        35.22
    L2 Cache Throughput                 %        20.09
    SM Active Cycles                cycle        11364
    Compute (SM) Throughput             %        12.96
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.60
    Achieved Active Warps Per SM           warp        12.29
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.8%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1272832
    Average L1 Active Cycles         cycle        11364
    Total L1 Elapsed Cycles          cycle      2885728
    Average L2 Active Cycles         cycle     14216.36
    Total L2 Elapsed Cycles          cycle       732024
    Average SM Active Cycles         cycle        11364
    Total SM Elapsed Cycles          cycle      2885728
    Average SMSP Active Cycles       cycle     10865.50
    Total SMSP Elapsed Cycles        cycle     11542912
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.85%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.34% above the average, while the minimum instance value is 70.99% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.28%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.15% above the average, while the minimum instance value is 74.71% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.85%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.34% above the average, while the minimum instance value is 70.99% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22721
    Memory Throughput                   %        46.87
    DRAM Throughput                     %        46.87
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        35.33
    L2 Cache Throughput                 %        20.28
    SM Active Cycles                cycle     11338.66
    Compute (SM) Throughput             %        13.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.83
    Achieved Active Warps Per SM           warp        12.88
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 46.34%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1263616
    Average L1 Active Cycles         cycle     11338.66
    Total L1 Elapsed Cycles          cycle      2854072
    Average L2 Active Cycles         cycle     14614.69
    Total L2 Elapsed Cycles          cycle       725148
    Average SM Active Cycles         cycle     11338.66
    Total SM Elapsed Cycles          cycle      2854072
    Average SMSP Active Cycles       cycle     11030.13
    Total SMSP Elapsed Cycles        cycle     11416288
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.99%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.25% above the average, while the minimum instance value is 70.91% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.89%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.26% above the average, while the minimum instance value is 75.60% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.99%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.25% above the average, while the minimum instance value is 70.91% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22738
    Memory Throughput                   %        46.13
    DRAM Throughput                     %        46.13
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        35.42
    L2 Cache Throughput                 %        20.21
    SM Active Cycles                cycle     11292.47
    Compute (SM) Throughput             %        12.79
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.87
    Achieved Active Warps Per SM           warp        12.42
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.26%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1284096
    Average L1 Active Cycles         cycle     11292.47
    Total L1 Elapsed Cycles          cycle      2924862
    Average L2 Active Cycles         cycle     14436.11
    Total L2 Elapsed Cycles          cycle       727884
    Average SM Active Cycles         cycle     11292.47
    Total SM Elapsed Cycles          cycle      2924862
    Average SMSP Active Cycles       cycle     10875.08
    Total SMSP Elapsed Cycles        cycle     11699448
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.55%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.61% above the average, while the minimum instance value is 70.85% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.4%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.96% above the average, while the minimum instance value is 75.29% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.55%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.61% above the average, while the minimum instance value is 70.85% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.08
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle         9634
    Memory Throughput                   %         5.76
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.14
    L2 Cache Throughput                 %         1.92
    SM Active Cycles                cycle      3790.55
    Compute (SM) Throughput             %         8.19
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.01
    Achieved Active Warps Per SM           warp        12.00
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.98%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       530432
    Average L1 Active Cycles         cycle      3790.55
    Total L1 Elapsed Cycles          cycle      1191732
    Average L2 Active Cycles         cycle        82.64
    Total L2 Elapsed Cycles          cycle       306756
    Average SM Active Cycles         cycle      3790.55
    Total SM Elapsed Cycles          cycle      1191732
    Average SMSP Active Cycles       cycle      3213.15
    Total SMSP Elapsed Cycles        cycle      4766928
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.295%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.83% above the average, while the minimum instance value is 28.51% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.401%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.34% above the average, while the minimum instance value is 31.16% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.295%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.83% above the average, while the minimum instance value is 28.51% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        22777
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        35.18
    L2 Cache Throughput                 %        20.20
    SM Active Cycles                cycle     11376.77
    Compute (SM) Throughput             %        12.71
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.65
    Achieved Active Warps Per SM           warp        12.31
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.7%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11376.77
    Total L1 Elapsed Cycles          cycle      2941812
    Average L2 Active Cycles         cycle     14375.47
    Total L2 Elapsed Cycles          cycle       728244
    Average SM Active Cycles         cycle     11376.77
    Total SM Elapsed Cycles          cycle      2941812
    Average SMSP Active Cycles       cycle     10985.78
    Total SMSP Elapsed Cycles        cycle     11767248
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.29%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.01% above the average, while the minimum instance value is 71.32% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.06%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.05% above the average, while the minimum instance value is 75.29% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.29%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.01% above the average, while the minimum instance value is 71.32% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        63118
    Memory Throughput                   %        84.76
    DRAM Throughput                     %        84.76
    Duration                      usecond        28.38
    L1/TEX Cache Throughput             %        10.15
    L2 Cache Throughput                 %        36.58
    SM Active Cycles                cycle     56805.03
    Compute (SM) Throughput             %         9.68
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        93.57
    Achieved Active Warps Per SM           warp        44.91
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3480576
    Average L1 Active Cycles         cycle     56805.03
    Total L1 Elapsed Cycles          cycle      7954540
    Average L2 Active Cycles         cycle     50418.42
    Total L2 Elapsed Cycles          cycle      2015820
    Average SM Active Cycles         cycle     56805.03
    Total SM Elapsed Cycles          cycle      7954540
    Average SMSP Active Cycles       cycle     56196.96
    Total SMSP Elapsed Cycles        cycle     31818160
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.297%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 5.79% above the average, while the minimum instance value is 8.34% below the average.       
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.049%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 5.58% above the average, while the minimum instance value is 8.82% below the average.       
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.297%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 5.79% above the average, while the minimum instance value is 8.34% below the        
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        22762
    Memory Throughput                   %        46.50
    DRAM Throughput                     %        46.50
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        35.24
    L2 Cache Throughput                 %        20.22
    SM Active Cycles                cycle     11365.11
    Compute (SM) Throughput             %        13.06
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.78
    Achieved Active Warps Per SM           warp        12.38
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.44%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49362.67
    Total DRAM Elapsed Cycles        cycle      1273856
    Average L1 Active Cycles         cycle     11365.11
    Total L1 Elapsed Cycles          cycle      2863968
    Average L2 Active Cycles         cycle     14544.17
    Total L2 Elapsed Cycles          cycle       727416
    Average SM Active Cycles         cycle     11365.11
    Total SM Elapsed Cycles          cycle      2863968
    Average SMSP Active Cycles       cycle     10981.96
    Total SMSP Elapsed Cycles        cycle     11455872
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.61%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.55% above the average, while the minimum instance value is 71.37% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.74%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.29% above the average, while the minimum instance value is 75.71% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.61%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.55% above the average, while the minimum instance value is 71.37% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22379
    Memory Throughput                   %        46.76
    DRAM Throughput                     %        46.76
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        35.52
    L2 Cache Throughput                 %        20.48
    SM Active Cycles                cycle     11266.02
    Compute (SM) Throughput             %        12.53
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.05
    Achieved Active Warps Per SM           warp        12.51
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.89%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1266688
    Average L1 Active Cycles         cycle     11266.02
    Total L1 Elapsed Cycles          cycle      2984028
    Average L2 Active Cycles         cycle     14358.58
    Total L2 Elapsed Cycles          cycle       718020
    Average SM Active Cycles         cycle     11266.02
    Total SM Elapsed Cycles          cycle      2984028
    Average SMSP Active Cycles       cycle     10980.55
    Total SMSP Elapsed Cycles        cycle     11936112
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 20.47%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.36% above the average, while the minimum instance value is 70.95% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.99%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.57% above the average, while the minimum instance value is 75.31% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.47%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.36% above the average, while the minimum instance value is 70.95% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22316
    Memory Throughput                   %        47.03
    DRAM Throughput                     %        47.03
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        35.19
    L2 Cache Throughput                 %        20.57
    SM Active Cycles                cycle     11350.80
    Compute (SM) Throughput             %        13.02
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.32
    Achieved Active Warps Per SM           warp        12.15
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.37%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11350.80
    Total L1 Elapsed Cycles          cycle      2870954
    Average L2 Active Cycles         cycle     14425.67
    Total L2 Elapsed Cycles          cycle       714960
    Average SM Active Cycles         cycle     11350.80
    Total SM Elapsed Cycles          cycle      2870954
    Average SMSP Active Cycles       cycle     11008.07
    Total SMSP Elapsed Cycles        cycle     11483816
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.31%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.11% above the average, while the minimum instance value is 70.23% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.06%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.94% above the average, while the minimum instance value is 76.87% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.31%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.11% above the average, while the minimum instance value is 70.23% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.08
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle         9635
    Memory Throughput                   %         5.70
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.12
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3795.54
    Compute (SM) Throughput             %         8.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.18
    Achieved Active Warps Per SM           warp        12.09
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.64%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       530432
    Average L1 Active Cycles         cycle      3795.54
    Total L1 Elapsed Cycles          cycle      1204346
    Average L2 Active Cycles         cycle       107.75
    Total L2 Elapsed Cycles          cycle       307080
    Average SM Active Cycles         cycle      3795.54
    Total SM Elapsed Cycles          cycle      1204346
    Average SMSP Active Cycles       cycle      3672.92
    Total SMSP Elapsed Cycles        cycle      4817384
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.495%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.54% above the average, while the minimum instance value is 28.86% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.718%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 22.33% above the average, while the minimum instance value is 27.20% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.495%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.54% above the average, while the minimum instance value is 28.86% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        23044
    Memory Throughput                   %        45.91
    DRAM Throughput                     %        45.91
    Duration                      usecond        10.56
    L1/TEX Cache Throughput             %        34.93
    L2 Cache Throughput                 %        19.96
    SM Active Cycles                cycle     11443.24
    Compute (SM) Throughput             %        12.88
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.59
    Achieved Active Warps Per SM           warp        12.28
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.81%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1290240
    Average L1 Active Cycles         cycle     11443.24
    Total L1 Elapsed Cycles          cycle      2903432
    Average L2 Active Cycles         cycle     14361.47
    Total L2 Elapsed Cycles          cycle       736848
    Average SM Active Cycles         cycle     11443.24
    Total SM Elapsed Cycles          cycle      2903432
    Average SMSP Active Cycles       cycle     10963.91
    Total SMSP Elapsed Cycles        cycle     11613728
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.84%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.30% above the average, while the minimum instance value is 71.36% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.23%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.92% above the average, while the minimum instance value is 74.73% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.84%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.30% above the average, while the minimum instance value is 71.36% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62597
    Memory Throughput                   %        85.42
    DRAM Throughput                     %        85.42
    Duration                      usecond        28.16
    L1/TEX Cache Throughput             %        10.15
    L2 Cache Throughput                 %        36.89
    SM Active Cycles                cycle     56799.92
    Compute (SM) Throughput             %         9.68
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        93.01
    Achieved Active Warps Per SM           warp        44.64
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245856
    Total DRAM Elapsed Cycles        cycle      3453952
    Average L1 Active Cycles         cycle     56799.92
    Total L1 Elapsed Cycles          cycle      7957026
    Average L2 Active Cycles         cycle     50272.89
    Total L2 Elapsed Cycles          cycle      1998360
    Average SM Active Cycles         cycle     56799.92
    Total SM Elapsed Cycles          cycle      7957026
    Average SMSP Active Cycles       cycle     56273.93
    Total SMSP Elapsed Cycles        cycle     31828104
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22338
    Memory Throughput                   %        46.96
    DRAM Throughput                     %        46.96
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        35.44
    L2 Cache Throughput                 %        20.56
    SM Active Cycles                cycle     11286.99
    Compute (SM) Throughput             %        13.06
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.09
    Achieved Active Warps Per SM           warp        12.52
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.82%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1261568
    Average L1 Active Cycles         cycle     11286.99
    Total L1 Elapsed Cycles          cycle      2862388
    Average L2 Active Cycles         cycle     14457.33
    Total L2 Elapsed Cycles          cycle       715392
    Average SM Active Cycles         cycle     11286.99
    Total SM Elapsed Cycles          cycle      2862388
    Average SMSP Active Cycles       cycle     11061.60
    Total SMSP Elapsed Cycles        cycle     11449552
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.26%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.13% above the average, while the minimum instance value is 70.67% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.18%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.83% above the average, while the minimum instance value is 75.08% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.26%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.13% above the average, while the minimum instance value is 70.67% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22777
    Memory Throughput                   %        45.94
    DRAM Throughput                     %        45.94
    Duration                      usecond        10.53
    L1/TEX Cache Throughput             %        34.68
    L2 Cache Throughput                 %        20.18
    SM Active Cycles                cycle     11547.72
    Compute (SM) Throughput             %        13.01
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.96
    Achieved Active Warps Per SM           warp        12.46
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.08%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49354.67
    Total DRAM Elapsed Cycles        cycle      1289216
    Average L1 Active Cycles         cycle     11547.72
    Total L1 Elapsed Cycles          cycle      2874112
    Average L2 Active Cycles         cycle     14634.53
    Total L2 Elapsed Cycles          cycle       728892
    Average SM Active Cycles         cycle     11547.72
    Total SM Elapsed Cycles          cycle      2874112
    Average SMSP Active Cycles       cycle     11051.92
    Total SMSP Elapsed Cycles        cycle     11496448
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.76%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.31% above the average, while the minimum instance value is 70.02% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.83%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.36% above the average, while the minimum instance value is 75.35% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.76%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.31% above the average, while the minimum instance value is 70.02% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.11
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle         9698
    Memory Throughput                   %         5.67
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.42
    L1/TEX Cache Throughput             %        13.99
    L2 Cache Throughput                 %         1.89
    SM Active Cycles                cycle      3832.36
    Compute (SM) Throughput             %         8.07
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.64
    Achieved Active Warps Per SM           warp        11.83
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.73%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       535552
    Average L1 Active Cycles         cycle      3832.36
    Total L1 Elapsed Cycles          cycle      1210458
    Average L2 Active Cycles         cycle       147.56
    Total L2 Elapsed Cycles          cycle       308628
    Average SM Active Cycles         cycle      3832.36
    Total SM Elapsed Cycles          cycle      1210458
    Average SMSP Active Cycles       cycle      3233.75
    Total SMSP Elapsed Cycles        cycle      4841832
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 10.01%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 24.69% above the average, while the minimum instance value is 28.19% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.311%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.30% above the average, while the minimum instance value is 32.49% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 10.01%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 24.69% above the average, while the minimum instance value is 28.19% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        22438
    Memory Throughput                   %        47.02
    DRAM Throughput                     %        47.02
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        35.06
    L2 Cache Throughput                 %        20.51
    SM Active Cycles                cycle     11395.02
    Compute (SM) Throughput             %        12.88
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.54
    Achieved Active Warps Per SM           warp        12.26
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.92%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11395.02
    Total L1 Elapsed Cycles          cycle      2904830
    Average L2 Active Cycles         cycle     14326.53
    Total L2 Elapsed Cycles          cycle       717264
    Average SM Active Cycles         cycle     11395.02
    Total SM Elapsed Cycles          cycle      2904830
    Average SMSP Active Cycles       cycle     10998.16
    Total SMSP Elapsed Cycles        cycle     11619320
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.05%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.92% above the average, while the minimum instance value is 70.77% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.17%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.69% above the average, while the minimum instance value is 74.36% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.05%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.92% above the average, while the minimum instance value is 70.77% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22707
    Memory Throughput                   %        47.26
    DRAM Throughput                     %        47.26
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.89
    L2 Cache Throughput                 %        20.30
    SM Active Cycles                cycle     11459.52
    Compute (SM) Throughput             %        12.74
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.96
    Achieved Active Warps Per SM           warp        12.46
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.08%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1253376
    Average L1 Active Cycles         cycle     11459.52
    Total L1 Elapsed Cycles          cycle      2936430
    Average L2 Active Cycles         cycle     14452.72
    Total L2 Elapsed Cycles          cycle       724572
    Average SM Active Cycles         cycle     11459.52
    Total SM Elapsed Cycles          cycle      2936430
    Average SMSP Active Cycles       cycle     11026.35
    Total SMSP Elapsed Cycles        cycle     11745720
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.13%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.30% above the average, while the minimum instance value is 71.53% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.85%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.38% above the average, while the minimum instance value is 74.81% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.13%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.30% above the average, while the minimum instance value is 71.53% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        62530
    Memory Throughput                   %        84.49
    DRAM Throughput                     %        84.49
    Duration                      usecond        28.48
    L1/TEX Cache Throughput             %        10.35
    L2 Cache Throughput                 %        36.97
    SM Active Cycles                cycle     55721.81
    Compute (SM) Throughput             %         9.56
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        97.48
    Achieved Active Warps Per SM           warp        46.79
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3491840
    Average L1 Active Cycles         cycle     55721.81
    Total L1 Elapsed Cycles          cycle      8058134
    Average L2 Active Cycles         cycle     50741.86
    Total L2 Elapsed Cycles          cycle      1994256
    Average SM Active Cycles         cycle     55721.81
    Total SM Elapsed Cycles          cycle      8058134
    Average SMSP Active Cycles       cycle     56854.54
    Total SMSP Elapsed Cycles        cycle     32232536
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22620
    Memory Throughput                   %        46.42
    DRAM Throughput                     %        46.42
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        35.13
    L2 Cache Throughput                 %        20.31
    SM Active Cycles                cycle     11377.35
    Compute (SM) Throughput             %        12.91
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.83
    Achieved Active Warps Per SM           warp        12.40
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.34%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49354.67
    Total DRAM Elapsed Cycles        cycle      1275904
    Average L1 Active Cycles         cycle     11377.35
    Total L1 Elapsed Cycles          cycle      2899048
    Average L2 Active Cycles         cycle     14357.83
    Total L2 Elapsed Cycles          cycle       724176
    Average SM Active Cycles         cycle     11377.35
    Total SM Elapsed Cycles          cycle      2899048
    Average SMSP Active Cycles       cycle     10907.48
    Total SMSP Elapsed Cycles        cycle     11596192
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.44%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.68% above the average, while the minimum instance value is 70.05% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.37%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.37% above the average, while the minimum instance value is 75.64% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.44%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.68% above the average, while the minimum instance value is 70.05% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22940
    Memory Throughput                   %        45.69
    DRAM Throughput                     %        45.69
    Duration                      usecond        10.59
    L1/TEX Cache Throughput             %        35.52
    L2 Cache Throughput                 %        20.04
    SM Active Cycles                cycle     11273.95
    Compute (SM) Throughput             %        13.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.68
    Achieved Active Warps Per SM           warp        12.32
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.65%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1296384
    Average L1 Active Cycles         cycle     11273.95
    Total L1 Elapsed Cycles          cycle      2853140
    Average L2 Active Cycles         cycle     14424.58
    Total L2 Elapsed Cycles          cycle       733788
    Average SM Active Cycles         cycle     11273.95
    Total SM Elapsed Cycles          cycle      2853140
    Average SMSP Active Cycles       cycle     11140.37
    Total SMSP Elapsed Cycles        cycle     11412560
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.26%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 44.02% above the average, while the minimum instance value is 70.84% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.09%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.20% above the average, while the minimum instance value is 74.65% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.26%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 44.02% above the average, while the minimum instance value is 70.84% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.14
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9632
    Memory Throughput                   %         5.71
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.35
    L1/TEX Cache Throughput             %        14.22
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3770.39
    Compute (SM) Throughput             %         8.13
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.92
    Achieved Active Warps Per SM           warp        11.96
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.16%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       529408
    Average L1 Active Cycles         cycle      3770.39
    Total L1 Elapsed Cycles          cycle      1200628
    Average L2 Active Cycles         cycle           88
    Total L2 Elapsed Cycles          cycle       306828
    Average SM Active Cycles         cycle      3770.39
    Total SM Elapsed Cycles          cycle      1200628
    Average SMSP Active Cycles       cycle      3268.38
    Total SMSP Elapsed Cycles        cycle      4802512
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.133%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.72% above the average, while the minimum instance value is 29.05% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.223%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.60% above the average, while the minimum instance value is 30.94% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.133%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.72% above the average, while the minimum instance value is 29.05% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        23121
    Memory Throughput                   %        46.13
    DRAM Throughput                     %        46.13
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        35.31
    L2 Cache Throughput                 %        19.94
    SM Active Cycles                cycle     11326.66
    Compute (SM) Throughput             %        12.99
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.44
    Achieved Active Warps Per SM           warp        12.69
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.12%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1284096
    Average L1 Active Cycles         cycle     11326.66
    Total L1 Elapsed Cycles          cycle      2882108
    Average L2 Active Cycles         cycle     14329.31
    Total L2 Elapsed Cycles          cycle       737460
    Average SM Active Cycles         cycle     11326.66
    Total SM Elapsed Cycles          cycle      2882108
    Average SMSP Active Cycles       cycle     10973.63
    Total SMSP Elapsed Cycles        cycle     11528432
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.14%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 44.01% above the average, while the minimum instance value is 70.91% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.07%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.23% above the average, while the minimum instance value is 75.40% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.14%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 44.01% above the average, while the minimum instance value is 70.91% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22427
    Memory Throughput                   %        46.81
    DRAM Throughput                     %        46.81
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.57
    L2 Cache Throughput                 %        20.49
    SM Active Cycles                cycle     11244.31
    Compute (SM) Throughput             %        12.99
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.13
    Achieved Active Warps Per SM           warp        12.54
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.73%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49368
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11244.31
    Total L1 Elapsed Cycles          cycle      2878664
    Average L2 Active Cycles         cycle     14422.11
    Total L2 Elapsed Cycles          cycle       717948
    Average SM Active Cycles         cycle     11244.31
    Total SM Elapsed Cycles          cycle      2878664
    Average SMSP Active Cycles       cycle     11053.94
    Total SMSP Elapsed Cycles        cycle     11514656
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.25%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.51% above the average, while the minimum instance value is 70.95% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.27%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.27% above the average, while the minimum instance value is 74.98% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.25%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.51% above the average, while the minimum instance value is 70.95% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        62660
    Memory Throughput                   %        84.36
    DRAM Throughput                     %        84.36
    Duration                      usecond        28.51
    L1/TEX Cache Throughput             %        10.31
    L2 Cache Throughput                 %        36.90
    SM Active Cycles                cycle     55953.73
    Compute (SM) Throughput             %         9.56
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.87
    Achieved Active Warps Per SM           warp        45.54
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3496960
    Average L1 Active Cycles         cycle     55953.73
    Total L1 Elapsed Cycles          cycle      8053666
    Average L2 Active Cycles         cycle     50394.42
    Total L2 Elapsed Cycles          cycle      1998072
    Average SM Active Cycles         cycle     55953.73
    Total SM Elapsed Cycles          cycle      8053666
    Average SMSP Active Cycles       cycle     56627.82
    Total SMSP Elapsed Cycles        cycle     32214664
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.271%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles. Maximum  
          instance value is 5.93% above the average, while the minimum instance value is 4.29% below the average.       
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.688%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 6.32% above the average, while the minimum instance value is 5.34% below    
          the average.                                                                                                  
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.271%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Maximum instance value is 5.93% above the average, while the minimum instance value is 4.29% below the        
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        22589
    Memory Throughput                   %        46.76
    DRAM Throughput                     %        46.76
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        35.09
    L2 Cache Throughput                 %        20.39
    SM Active Cycles                cycle     11388.03
    Compute (SM) Throughput             %        13.22
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.41
    Achieved Active Warps Per SM           warp        12.20
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.19%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1266688
    Average L1 Active Cycles         cycle     11388.03
    Total L1 Elapsed Cycles          cycle      2828460
    Average L2 Active Cycles         cycle     14487.53
    Total L2 Elapsed Cycles          cycle       721404
    Average SM Active Cycles         cycle     11388.03
    Total SM Elapsed Cycles          cycle      2828460
    Average SMSP Active Cycles       cycle     11019.45
    Total SMSP Elapsed Cycles        cycle     11313840
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.88%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.45% above the average, while the minimum instance value is 70.56% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.75%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.62% above the average, while the minimum instance value is 75.20% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.88%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.45% above the average, while the minimum instance value is 70.56% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.06
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9663
    Memory Throughput                   %         5.69
    DRAM Throughput                     %         0.76
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.07
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3808.25
    Compute (SM) Throughput             %         8.10
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.83
    Achieved Active Warps Per SM           warp        11.92
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.34%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       529408
    Average L1 Active Cycles         cycle      3808.25
    Total L1 Elapsed Cycles          cycle      1206310
    Average L2 Active Cycles         cycle        96.22
    Total L2 Elapsed Cycles          cycle       308232
    Average SM Active Cycles         cycle      3808.25
    Total SM Elapsed Cycles          cycle      1206310
    Average SMSP Active Cycles       cycle      3251.55
    Total SMSP Elapsed Cycles        cycle      4825240
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.965%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.19% above the average, while the minimum instance value is 28.63% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.67%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 22.23% above the average, while the minimum instance value is 30.34% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.965%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.19% above the average, while the minimum instance value is 28.63% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        23162
    Memory Throughput                   %        46.10
    DRAM Throughput                     %        46.10
    Duration                      usecond        10.53
    L1/TEX Cache Throughput             %        34.46
    L2 Cache Throughput                 %        19.90
    SM Active Cycles                cycle     11611.83
    Compute (SM) Throughput             %        12.89
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.12
    Achieved Active Warps Per SM           warp        12.06
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.76%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1285120
    Average L1 Active Cycles         cycle     11611.83
    Total L1 Elapsed Cycles          cycle      2902554
    Average L2 Active Cycles         cycle     14467.64
    Total L2 Elapsed Cycles          cycle       739116
    Average SM Active Cycles         cycle     11611.83
    Total SM Elapsed Cycles          cycle      2902554
    Average SMSP Active Cycles       cycle     10958.31
    Total SMSP Elapsed Cycles        cycle     11610216
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.96%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.89% above the average, while the minimum instance value is 70.28% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.31%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 46.16% above the average, while the minimum instance value is 76.29% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.96%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.89% above the average, while the minimum instance value is 70.28% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22866
    Memory Throughput                   %        45.80
    DRAM Throughput                     %        45.80
    Duration                      usecond        10.56
    L1/TEX Cache Throughput             %        35.01
    L2 Cache Throughput                 %        20.09
    SM Active Cycles                cycle     11412.60
    Compute (SM) Throughput             %        13.09
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.99
    Achieved Active Warps Per SM           warp        12.47
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.02%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1293312
    Average L1 Active Cycles         cycle     11412.60
    Total L1 Elapsed Cycles          cycle      2858314
    Average L2 Active Cycles         cycle     14434.14
    Total L2 Elapsed Cycles          cycle       731952
    Average SM Active Cycles         cycle     11412.60
    Total SM Elapsed Cycles          cycle      2858314
    Average SMSP Active Cycles       cycle     11038.23
    Total SMSP Elapsed Cycles        cycle     11433256
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.89%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.83% above the average, while the minimum instance value is 70.48% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.2%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.90% above the average, while the minimum instance value is 76.43% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.89%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.83% above the average, while the minimum instance value is 70.48% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.16
    Elapsed Cycles                  cycle        22798
    Memory Throughput                   %        46.09
    DRAM Throughput                     %        46.09
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        35.40
    L2 Cache Throughput                 %        20.19
    SM Active Cycles                cycle     11287.05
    Compute (SM) Throughput             %        12.96
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.71
    Achieved Active Warps Per SM           warp        12.34
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.58%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1285120
    Average L1 Active Cycles         cycle     11287.05
    Total L1 Elapsed Cycles          cycle      2885946
    Average L2 Active Cycles         cycle     14391.14
    Total L2 Elapsed Cycles          cycle       728496
    Average SM Active Cycles         cycle     11287.05
    Total SM Elapsed Cycles          cycle      2885946
    Average SMSP Active Cycles       cycle     11031.19
    Total SMSP Elapsed Cycles        cycle     11543784
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.66%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.27% above the average, while the minimum instance value is 71.00% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.81%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.58% above the average, while the minimum instance value is 75.11% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.66%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.27% above the average, while the minimum instance value is 71.00% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        63013
    Memory Throughput                   %        83.80
    DRAM Throughput                     %        83.80
    Duration                      usecond        28.70
    L1/TEX Cache Throughput             %        10.18
    L2 Cache Throughput                 %        36.64
    SM Active Cycles                cycle     56639.63
    Compute (SM) Throughput             %         9.58
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.44
    Achieved Active Warps Per SM           warp        45.33
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3520512
    Average L1 Active Cycles         cycle     56639.63
    Total L1 Elapsed Cycles          cycle      8041668
    Average L2 Active Cycles         cycle     49902.61
    Total L2 Elapsed Cycles          cycle      2012184
    Average SM Active Cycles         cycle     56639.63
    Total SM Elapsed Cycles          cycle      8041668
    Average SMSP Active Cycles       cycle     55775.54
    Total SMSP Elapsed Cycles        cycle     32166672
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22832
    Memory Throughput                   %        46.68
    DRAM Throughput                     %        46.68
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.87
    L2 Cache Throughput                 %        20.21
    SM Active Cycles                cycle     11457.41
    Compute (SM) Throughput             %        13.09
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.47
    Achieved Active Warps Per SM           warp        12.22
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.07%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1268736
    Average L1 Active Cycles         cycle     11457.41
    Total L1 Elapsed Cycles          cycle      2857606
    Average L2 Active Cycles         cycle     14369.69
    Total L2 Elapsed Cycles          cycle       727776
    Average SM Active Cycles         cycle     11457.41
    Total SM Elapsed Cycles          cycle      2857606
    Average SMSP Active Cycles       cycle     10919.22
    Total SMSP Elapsed Cycles        cycle     11430424
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.02%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.90% above the average, while the minimum instance value is 71.38% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.69%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.35% above the average, while the minimum instance value is 75.16% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.02%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.90% above the average, while the minimum instance value is 71.38% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.08
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle         9629
    Memory Throughput                   %         5.68
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.09
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3804.77
    Compute (SM) Throughput             %         8.08
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.20
    Achieved Active Warps Per SM           warp        12.09
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.61%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       330.67
    Total DRAM Elapsed Cycles        cycle       530432
    Average L1 Active Cycles         cycle      3804.77
    Total L1 Elapsed Cycles          cycle      1208922
    Average L2 Active Cycles         cycle        85.92
    Total L2 Elapsed Cycles          cycle       306612
    Average SM Active Cycles         cycle      3804.77
    Total SM Elapsed Cycles          cycle      1208922
    Average SMSP Active Cycles       cycle      3250.87
    Total SMSP Elapsed Cycles        cycle      4835688
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.004%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.35% above the average, while the minimum instance value is 29.01% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.191%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.80% above the average, while the minimum instance value is 30.79% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.004%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.35% above the average, while the minimum instance value is 29.01% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22401
    Memory Throughput                   %        46.79
    DRAM Throughput                     %        46.79
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.20
    L2 Cache Throughput                 %        20.52
    SM Active Cycles                cycle     11359.93
    Compute (SM) Throughput             %        13.28
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.57
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.87%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49354.67
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11359.93
    Total L1 Elapsed Cycles          cycle      2816504
    Average L2 Active Cycles         cycle     14548.08
    Total L2 Elapsed Cycles          cycle       716688
    Average SM Active Cycles         cycle     11359.93
    Total SM Elapsed Cycles          cycle      2816504
    Average SMSP Active Cycles       cycle     11071.88
    Total SMSP Elapsed Cycles        cycle     11266016
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.75%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.14% above the average, while the minimum instance value is 70.41% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.53%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.78% above the average, while the minimum instance value is 74.95% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.75%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.14% above the average, while the minimum instance value is 70.41% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.14
    Elapsed Cycles                  cycle        22652
    Memory Throughput                   %        46.27
    DRAM Throughput                     %        46.27
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        35.11
    L2 Cache Throughput                 %        20.27
    SM Active Cycles                cycle     11389.72
    Compute (SM) Throughput             %        12.68
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.64
    Achieved Active Warps Per SM           warp        12.31
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.72%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1280000
    Average L1 Active Cycles         cycle     11389.72
    Total L1 Elapsed Cycles          cycle      2951374
    Average L2 Active Cycles         cycle     14460.19
    Total L2 Elapsed Cycles          cycle       725580
    Average SM Active Cycles         cycle     11389.72
    Total SM Elapsed Cycles          cycle      2951374
    Average SMSP Active Cycles       cycle     11021.78
    Total SMSP Elapsed Cycles        cycle     11805496
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.22%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.96% above the average, while the minimum instance value is 70.59% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.08%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.10% above the average, while the minimum instance value is 74.83% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.22%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.96% above the average, while the minimum instance value is 70.59% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        23098
    Memory Throughput                   %        46.20
    DRAM Throughput                     %        46.20
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        34.82
    L2 Cache Throughput                 %        19.96
    SM Active Cycles                cycle     11477.55
    Compute (SM) Throughput             %        12.83
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        27.28
    Achieved Active Warps Per SM           warp        13.09
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 45.44%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (27.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1282048
    Average L1 Active Cycles         cycle     11477.55
    Total L1 Elapsed Cycles          cycle      2916208
    Average L2 Active Cycles         cycle     14350.58
    Total L2 Elapsed Cycles          cycle       737064
    Average SM Active Cycles         cycle     11477.55
    Total SM Elapsed Cycles          cycle      2916208
    Average SMSP Active Cycles       cycle     10955.06
    Total SMSP Elapsed Cycles        cycle     11664832
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.05%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.76% above the average, while the minimum instance value is 71.27% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.29%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.27% above the average, while the minimum instance value is 76.46% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.05%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.76% above the average, while the minimum instance value is 71.27% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        63138
    Memory Throughput                   %        84.84
    DRAM Throughput                     %        84.84
    Duration                      usecond        28.35
    L1/TEX Cache Throughput             %        10.00
    L2 Cache Throughput                 %        36.60
    SM Active Cycles                cycle     57670.67
    Compute (SM) Throughput             %         9.58
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.24
    Achieved Active Warps Per SM           warp        45.72
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245854.67
    Total DRAM Elapsed Cycles        cycle      3477504
    Average L1 Active Cycles         cycle     57670.67
    Total L1 Elapsed Cycles          cycle      8039670
    Average L2 Active Cycles         cycle     50956.44
    Total L2 Elapsed Cycles          cycle      2014272
    Average SM Active Cycles         cycle     57670.67
    Total SM Elapsed Cycles          cycle      8039670
    Average SMSP Active Cycles       cycle     57495.77
    Total SMSP Elapsed Cycles        cycle     32158680
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9622
    Memory Throughput                   %         5.69
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.35
    L1/TEX Cache Throughput             %        14.22
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3769.06
    Compute (SM) Throughput             %         8.09
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.93
    Achieved Active Warps Per SM           warp        11.97
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.15%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       530432
    Average L1 Active Cycles         cycle      3769.06
    Total L1 Elapsed Cycles          cycle      1205608
    Average L2 Active Cycles         cycle        84.83
    Total L2 Elapsed Cycles          cycle       306216
    Average SM Active Cycles         cycle      3769.06
    Total SM Elapsed Cycles          cycle      1205608
    Average SMSP Active Cycles       cycle      3214.09
    Total SMSP Elapsed Cycles        cycle      4822432
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.809%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.01% above the average, while the minimum instance value is 28.76% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.171%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.94% above the average, while the minimum instance value is 31.74% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.809%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.01% above the average, while the minimum instance value is 28.76% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22702
    Memory Throughput                   %        46.20
    DRAM Throughput                     %        46.20
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        35.10
    L2 Cache Throughput                 %        20.25
    SM Active Cycles                cycle     11401.43
    Compute (SM) Throughput             %        13.05
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.31
    Achieved Active Warps Per SM           warp        12.15
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.38%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1282048
    Average L1 Active Cycles         cycle     11401.43
    Total L1 Elapsed Cycles          cycle      2866608
    Average L2 Active Cycles         cycle     14495.39
    Total L2 Elapsed Cycles          cycle       726156
    Average SM Active Cycles         cycle     11401.43
    Total SM Elapsed Cycles          cycle      2866608
    Average SMSP Active Cycles       cycle     11048.63
    Total SMSP Elapsed Cycles        cycle     11466432
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.54%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.31% above the average, while the minimum instance value is 71.01% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.19%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.99% above the average, while the minimum instance value is 76.10% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.54%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.31% above the average, while the minimum instance value is 71.01% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22542
    Memory Throughput                   %        46.50
    DRAM Throughput                     %        46.50
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        35.33
    L2 Cache Throughput                 %        20.38
    SM Active Cycles                cycle     11311.95
    Compute (SM) Throughput             %        12.99
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.86
    Achieved Active Warps Per SM           warp        12.41
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.27%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1273856
    Average L1 Active Cycles         cycle     11311.95
    Total L1 Elapsed Cycles          cycle      2879932
    Average L2 Active Cycles         cycle     14226.94
    Total L2 Elapsed Cycles          cycle       721872
    Average SM Active Cycles         cycle     11311.95
    Total SM Elapsed Cycles          cycle      2879932
    Average SMSP Active Cycles       cycle     10887.47
    Total SMSP Elapsed Cycles        cycle     11519728
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.46%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.69% above the average, while the minimum instance value is 70.89% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.82%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.03% above the average, while the minimum instance value is 74.54% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.46%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.69% above the average, while the minimum instance value is 70.89% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22474
    Memory Throughput                   %        47.37
    DRAM Throughput                     %        47.37
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        35.16
    L2 Cache Throughput                 %        20.49
    SM Active Cycles                cycle     11370.59
    Compute (SM) Throughput             %        13.06
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.84
    Achieved Active Warps Per SM           warp        12.40
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.33%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1250304
    Average L1 Active Cycles         cycle     11370.59
    Total L1 Elapsed Cycles          cycle      2864600
    Average L2 Active Cycles         cycle     14506.39
    Total L2 Elapsed Cycles          cycle       717732
    Average SM Active Cycles         cycle     11370.59
    Total SM Elapsed Cycles          cycle      2864600
    Average SMSP Active Cycles       cycle     10955.31
    Total SMSP Elapsed Cycles        cycle     11458400
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.6%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.51% above the average, while the minimum instance value is 71.22% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.89%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.72% above the average, while the minimum instance value is 74.96% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.6%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.51% above the average, while the minimum instance value is 71.22% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22494
    Memory Throughput                   %        46.58
    DRAM Throughput                     %        46.58
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        35.50
    L2 Cache Throughput                 %        20.44
    SM Active Cycles                cycle     11273.74
    Compute (SM) Throughput             %        13.04
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.03
    Achieved Active Warps Per SM           warp        12.50
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.93%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1271808
    Average L1 Active Cycles         cycle     11273.74
    Total L1 Elapsed Cycles          cycle      2868574
    Average L2 Active Cycles         cycle     14545.64
    Total L2 Elapsed Cycles          cycle       719676
    Average SM Active Cycles         cycle     11273.74
    Total SM Elapsed Cycles          cycle      2868574
    Average SMSP Active Cycles       cycle     11087.71
    Total SMSP Elapsed Cycles        cycle     11474296
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.55%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.83% above the average, while the minimum instance value is 70.62% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.46%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.37% above the average, while the minimum instance value is 75.43% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.55%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.83% above the average, while the minimum instance value is 70.62% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        62213
    Memory Throughput                   %        84.86
    DRAM Throughput                     %        84.86
    Duration                      usecond        28.32
    L1/TEX Cache Throughput             %        10.24
    L2 Cache Throughput                 %        37.14
    SM Active Cycles                cycle     56339.24
    Compute (SM) Throughput             %         9.56
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.88
    Achieved Active Warps Per SM           warp        45.54
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3476480
    Average L1 Active Cycles         cycle     56339.24
    Total L1 Elapsed Cycles          cycle      8056184
    Average L2 Active Cycles         cycle     50834.92
    Total L2 Elapsed Cycles          cycle      1985004
    Average SM Active Cycles         cycle     56339.24
    Total SM Elapsed Cycles          cycle      8056184
    Average SMSP Active Cycles       cycle     57334.44
    Total SMSP Elapsed Cycles        cycle     32224736
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.12
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9635
    Memory Throughput                   %         5.74
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.35
    L1/TEX Cache Throughput             %        14.14
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3791.52
    Compute (SM) Throughput             %         8.17
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.96
    Achieved Active Warps Per SM           warp        11.98
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.08%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       330.67
    Total DRAM Elapsed Cycles        cycle       528384
    Average L1 Active Cycles         cycle      3791.52
    Total L1 Elapsed Cycles          cycle      1195684
    Average L2 Active Cycles         cycle        86.81
    Total L2 Elapsed Cycles          cycle       307224
    Average SM Active Cycles         cycle      3791.52
    Total SM Elapsed Cycles          cycle      1195684
    Average SMSP Active Cycles       cycle      3247.36
    Total SMSP Elapsed Cycles        cycle      4782736
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.329%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.98% above the average, while the minimum instance value is 28.76% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.35%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.02% above the average, while the minimum instance value is 30.53% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.329%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.98% above the average, while the minimum instance value is 28.76% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        22215
    Memory Throughput                   %        47.68
    DRAM Throughput                     %        47.68
    Duration                      usecond        10.18
    L1/TEX Cache Throughput             %        35.32
    L2 Cache Throughput                 %        20.73
    SM Active Cycles                cycle     11329.17
    Compute (SM) Throughput             %        13.16
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.84
    Achieved Active Warps Per SM           warp        12.40
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.32%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1242112
    Average L1 Active Cycles         cycle     11329.17
    Total L1 Elapsed Cycles          cycle      2842956
    Average L2 Active Cycles         cycle     14349.72
    Total L2 Elapsed Cycles          cycle       709380
    Average SM Active Cycles         cycle     11329.17
    Total SM Elapsed Cycles          cycle      2842956
    Average SMSP Active Cycles       cycle     10969.64
    Total SMSP Elapsed Cycles        cycle     11371824
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.4%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.95% above the average, while the minimum instance value is 70.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.58%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.69% above the average, while the minimum instance value is 75.37% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.4%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.95% above the average, while the minimum instance value is 70.47% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22872
    Memory Throughput                   %        46.68
    DRAM Throughput                     %        46.68
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        35.20
    L2 Cache Throughput                 %        20.14
    SM Active Cycles                cycle     11342.64
    Compute (SM) Throughput             %        13.14
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.80
    Achieved Active Warps Per SM           warp        12.38
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.41%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1268736
    Average L1 Active Cycles         cycle     11342.64
    Total L1 Elapsed Cycles          cycle      2846338
    Average L2 Active Cycles         cycle     14316.61
    Total L2 Elapsed Cycles          cycle       730368
    Average SM Active Cycles         cycle     11342.64
    Total SM Elapsed Cycles          cycle      2846338
    Average SMSP Active Cycles       cycle     10953.49
    Total SMSP Elapsed Cycles        cycle     11385352
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.27%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.65% above the average, while the minimum instance value is 70.89% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.57%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.80% above the average, while the minimum instance value is 75.09% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.27%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.65% above the average, while the minimum instance value is 70.89% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        23062
    Memory Throughput                   %        45.47
    DRAM Throughput                     %        45.47
    Duration                      usecond        10.66
    L1/TEX Cache Throughput             %        35.03
    L2 Cache Throughput                 %        19.93
    SM Active Cycles                cycle     11417.77
    Compute (SM) Throughput             %        13.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.71
    Achieved Active Warps Per SM           warp        12.34
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.58%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1302528
    Average L1 Active Cycles         cycle     11417.77
    Total L1 Elapsed Cycles          cycle      2869586
    Average L2 Active Cycles         cycle     14379.42
    Total L2 Elapsed Cycles          cycle       738216
    Average SM Active Cycles         cycle     11417.77
    Total SM Elapsed Cycles          cycle      2869586
    Average SMSP Active Cycles       cycle     11057.93
    Total SMSP Elapsed Cycles        cycle     11478344
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.1%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.39% above the average, while the minimum instance value is 71.05% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.94%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.47% above the average, while the minimum instance value is 74.94% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.1%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.39% above the average, while the minimum instance value is 71.05% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22468
    Memory Throughput                   %        46.65
    DRAM Throughput                     %        46.65
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.08
    L2 Cache Throughput                 %        20.44
    SM Active Cycles                cycle     11399.45
    Compute (SM) Throughput             %        13.30
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.57
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.86%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11399.45
    Total L1 Elapsed Cycles          cycle      2812982
    Average L2 Active Cycles         cycle     14311.69
    Total L2 Elapsed Cycles          cycle       719460
    Average SM Active Cycles         cycle     11399.45
    Total SM Elapsed Cycles          cycle      2812982
    Average SMSP Active Cycles       cycle     10972.67
    Total SMSP Elapsed Cycles        cycle     11251928
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.75%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.94% above the average, while the minimum instance value is 69.95% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.61%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.29% above the average, while the minimum instance value is 75.01% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.75%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.94% above the average, while the minimum instance value is 69.95% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62957
    Memory Throughput                   %        84.89
    DRAM Throughput                     %        84.89
    Duration                      usecond        28.32
    L1/TEX Cache Throughput             %        10.06
    L2 Cache Throughput                 %        36.69
    SM Active Cycles                cycle     57333.99
    Compute (SM) Throughput             %         9.62
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.19
    Achieved Active Warps Per SM           warp        45.69
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3475456
    Average L1 Active Cycles         cycle     57333.99
    Total L1 Elapsed Cycles          cycle      8007352
    Average L2 Active Cycles         cycle     50565.75
    Total L2 Elapsed Cycles          cycle      2009556
    Average SM Active Cycles         cycle     57333.99
    Total SM Elapsed Cycles          cycle      8007352
    Average SMSP Active Cycles       cycle     56835.95
    Total SMSP Elapsed Cycles        cycle     32029408
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23033
    Memory Throughput                   %        46.54
    DRAM Throughput                     %        46.54
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.50
    L2 Cache Throughput                 %        20.02
    SM Active Cycles                cycle     11581.44
    Compute (SM) Throughput             %        13.04
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.18
    Achieved Active Warps Per SM           warp        12.08
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.65%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1272832
    Average L1 Active Cycles         cycle     11581.44
    Total L1 Elapsed Cycles          cycle      2868090
    Average L2 Active Cycles         cycle     14387.75
    Total L2 Elapsed Cycles          cycle       734616
    Average SM Active Cycles         cycle     11581.44
    Total SM Elapsed Cycles          cycle      2868090
    Average SMSP Active Cycles       cycle     11035.04
    Total SMSP Elapsed Cycles        cycle     11472360
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.32%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.18% above the average, while the minimum instance value is 71.97% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.85%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.37% above the average, while the minimum instance value is 75.14% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.32%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.18% above the average, while the minimum instance value is 71.97% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22613
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        35.42
    L2 Cache Throughput                 %        20.33
    SM Active Cycles                cycle     11288.02
    Compute (SM) Throughput             %        13.01
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.45
    Achieved Active Warps Per SM           warp        12.69
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.11%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11288.02
    Total L1 Elapsed Cycles          cycle      2877358
    Average L2 Active Cycles         cycle     14493.72
    Total L2 Elapsed Cycles          cycle       723528
    Average SM Active Cycles         cycle     11288.02
    Total SM Elapsed Cycles          cycle      2877358
    Average SMSP Active Cycles       cycle     10989.07
    Total SMSP Elapsed Cycles        cycle     11509432
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.34%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.50% above the average, while the minimum instance value is 71.16% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.43%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.84% above the average, while the minimum instance value is 75.46% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.34%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.50% above the average, while the minimum instance value is 71.16% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.14
    Elapsed Cycles                  cycle        22583
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        35.35
    L2 Cache Throughput                 %        20.35
    SM Active Cycles                cycle     11315.96
    Compute (SM) Throughput             %        12.76
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.58
    Achieved Active Warps Per SM           warp        12.28
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.85%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11315.96
    Total L1 Elapsed Cycles          cycle      2929788
    Average L2 Active Cycles         cycle     14437.28
    Total L2 Elapsed Cycles          cycle       722844
    Average SM Active Cycles         cycle     11315.96
    Total SM Elapsed Cycles          cycle      2929788
    Average SMSP Active Cycles       cycle     10974.04
    Total SMSP Elapsed Cycles        cycle     11719152
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.19%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.85% above the average, while the minimum instance value is 71.31% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.16%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.13% above the average, while the minimum instance value is 75.60% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.19%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.85% above the average, while the minimum instance value is 71.31% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        22594
    Memory Throughput                   %        47.06
    DRAM Throughput                     %        47.06
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.71
    L2 Cache Throughput                 %        20.39
    SM Active Cycles                cycle     11522.86
    Compute (SM) Throughput             %        13.04
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.44
    Achieved Active Warps Per SM           warp        12.21
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.12%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1258496
    Average L1 Active Cycles         cycle     11522.86
    Total L1 Elapsed Cycles          cycle      2869024
    Average L2 Active Cycles         cycle     14313.50
    Total L2 Elapsed Cycles          cycle       721440
    Average SM Active Cycles         cycle     11522.86
    Total SM Elapsed Cycles          cycle      2869024
    Average SMSP Active Cycles       cycle     10976.81
    Total SMSP Elapsed Cycles        cycle     11476096
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.59%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.99% above the average, while the minimum instance value is 71.05% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.34%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.58% above the average, while the minimum instance value is 75.62% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.59%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.99% above the average, while the minimum instance value is 71.05% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22334
    Memory Throughput                   %        47.69
    DRAM Throughput                     %        47.69
    Duration                      usecond        10.14
    L1/TEX Cache Throughput             %        35.21
    L2 Cache Throughput                 %        20.63
    SM Active Cycles                cycle     11353.83
    Compute (SM) Throughput             %        13.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.89
    Achieved Active Warps Per SM           warp        12.43
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.21%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49364
    Total DRAM Elapsed Cycles        cycle      1242112
    Average L1 Active Cycles         cycle     11353.83
    Total L1 Elapsed Cycles          cycle      2870402
    Average L2 Active Cycles         cycle     14383.78
    Total L2 Elapsed Cycles          cycle       712836
    Average SM Active Cycles         cycle     11353.83
    Total SM Elapsed Cycles          cycle      2870402
    Average SMSP Active Cycles       cycle     11070.55
    Total SMSP Elapsed Cycles        cycle     11481608
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.2%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.87% above the average, while the minimum instance value is 71.18% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.46%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.47% above the average, while the minimum instance value is 74.67% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.2%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.87% above the average, while the minimum instance value is 71.18% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        62857
    Memory Throughput                   %        83.65
    DRAM Throughput                     %        83.65
    Duration                      usecond        28.74
    L1/TEX Cache Throughput             %        10.31
    L2 Cache Throughput                 %        36.69
    SM Active Cycles                cycle     55956.66
    Compute (SM) Throughput             %         9.45
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        96.00
    Achieved Active Warps Per SM           warp        46.08
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3526656
    Average L1 Active Cycles         cycle     55956.66
    Total L1 Elapsed Cycles          cycle      8149392
    Average L2 Active Cycles         cycle     50509.50
    Total L2 Elapsed Cycles          cycle      2009412
    Average SM Active Cycles         cycle     55956.66
    Total SM Elapsed Cycles          cycle      8149392
    Average SMSP Active Cycles       cycle     56445.87
    Total SMSP Elapsed Cycles        cycle     32597568
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.439%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles.          
          Additionally, other SMs have a much lower number of active cycles than the average number of active cycles.   
          Maximum instance value is 6.19% above the average, while the minimum instance value is 5.57% below the        
          average.                                                                                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.104%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Maximum instance value is 8.01% above the average, while the minimum instance value is 5.71% below the        
          average.                                                                                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.439%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Additionally, other L1 Slices have a much lower number of active cycles than the average number of active     
          cycles. Maximum instance value is 6.19% above the average, while the minimum instance value is 5.57% below    
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22326
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        35.43
    L2 Cache Throughput                 %        20.55
    SM Active Cycles                cycle     11306.36
    Compute (SM) Throughput             %        12.73
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.67
    Achieved Active Warps Per SM           warp        12.32
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.65%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11306.36
    Total L1 Elapsed Cycles          cycle      2937406
    Average L2 Active Cycles         cycle     14347.42
    Total L2 Elapsed Cycles          cycle       715824
    Average SM Active Cycles         cycle     11306.36
    Total SM Elapsed Cycles          cycle      2937406
    Average SMSP Active Cycles       cycle     10870.72
    Total SMSP Elapsed Cycles        cycle     11749624
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 20.9%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.42% above the average, while the minimum instance value is 71.03% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.42%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.23% above the average, while the minimum instance value is 75.06% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.9%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.42% above the average, while the minimum instance value is 71.03% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22438
    Memory Throughput                   %        46.68
    DRAM Throughput                     %        46.68
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.08
    L2 Cache Throughput                 %        20.49
    SM Active Cycles                cycle     11413.53
    Compute (SM) Throughput             %        13.04
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.59
    Achieved Active Warps Per SM           warp        12.28
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.82%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1268736
    Average L1 Active Cycles         cycle     11413.53
    Total L1 Elapsed Cycles          cycle      2867350
    Average L2 Active Cycles         cycle     14381.67
    Total L2 Elapsed Cycles          cycle       717912
    Average SM Active Cycles         cycle     11413.53
    Total SM Elapsed Cycles          cycle      2867350
    Average SMSP Active Cycles       cycle     10920.80
    Total SMSP Elapsed Cycles        cycle     11469400
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.41%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.03% above the average, while the minimum instance value is 70.32% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.64%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.40% above the average, while the minimum instance value is 76.16% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.41%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.03% above the average, while the minimum instance value is 70.32% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.16
    Elapsed Cycles                  cycle        22767
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        35.07
    L2 Cache Throughput                 %        20.20
    SM Active Cycles                cycle     11399.31
    Compute (SM) Throughput             %        13.04
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.52
    Achieved Active Warps Per SM           warp        12.25
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.96%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11399.31
    Total L1 Elapsed Cycles          cycle      2868532
    Average L2 Active Cycles         cycle     14506.33
    Total L2 Elapsed Cycles          cycle       728208
    Average SM Active Cycles         cycle     11399.31
    Total SM Elapsed Cycles          cycle      2868532
    Average SMSP Active Cycles       cycle     11034.10
    Total SMSP Elapsed Cycles        cycle     11474128
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.92%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.09% above the average, while the minimum instance value is 70.75% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.88%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.43% above the average, while the minimum instance value is 74.96% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.92%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.09% above the average, while the minimum instance value is 70.75% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22676
    Memory Throughput                   %        46.13
    DRAM Throughput                     %        46.13
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        35.23
    L2 Cache Throughput                 %        20.26
    SM Active Cycles                cycle     11365.29
    Compute (SM) Throughput             %        12.90
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.06
    Achieved Active Warps Per SM           warp        12.51
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.87%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1284096
    Average L1 Active Cycles         cycle     11365.29
    Total L1 Elapsed Cycles          cycle      2900224
    Average L2 Active Cycles         cycle     14428.36
    Total L2 Elapsed Cycles          cycle       725868
    Average SM Active Cycles         cycle     11365.29
    Total SM Elapsed Cycles          cycle      2900224
    Average SMSP Active Cycles       cycle     11021.23
    Total SMSP Elapsed Cycles        cycle     11600896
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.41%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.69% above the average, while the minimum instance value is 71.72% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.7%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.62% above the average, while the minimum instance value is 75.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.41%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.69% above the average, while the minimum instance value is 71.72% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22729
    Memory Throughput                   %        46.09
    DRAM Throughput                     %        46.09
    Duration                      usecond        10.53
    L1/TEX Cache Throughput             %        35.37
    L2 Cache Throughput                 %        20.20
    SM Active Cycles                cycle     11317.52
    Compute (SM) Throughput             %        12.79
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.61
    Achieved Active Warps Per SM           warp        12.29
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.78%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1285120
    Average L1 Active Cycles         cycle     11317.52
    Total L1 Elapsed Cycles          cycle      2923764
    Average L2 Active Cycles         cycle     14540.75
    Total L2 Elapsed Cycles          cycle       728172
    Average SM Active Cycles         cycle     11317.52
    Total SM Elapsed Cycles          cycle      2923764
    Average SMSP Active Cycles       cycle     11009.08
    Total SMSP Elapsed Cycles        cycle     11695056
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.34%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.08% above the average, while the minimum instance value is 71.34% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.36%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.32% above the average, while the minimum instance value is 75.07% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.34%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.08% above the average, while the minimum instance value is 71.34% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        62174
    Memory Throughput                   %        84.59
    DRAM Throughput                     %        84.59
    Duration                      usecond        28.42
    L1/TEX Cache Throughput             %        10.32
    L2 Cache Throughput                 %        37.07
    SM Active Cycles                cycle     55869.70
    Compute (SM) Throughput             %         9.63
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.39
    Achieved Active Warps Per SM           warp        45.79
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3487744
    Average L1 Active Cycles         cycle     55869.70
    Total L1 Elapsed Cycles          cycle      7992542
    Average L2 Active Cycles         cycle     50527.75
    Total L2 Elapsed Cycles          cycle      1989000
    Average SM Active Cycles         cycle     55869.70
    Total SM Elapsed Cycles          cycle      7992542
    Average SMSP Active Cycles       cycle     56874.73
    Total SMSP Elapsed Cycles        cycle     31970168
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.786%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Maximum instance value is 6.35% above the average, while the minimum instance value is 3.77% below the        
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        22614
    Memory Throughput                   %        46.61
    DRAM Throughput                     %        46.61
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.06
    L2 Cache Throughput                 %        20.34
    SM Active Cycles                cycle     11404.26
    Compute (SM) Throughput             %        12.97
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.44
    Achieved Active Warps Per SM           warp        12.21
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.12%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1270784
    Average L1 Active Cycles         cycle     11404.26
    Total L1 Elapsed Cycles          cycle      2883768
    Average L2 Active Cycles         cycle     14471.06
    Total L2 Elapsed Cycles          cycle       723132
    Average SM Active Cycles         cycle     11404.26
    Total SM Elapsed Cycles          cycle      2883768
    Average SMSP Active Cycles       cycle     10956.73
    Total SMSP Elapsed Cycles        cycle     11535072
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.48%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.43% above the average, while the minimum instance value is 70.20% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.7%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.63% above the average, while the minimum instance value is 74.35% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.48%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.43% above the average, while the minimum instance value is 70.20% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        23022
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.97
    L2 Cache Throughput                 %        20.01
    SM Active Cycles                cycle     11428.33
    Compute (SM) Throughput             %        13.20
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.49
    Achieved Active Warps Per SM           warp        12.23
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.03%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11428.33
    Total L1 Elapsed Cycles          cycle      2833024
    Average L2 Active Cycles         cycle     14538.67
    Total L2 Elapsed Cycles          cycle       735048
    Average SM Active Cycles         cycle     11428.33
    Total SM Elapsed Cycles          cycle      2833024
    Average SMSP Active Cycles       cycle     10999.98
    Total SMSP Elapsed Cycles        cycle     11332096
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.13%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.85% above the average, while the minimum instance value is 70.78% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.65%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.58% above the average, while the minimum instance value is 75.91% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.13%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.85% above the average, while the minimum instance value is 70.78% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22731
    Memory Throughput                   %        45.98
    DRAM Throughput                     %        45.98
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        35.51
    L2 Cache Throughput                 %        20.21
    SM Active Cycles                cycle     11267.21
    Compute (SM) Throughput             %        12.88
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.01
    Achieved Active Warps Per SM           warp        12.48
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.99%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1288192
    Average L1 Active Cycles         cycle     11267.21
    Total L1 Elapsed Cycles          cycle      2904232
    Average L2 Active Cycles         cycle     14345.44
    Total L2 Elapsed Cycles          cycle       727848
    Average SM Active Cycles         cycle     11267.21
    Total SM Elapsed Cycles          cycle      2904232
    Average SMSP Active Cycles       cycle     10960.71
    Total SMSP Elapsed Cycles        cycle     11616928
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.66%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.63% above the average, while the minimum instance value is 70.55% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.31%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.10% above the average, while the minimum instance value is 75.06% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.66%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.63% above the average, while the minimum instance value is 70.55% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.14
    Elapsed Cycles                  cycle        22498
    Memory Throughput                   %        46.57
    DRAM Throughput                     %        46.57
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        35.51
    L2 Cache Throughput                 %        20.42
    SM Active Cycles                cycle     11270.62
    Compute (SM) Throughput             %        12.96
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.37
    Achieved Active Warps Per SM           warp        12.18
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.26%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1271808
    Average L1 Active Cycles         cycle     11270.62
    Total L1 Elapsed Cycles          cycle      2885944
    Average L2 Active Cycles         cycle     14385.81
    Total L2 Elapsed Cycles          cycle       720288
    Average SM Active Cycles         cycle     11270.62
    Total SM Elapsed Cycles          cycle      2885944
    Average SMSP Active Cycles       cycle     10973.04
    Total SMSP Elapsed Cycles        cycle     11543776
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.6%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.21% above the average, while the minimum instance value is 70.75% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.56%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.29% above the average, while the minimum instance value is 75.12% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.6%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.21% above the average, while the minimum instance value is 70.75% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.08
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle         9649
    Memory Throughput                   %         5.75
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.11
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3797.73
    Compute (SM) Throughput             %         8.18
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.96
    Achieved Active Warps Per SM           warp        11.98
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.08%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       530432
    Average L1 Active Cycles         cycle      3797.73
    Total L1 Elapsed Cycles          cycle      1192344
    Average L2 Active Cycles         cycle        87.53
    Total L2 Elapsed Cycles          cycle       307476
    Average SM Active Cycles         cycle      3797.73
    Total SM Elapsed Cycles          cycle      1192344
    Average SMSP Active Cycles       cycle      3213.79
    Total SMSP Elapsed Cycles        cycle      4769376
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.58%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 21.05% above the average, while the minimum instance value is 28.19% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.962%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.08% above the average, while the minimum instance value is 30.74% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.58%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 21.05% above the average, while the minimum instance value is 28.19% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62314
    Memory Throughput                   %        85.75
    DRAM Throughput                     %        85.75
    Duration                      usecond        28.03
    L1/TEX Cache Throughput             %        10.17
    L2 Cache Throughput                 %        37.07
    SM Active Cycles                cycle     56712.49
    Compute (SM) Throughput             %         9.71
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.69
    Achieved Active Warps Per SM           warp        45.93
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245849.33
    Total DRAM Elapsed Cycles        cycle      3440640
    Average L1 Active Cycles         cycle     56712.49
    Total L1 Elapsed Cycles          cycle      7933896
    Average L2 Active Cycles         cycle     50230.39
    Total L2 Elapsed Cycles          cycle      1989036
    Average SM Active Cycles         cycle     56712.49
    Total SM Elapsed Cycles          cycle      7933896
    Average SMSP Active Cycles       cycle     56373.20
    Total SMSP Elapsed Cycles        cycle     31735584
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22281
    Memory Throughput                   %        47.03
    DRAM Throughput                     %        47.03
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        35.28
    L2 Cache Throughput                 %        20.63
    SM Active Cycles                cycle     11338.26
    Compute (SM) Throughput             %        13.04
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.02
    Achieved Active Warps Per SM           warp        12.49
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.96%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49364
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11338.26
    Total L1 Elapsed Cycles          cycle      2867560
    Average L2 Active Cycles         cycle     14637.67
    Total L2 Elapsed Cycles          cycle       712800
    Average SM Active Cycles         cycle     11338.26
    Total SM Elapsed Cycles          cycle      2867560
    Average SMSP Active Cycles       cycle     11124.62
    Total SMSP Elapsed Cycles        cycle     11470240
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.05%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.59% above the average, while the minimum instance value is 70.79% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.6%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.51% above the average, while the minimum instance value is 74.86% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.05%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.59% above the average, while the minimum instance value is 70.79% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22423
    Memory Throughput                   %        46.61
    DRAM Throughput                     %        46.61
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.40
    L2 Cache Throughput                 %        20.46
    SM Active Cycles                cycle     11292.84
    Compute (SM) Throughput             %        12.81
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.53
    Achieved Active Warps Per SM           warp        12.26
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.93%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1270784
    Average L1 Active Cycles         cycle     11292.84
    Total L1 Elapsed Cycles          cycle      2919850
    Average L2 Active Cycles         cycle        14253
    Total L2 Elapsed Cycles          cycle       718920
    Average SM Active Cycles         cycle     11292.84
    Total SM Elapsed Cycles          cycle      2919850
    Average SMSP Active Cycles       cycle     10881.49
    Total SMSP Elapsed Cycles        cycle     11679400
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 20.69%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.80% above the average, while the minimum instance value is 70.81% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.57%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.13% above the average, while the minimum instance value is 74.70% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.69%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.80% above the average, while the minimum instance value is 70.81% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        22626
    Memory Throughput                   %        46.76
    DRAM Throughput                     %        46.76
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.14
    L2 Cache Throughput                 %        20.33
    SM Active Cycles                cycle        11363
    Compute (SM) Throughput             %        13.28
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.57
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.86%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1266688
    Average L1 Active Cycles         cycle        11363
    Total L1 Elapsed Cycles          cycle      2815538
    Average L2 Active Cycles         cycle     14320.31
    Total L2 Elapsed Cycles          cycle       723420
    Average SM Active Cycles         cycle        11363
    Total SM Elapsed Cycles          cycle      2815538
    Average SMSP Active Cycles       cycle     10833.96
    Total SMSP Elapsed Cycles        cycle     11262152
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.98%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.54% above the average, while the minimum instance value is 71.14% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.37%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.39% above the average, while the minimum instance value is 74.88% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.98%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.54% above the average, while the minimum instance value is 71.14% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22170
    Memory Throughput                   %        48.16
    DRAM Throughput                     %        48.16
    Duration                      usecond        10.05
    L1/TEX Cache Throughput             %        35.54
    L2 Cache Throughput                 %        20.78
    SM Active Cycles                cycle     11250.14
    Compute (SM) Throughput             %        13.00
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.00
    Achieved Active Warps Per SM           warp        12.48
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48%                                                                                       
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1229824
    Average L1 Active Cycles         cycle     11250.14
    Total L1 Elapsed Cycles          cycle      2877352
    Average L2 Active Cycles         cycle     14669.72
    Total L2 Elapsed Cycles          cycle       707724
    Average SM Active Cycles         cycle     11250.14
    Total SM Elapsed Cycles          cycle      2877352
    Average SMSP Active Cycles       cycle     11091.72
    Total SMSP Elapsed Cycles        cycle     11509408
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.27%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.50% above the average, while the minimum instance value is 71.78% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.38%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.33% above the average, while the minimum instance value is 75.31% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.27%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.50% above the average, while the minimum instance value is 71.78% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle         9634
    Memory Throughput                   %         5.73
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.10
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3802.07
    Compute (SM) Throughput             %         8.14
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.70
    Achieved Active Warps Per SM           warp        11.86
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.6%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3802.07
    Total L1 Elapsed Cycles          cycle      1197766
    Average L2 Active Cycles         cycle        84.11
    Total L2 Elapsed Cycles          cycle       307368
    Average SM Active Cycles         cycle      3802.07
    Total SM Elapsed Cycles          cycle      1197766
    Average SMSP Active Cycles       cycle      3220.49
    Total SMSP Elapsed Cycles        cycle      4791064
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.366%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.05% above the average, while the minimum instance value is 28.70% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.114%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.58% above the average, while the minimum instance value is 29.73% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.366%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.05% above the average, while the minimum instance value is 28.70% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        62102
    Memory Throughput                   %        85.11
    DRAM Throughput                     %        85.11
    Duration                      usecond        28.26
    L1/TEX Cache Throughput             %        10.32
    L2 Cache Throughput                 %        37.20
    SM Active Cycles                cycle     55916.53
    Compute (SM) Throughput             %         9.61
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.43
    Achieved Active Warps Per SM           warp        45.32
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3466240
    Average L1 Active Cycles         cycle     55916.53
    Total L1 Elapsed Cycles          cycle      8014524
    Average L2 Active Cycles         cycle     50670.94
    Total L2 Elapsed Cycles          cycle      1981800
    Average SM Active Cycles         cycle     55916.53
    Total SM Elapsed Cycles          cycle      8014524
    Average SMSP Active Cycles       cycle     56860.92
    Total SMSP Elapsed Cycles        cycle     32058096
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        22225
    Memory Throughput                   %        47.41
    DRAM Throughput                     %        47.41
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        35.25
    L2 Cache Throughput                 %        20.68
    SM Active Cycles                cycle     11319.98
    Compute (SM) Throughput             %        13.16
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.61
    Achieved Active Warps Per SM           warp        12.29
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.77%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1249280
    Average L1 Active Cycles         cycle     11319.98
    Total L1 Elapsed Cycles          cycle      2841258
    Average L2 Active Cycles         cycle     14374.67
    Total L2 Elapsed Cycles          cycle       711324
    Average SM Active Cycles         cycle     11319.98
    Total SM Elapsed Cycles          cycle      2841258
    Average SMSP Active Cycles       cycle     11017.25
    Total SMSP Elapsed Cycles        cycle     11365032
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.21%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.59% above the average, while the minimum instance value is 71.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.36%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.06% above the average, while the minimum instance value is 75.14% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.21%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.59% above the average, while the minimum instance value is 71.15% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22772
    Memory Throughput                   %        47.02
    DRAM Throughput                     %        47.02
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        35.19
    L2 Cache Throughput                 %        20.24
    SM Active Cycles                cycle     11349.20
    Compute (SM) Throughput             %        13.08
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.83
    Achieved Active Warps Per SM           warp        12.40
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.34%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49354.67
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11349.20
    Total L1 Elapsed Cycles          cycle      2858316
    Average L2 Active Cycles         cycle     14315.86
    Total L2 Elapsed Cycles          cycle       726624
    Average SM Active Cycles         cycle     11349.20
    Total SM Elapsed Cycles          cycle      2858316
    Average SMSP Active Cycles       cycle     10940.61
    Total SMSP Elapsed Cycles        cycle     11433264
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.15%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.58% above the average, while the minimum instance value is 71.29% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.55%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.98% above the average, while the minimum instance value is 75.13% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.15%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.58% above the average, while the minimum instance value is 71.29% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23030
    Memory Throughput                   %        46.53
    DRAM Throughput                     %        46.53
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.39
    L2 Cache Throughput                 %        20.03
    SM Active Cycles                cycle     11613.91
    Compute (SM) Throughput             %        13.08
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.42
    Achieved Active Warps Per SM           warp        12.20
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.15%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1272832
    Average L1 Active Cycles         cycle     11613.91
    Total L1 Elapsed Cycles          cycle      2859264
    Average L2 Active Cycles         cycle     14289.39
    Total L2 Elapsed Cycles          cycle       734436
    Average SM Active Cycles         cycle     11613.91
    Total SM Elapsed Cycles          cycle      2859264
    Average SMSP Active Cycles       cycle     10919.68
    Total SMSP Elapsed Cycles        cycle     11437056
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.39%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.06% above the average, while the minimum instance value is 70.72% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.48%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.93% above the average, while the minimum instance value is 75.35% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.39%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.06% above the average, while the minimum instance value is 70.72% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.11
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle         9691
    Memory Throughput                   %         5.70
    DRAM Throughput                     %         0.76
    Duration                      usecond         4.42
    L1/TEX Cache Throughput             %        14.10
    L2 Cache Throughput                 %         1.89
    SM Active Cycles                cycle      3801.24
    Compute (SM) Throughput             %         8.10
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.08
    Achieved Active Warps Per SM           warp        12.04
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.85%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          340
    Total DRAM Elapsed Cycles        cycle       535552
    Average L1 Active Cycles         cycle      3801.24
    Total L1 Elapsed Cycles          cycle      1203416
    Average L2 Active Cycles         cycle        86.42
    Total L2 Elapsed Cycles          cycle       308772
    Average SM Active Cycles         cycle      3801.24
    Total SM Elapsed Cycles          cycle      1203416
    Average SMSP Active Cycles       cycle      3242.43
    Total SMSP Elapsed Cycles        cycle      4813664
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.704%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 21.53% above the average, while the minimum instance value is 27.97% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.939%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.02% above the average, while the minimum instance value is 30.82% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.704%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 21.53% above the average, while the minimum instance value is 27.97% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22536
    Memory Throughput                   %        46.50
    DRAM Throughput                     %        46.50
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.51
    L2 Cache Throughput                 %        20.39
    SM Active Cycles                cycle     11580.05
    Compute (SM) Throughput             %        13.13
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.07
    Achieved Active Warps Per SM           warp        12.04
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.85%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1273856
    Average L1 Active Cycles         cycle     11580.05
    Total L1 Elapsed Cycles          cycle      2849306
    Average L2 Active Cycles         cycle     14701.50
    Total L2 Elapsed Cycles          cycle       721332
    Average SM Active Cycles         cycle     11580.05
    Total SM Elapsed Cycles          cycle      2849306
    Average SMSP Active Cycles       cycle     11114.22
    Total SMSP Elapsed Cycles        cycle     11397224
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.46%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.25% above the average, while the minimum instance value is 69.35% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.26%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.59% above the average, while the minimum instance value is 75.17% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.46%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.25% above the average, while the minimum instance value is 69.35% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        62132
    Memory Throughput                   %        85.59
    DRAM Throughput                     %        85.59
    Duration                      usecond        28.10
    L1/TEX Cache Throughput             %        10.26
    L2 Cache Throughput                 %        37.18
    SM Active Cycles                cycle     56227.30
    Compute (SM) Throughput             %         9.59
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        93.74
    Achieved Active Warps Per SM           warp        44.99
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3446784
    Average L1 Active Cycles         cycle     56227.30
    Total L1 Elapsed Cycles          cycle      8032734
    Average L2 Active Cycles         cycle     50627.08
    Total L2 Elapsed Cycles          cycle      1983312
    Average SM Active Cycles         cycle     56227.30
    Total SM Elapsed Cycles          cycle      8032734
    Average SMSP Active Cycles       cycle     56509.27
    Total SMSP Elapsed Cycles        cycle     32130936
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.481%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.09% above the average, while the minimum instance value is 8.45% below the average.       

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        23079
    Memory Throughput                   %        45.72
    DRAM Throughput                     %        45.72
    Duration                      usecond        10.56
    L1/TEX Cache Throughput             %        35.08
    L2 Cache Throughput                 %        19.92
    SM Active Cycles                cycle     11402.70
    Compute (SM) Throughput             %        13.15
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.36
    Achieved Active Warps Per SM           warp        12.17
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.28%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1295360
    Average L1 Active Cycles         cycle     11402.70
    Total L1 Elapsed Cycles          cycle      2844456
    Average L2 Active Cycles         cycle     14380.97
    Total L2 Elapsed Cycles          cycle       738396
    Average SM Active Cycles         cycle     11402.70
    Total SM Elapsed Cycles          cycle      2844456
    Average SMSP Active Cycles       cycle     10987.10
    Total SMSP Elapsed Cycles        cycle     11377824
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.44%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.74% above the average, while the minimum instance value is 70.61% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.4%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.29% above the average, while the minimum instance value is 75.13% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.44%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.74% above the average, while the minimum instance value is 70.61% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22775
    Memory Throughput                   %        47.06
    DRAM Throughput                     %        47.06
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.76
    L2 Cache Throughput                 %        20.24
    SM Active Cycles                cycle     11516.39
    Compute (SM) Throughput             %        13.07
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.34
    Achieved Active Warps Per SM           warp        12.16
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.32%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1258496
    Average L1 Active Cycles         cycle     11516.39
    Total L1 Elapsed Cycles          cycle      2860390
    Average L2 Active Cycles         cycle        14531
    Total L2 Elapsed Cycles          cycle       726552
    Average SM Active Cycles         cycle     11516.39
    Total SM Elapsed Cycles          cycle      2860390
    Average SMSP Active Cycles       cycle     10995.17
    Total SMSP Elapsed Cycles        cycle     11441560
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.97%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.63% above the average, while the minimum instance value is 70.51% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.4%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.49% above the average, while the minimum instance value is 76.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.97%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.63% above the average, while the minimum instance value is 70.51% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22406
    Memory Throughput                   %        46.76
    DRAM Throughput                     %        46.76
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        35.51
    L2 Cache Throughput                 %        20.51
    SM Active Cycles                cycle     11276.32
    Compute (SM) Throughput             %        13.10
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.09
    Achieved Active Warps Per SM           warp        12.52
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.83%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1266688
    Average L1 Active Cycles         cycle     11276.32
    Total L1 Elapsed Cycles          cycle      2853574
    Average L2 Active Cycles         cycle     14522.14
    Total L2 Elapsed Cycles          cycle       717192
    Average SM Active Cycles         cycle     11276.32
    Total SM Elapsed Cycles          cycle      2853574
    Average SMSP Active Cycles       cycle     11039.80
    Total SMSP Elapsed Cycles        cycle     11414296
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.59%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.68% above the average, while the minimum instance value is 70.97% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.02%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.48% above the average, while the minimum instance value is 76.50% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.59%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.68% above the average, while the minimum instance value is 70.97% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.11
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle         9696
    Memory Throughput                   %         5.70
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.42
    L1/TEX Cache Throughput             %        14.17
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3783.59
    Compute (SM) Throughput             %         8.09
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.76
    Achieved Active Warps Per SM           warp        11.88
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.49%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       535552
    Average L1 Active Cycles         cycle      3783.59
    Total L1 Elapsed Cycles          cycle      1204298
    Average L2 Active Cycles         cycle        83.47
    Total L2 Elapsed Cycles          cycle       308232
    Average SM Active Cycles         cycle      3783.59
    Total SM Elapsed Cycles          cycle      1204298
    Average SMSP Active Cycles       cycle      3206.26
    Total SMSP Elapsed Cycles        cycle      4817192
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.414%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.41% above the average, while the minimum instance value is 28.77% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.493%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 21.99% above the average, while the minimum instance value is 30.48% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.414%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.41% above the average, while the minimum instance value is 28.77% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        22743
    Memory Throughput                   %        46.53
    DRAM Throughput                     %        46.53
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.79
    L2 Cache Throughput                 %        20.24
    SM Active Cycles                cycle        11494
    Compute (SM) Throughput             %        12.86
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.40
    Achieved Active Warps Per SM           warp        12.19
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.2%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1272832
    Average L1 Active Cycles         cycle        11494
    Total L1 Elapsed Cycles          cycle      2908754
    Average L2 Active Cycles         cycle     14431.58
    Total L2 Elapsed Cycles          cycle       726516
    Average SM Active Cycles         cycle        11494
    Total SM Elapsed Cycles          cycle      2908754
    Average SMSP Active Cycles       cycle     10903.72
    Total SMSP Elapsed Cycles        cycle     11635016
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.45%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.40% above the average, while the minimum instance value is 71.67% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.34%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.47% above the average, while the minimum instance value is 74.49% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.45%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.40% above the average, while the minimum instance value is 71.67% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62604
    Memory Throughput                   %        85.44
    DRAM Throughput                     %        85.44
    Duration                      usecond        28.16
    L1/TEX Cache Throughput             %        10.17
    L2 Cache Throughput                 %        36.89
    SM Active Cycles                cycle     56710.30
    Compute (SM) Throughput             %         9.67
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        93.31
    Achieved Active Warps Per SM           warp        44.79
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3452928
    Average L1 Active Cycles         cycle     56710.30
    Total L1 Elapsed Cycles          cycle      7966278
    Average L2 Active Cycles         cycle     50326.53
    Total L2 Elapsed Cycles          cycle      1998504
    Average SM Active Cycles         cycle     56710.30
    Total SM Elapsed Cycles          cycle      7966278
    Average SMSP Active Cycles       cycle     56270.96
    Total SMSP Elapsed Cycles        cycle     31865112
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22623
    Memory Throughput                   %        46.36
    DRAM Throughput                     %        46.36
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        35.01
    L2 Cache Throughput                 %        20.33
    SM Active Cycles                cycle     11432.12
    Compute (SM) Throughput             %        13.02
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.86
    Achieved Active Warps Per SM           warp        12.41
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.29%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11432.12
    Total L1 Elapsed Cycles          cycle      2871576
    Average L2 Active Cycles         cycle     14716.28
    Total L2 Elapsed Cycles          cycle       723600
    Average SM Active Cycles         cycle     11432.12
    Total SM Elapsed Cycles          cycle      2871576
    Average SMSP Active Cycles       cycle     11144.44
    Total SMSP Elapsed Cycles        cycle     11486304
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.84%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.87% above the average, while the minimum instance value is 70.51% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.57%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.43% above the average, while the minimum instance value is 75.55% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.84%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.87% above the average, while the minimum instance value is 70.51% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22348
    Memory Throughput                   %        46.87
    DRAM Throughput                     %        46.87
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        35.39
    L2 Cache Throughput                 %        20.57
    SM Active Cycles                cycle     11303.69
    Compute (SM) Throughput             %        12.90
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.82
    Achieved Active Warps Per SM           warp        12.87
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 46.36%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1263616
    Average L1 Active Cycles         cycle     11303.69
    Total L1 Elapsed Cycles          cycle      2900216
    Average L2 Active Cycles         cycle     14681.61
    Total L2 Elapsed Cycles          cycle       715032
    Average SM Active Cycles         cycle     11303.69
    Total SM Elapsed Cycles          cycle      2900216
    Average SMSP Active Cycles       cycle     11157.69
    Total SMSP Elapsed Cycles        cycle     11600864
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.02%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.14% above the average, while the minimum instance value is 70.66% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.65%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.97% above the average, while the minimum instance value is 77.02% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.02%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.14% above the average, while the minimum instance value is 70.66% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9692
    Memory Throughput                   %         5.67
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.00
    L2 Cache Throughput                 %         1.89
    SM Active Cycles                cycle      3829.88
    Compute (SM) Throughput             %         8.08
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.77
    Achieved Active Warps Per SM           warp        11.89
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.46%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3829.88
    Total L1 Elapsed Cycles          cycle      1209784
    Average L2 Active Cycles         cycle        86.47
    Total L2 Elapsed Cycles          cycle       308952
    Average SM Active Cycles         cycle      3829.88
    Total SM Elapsed Cycles          cycle      1209784
    Average SMSP Active Cycles       cycle      3225.43
    Total SMSP Elapsed Cycles        cycle      4839136
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.729%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 24.01% above the average, while the minimum instance value is 28.80% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.987%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.40% above the average, while the minimum instance value is 31.76% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.729%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 24.01% above the average, while the minimum instance value is 28.80% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        23059
    Memory Throughput                   %        46.28
    DRAM Throughput                     %        46.28
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        34.38
    L2 Cache Throughput                 %        20.01
    SM Active Cycles                cycle     11624.56
    Compute (SM) Throughput             %        13.02
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.16
    Achieved Active Warps Per SM           warp        12.08
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.68%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1280000
    Average L1 Active Cycles         cycle     11624.56
    Total L1 Elapsed Cycles          cycle      2872732
    Average L2 Active Cycles         cycle     14449.19
    Total L2 Elapsed Cycles          cycle       735228
    Average SM Active Cycles         cycle     11624.56
    Total SM Elapsed Cycles          cycle      2872732
    Average SMSP Active Cycles       cycle     11013.73
    Total SMSP Elapsed Cycles        cycle     11490928
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.91%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.30% above the average, while the minimum instance value is 70.55% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.01%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.85% above the average, while the minimum instance value is 74.54% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.91%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.30% above the average, while the minimum instance value is 70.55% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22796
    Memory Throughput                   %        45.98
    DRAM Throughput                     %        45.98
    Duration                      usecond        10.53
    L1/TEX Cache Throughput             %        35.38
    L2 Cache Throughput                 %        20.15
    SM Active Cycles                cycle     11311.20
    Compute (SM) Throughput             %        12.57
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.35
    Achieved Active Warps Per SM           warp        12.65
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.29%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1288192
    Average L1 Active Cycles         cycle     11311.20
    Total L1 Elapsed Cycles          cycle      2976358
    Average L2 Active Cycles         cycle     14477.58
    Total L2 Elapsed Cycles          cycle       729972
    Average SM Active Cycles         cycle     11311.20
    Total SM Elapsed Cycles          cycle      2976358
    Average SMSP Active Cycles       cycle     11047.71
    Total SMSP Elapsed Cycles        cycle     11905432
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 20.95%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.07% above the average, while the minimum instance value is 70.94% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.86%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.90% above the average, while the minimum instance value is 74.76% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.95%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.07% above the average, while the minimum instance value is 70.94% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        62281
    Memory Throughput                   %        84.71
    DRAM Throughput                     %        84.71
    Duration                      usecond        28.38
    L1/TEX Cache Throughput             %        10.31
    L2 Cache Throughput                 %        37.09
    SM Active Cycles                cycle     55924.76
    Compute (SM) Throughput             %         9.58
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.79
    Achieved Active Warps Per SM           warp        45.50
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3482624
    Average L1 Active Cycles         cycle     55924.76
    Total L1 Elapsed Cycles          cycle      8040660
    Average L2 Active Cycles         cycle     50350.11
    Total L2 Elapsed Cycles          cycle      1987848
    Average SM Active Cycles         cycle     55924.76
    Total SM Elapsed Cycles          cycle      8040660
    Average SMSP Active Cycles       cycle     56407.26
    Total SMSP Elapsed Cycles        cycle     32162640
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        22639
    Memory Throughput                   %        47.10
    DRAM Throughput                     %        47.10
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.99
    L2 Cache Throughput                 %        20.36
    SM Active Cycles                cycle     11414.13
    Compute (SM) Throughput             %        13.15
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.48
    Achieved Active Warps Per SM           warp        12.23
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.03%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1257472
    Average L1 Active Cycles         cycle     11414.13
    Total L1 Elapsed Cycles          cycle      2844000
    Average L2 Active Cycles         cycle     14389.56
    Total L2 Elapsed Cycles          cycle       722232
    Average SM Active Cycles         cycle     11414.13
    Total SM Elapsed Cycles          cycle      2844000
    Average SMSP Active Cycles       cycle     10904.24
    Total SMSP Elapsed Cycles        cycle     11376000
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.53%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.91% above the average, while the minimum instance value is 71.95% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.58%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.96% above the average, while the minimum instance value is 74.88% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.53%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.91% above the average, while the minimum instance value is 71.95% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        22899
    Memory Throughput                   %        46.12
    DRAM Throughput                     %        46.12
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        34.91
    L2 Cache Throughput                 %        20.09
    SM Active Cycles                cycle     11468.83
    Compute (SM) Throughput             %        13.15
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.10
    Achieved Active Warps Per SM           warp        12.05
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.8%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1284096
    Average L1 Active Cycles         cycle     11468.83
    Total L1 Elapsed Cycles          cycle      2844622
    Average L2 Active Cycles         cycle     14301.86
    Total L2 Elapsed Cycles          cycle       732204
    Average SM Active Cycles         cycle     11468.83
    Total SM Elapsed Cycles          cycle      2844622
    Average SMSP Active Cycles       cycle     10864.94
    Total SMSP Elapsed Cycles        cycle     11378488
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.28%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.17% above the average, while the minimum instance value is 72.32% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.18%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.33% above the average, while the minimum instance value is 76.19% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.28%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.17% above the average, while the minimum instance value is 72.32% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.14
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9656
    Memory Throughput                   %         5.69
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        13.96
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3839.69
    Compute (SM) Throughput             %         8.09
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.48
    Achieved Active Warps Per SM           warp        11.75
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 51.04%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       533504
    Average L1 Active Cycles         cycle      3839.69
    Total L1 Elapsed Cycles          cycle      1204948
    Average L2 Active Cycles         cycle       150.83
    Total L2 Elapsed Cycles          cycle       307836
    Average SM Active Cycles         cycle      3839.69
    Total SM Elapsed Cycles          cycle      1204948
    Average SMSP Active Cycles       cycle      3259.34
    Total SMSP Elapsed Cycles        cycle      4819792
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.44%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.14% above the average, while the minimum instance value is 28.35% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.158%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.56% above the average, while the minimum instance value is 30.81% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.44%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.14% above the average, while the minimum instance value is 28.35% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22737
    Memory Throughput                   %        45.95
    DRAM Throughput                     %        45.95
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        35.51
    L2 Cache Throughput                 %        20.19
    SM Active Cycles                cycle     11268.97
    Compute (SM) Throughput             %        12.85
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.99
    Achieved Active Warps Per SM           warp        12.47
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.02%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1289216
    Average L1 Active Cycles         cycle     11268.97
    Total L1 Elapsed Cycles          cycle      2910928
    Average L2 Active Cycles         cycle     14464.33
    Total L2 Elapsed Cycles          cycle       728460
    Average SM Active Cycles         cycle     11268.97
    Total SM Elapsed Cycles          cycle      2910928
    Average SMSP Active Cycles       cycle     11102.18
    Total SMSP Elapsed Cycles        cycle     11643712
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.54%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.47% above the average, while the minimum instance value is 70.72% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.43%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.89% above the average, while the minimum instance value is 76.33% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.54%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.47% above the average, while the minimum instance value is 70.72% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22431
    Memory Throughput                   %        46.65
    DRAM Throughput                     %        46.65
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.26
    L2 Cache Throughput                 %        20.48
    SM Active Cycles                cycle     11332.08
    Compute (SM) Throughput             %        13.04
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.76
    Achieved Active Warps Per SM           warp        12.37
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.47%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11332.08
    Total L1 Elapsed Cycles          cycle      2868926
    Average L2 Active Cycles         cycle     14363.58
    Total L2 Elapsed Cycles          cycle       718308
    Average SM Active Cycles         cycle     11332.08
    Total SM Elapsed Cycles          cycle      2868926
    Average SMSP Active Cycles       cycle     11035.27
    Total SMSP Elapsed Cycles        cycle     11475704
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.54%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.60% above the average, while the minimum instance value is 70.90% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.61%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.89% above the average, while the minimum instance value is 75.61% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.54%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.60% above the average, while the minimum instance value is 70.90% below the      
          average.                                                                                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.097%                                                                                          
          One or more L2 Slices have a much higher number of active cycles than the average number of active cycles.    
          Maximum instance value is 7.08% above the average, while the minimum instance value is 3.43% below the        
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62868
    Memory Throughput                   %        85.06
    DRAM Throughput                     %        85.06
    Duration                      usecond        28.29
    L1/TEX Cache Throughput             %        10.09
    L2 Cache Throughput                 %        36.75
    SM Active Cycles                cycle     57161.52
    Compute (SM) Throughput             %         9.54
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.54
    Achieved Active Warps Per SM           warp        45.38
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3468288
    Average L1 Active Cycles         cycle     57161.52
    Total L1 Elapsed Cycles          cycle      8068864
    Average L2 Active Cycles         cycle     50359.08
    Total L2 Elapsed Cycles          cycle      2006280
    Average SM Active Cycles         cycle     57161.52
    Total SM Elapsed Cycles          cycle      8068864
    Average SMSP Active Cycles       cycle     56494.07
    Total SMSP Elapsed Cycles        cycle     32275456
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22846
    Memory Throughput                   %        46.88
    DRAM Throughput                     %        46.88
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.68
    L2 Cache Throughput                 %        20.18
    SM Active Cycles                cycle     11531.90
    Compute (SM) Throughput             %        13.09
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.50
    Achieved Active Warps Per SM           warp        12.24
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49%                                                                                       
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1263616
    Average L1 Active Cycles         cycle     11531.90
    Total L1 Elapsed Cycles          cycle      2856542
    Average L2 Active Cycles         cycle     14498.50
    Total L2 Elapsed Cycles          cycle       728820
    Average SM Active Cycles         cycle     11531.90
    Total SM Elapsed Cycles          cycle      2856542
    Average SMSP Active Cycles       cycle     10996.65
    Total SMSP Elapsed Cycles        cycle     11426168
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.14%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.85% above the average, while the minimum instance value is 71.64% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.67%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.98% above the average, while the minimum instance value is 75.33% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.14%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.85% above the average, while the minimum instance value is 71.64% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.09
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle         9665
    Memory Throughput                   %         5.67
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.42
    L1/TEX Cache Throughput             %        14.05
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3815.69
    Compute (SM) Throughput             %         8.06
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.85
    Achieved Active Warps Per SM           warp        11.93
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.3%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3815.69
    Total L1 Elapsed Cycles          cycle      1209192
    Average L2 Active Cycles         cycle        86.28
    Total L2 Elapsed Cycles          cycle       307728
    Average SM Active Cycles         cycle      3815.69
    Total SM Elapsed Cycles          cycle      1209192
    Average SMSP Active Cycles       cycle      3250.99
    Total SMSP Elapsed Cycles        cycle      4836768
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.796%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 21.78% above the average, while the minimum instance value is 28.30% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.304%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.13% above the average, while the minimum instance value is 32.42% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.796%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 21.78% above the average, while the minimum instance value is 28.30% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22432
    Memory Throughput                   %        46.67
    DRAM Throughput                     %        46.67
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.32
    L2 Cache Throughput                 %        20.47
    SM Active Cycles                cycle     11328.96
    Compute (SM) Throughput             %        12.94
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.19
    Achieved Active Warps Per SM           warp        12.57
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.61%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49378.67
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11328.96
    Total L1 Elapsed Cycles          cycle      2890862
    Average L2 Active Cycles         cycle     14625.14
    Total L2 Elapsed Cycles          cycle       718488
    Average SM Active Cycles         cycle     11328.96
    Total SM Elapsed Cycles          cycle      2890862
    Average SMSP Active Cycles       cycle     11137.57
    Total SMSP Elapsed Cycles        cycle     11563448
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.14%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.14% above the average, while the minimum instance value is 70.16% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.51%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.62% above the average, while the minimum instance value is 75.14% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.14%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.14% above the average, while the minimum instance value is 70.16% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        22611
    Memory Throughput                   %        46.64
    DRAM Throughput                     %        46.64
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.99
    L2 Cache Throughput                 %        20.37
    SM Active Cycles                cycle     11432.77
    Compute (SM) Throughput             %        12.80
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.57
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.86%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11432.77
    Total L1 Elapsed Cycles          cycle      2921574
    Average L2 Active Cycles         cycle     14296.11
    Total L2 Elapsed Cycles          cycle       722232
    Average SM Active Cycles         cycle     11432.77
    Total SM Elapsed Cycles          cycle      2921574
    Average SMSP Active Cycles       cycle     10906.21
    Total SMSP Elapsed Cycles        cycle     11686296
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.32%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.56% above the average, while the minimum instance value is 71.26% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.42%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.83% above the average, while the minimum instance value is 75.31% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.32%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.56% above the average, while the minimum instance value is 71.26% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22707
    Memory Throughput                   %        46.95
    DRAM Throughput                     %        46.95
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        35.00
    L2 Cache Throughput                 %        20.30
    SM Active Cycles                cycle     11428.09
    Compute (SM) Throughput             %        13.15
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.66
    Achieved Active Warps Per SM           warp        12.32
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.68%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1261568
    Average L1 Active Cycles         cycle     11428.09
    Total L1 Elapsed Cycles          cycle      2843754
    Average L2 Active Cycles         cycle     14527.44
    Total L2 Elapsed Cycles          cycle       724536
    Average SM Active Cycles         cycle     11428.09
    Total SM Elapsed Cycles          cycle      2843754
    Average SMSP Active Cycles       cycle     11044.76
    Total SMSP Elapsed Cycles        cycle     11375016
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.82%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.41% above the average, while the minimum instance value is 71.41% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.67%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.59% above the average, while the minimum instance value is 75.66% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.82%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.41% above the average, while the minimum instance value is 71.41% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        62283
    Memory Throughput                   %        84.81
    DRAM Throughput                     %        84.81
    Duration                      usecond        28.35
    L1/TEX Cache Throughput             %        10.26
    L2 Cache Throughput                 %        37.09
    SM Active Cycles                cycle     56225.70
    Compute (SM) Throughput             %         9.57
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        96.68
    Achieved Active Warps Per SM           warp        46.41
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245857.33
    Total DRAM Elapsed Cycles        cycle      3478528
    Average L1 Active Cycles         cycle     56225.70
    Total L1 Elapsed Cycles          cycle      8042762
    Average L2 Active Cycles         cycle     50732.53
    Total L2 Elapsed Cycles          cycle      1987992
    Average SM Active Cycles         cycle     56225.70
    Total SM Elapsed Cycles          cycle      8042762
    Average SMSP Active Cycles       cycle     56990.21
    Total SMSP Elapsed Cycles        cycle     32171048
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22641
    Memory Throughput                   %        46.27
    DRAM Throughput                     %        46.27
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        35.28
    L2 Cache Throughput                 %        20.44
    SM Active Cycles                cycle     11352.45
    Compute (SM) Throughput             %        12.73
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.79
    Achieved Active Warps Per SM           warp        12.86
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 46.42%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1280000
    Average L1 Active Cycles         cycle     11352.45
    Total L1 Elapsed Cycles          cycle      2940452
    Average L2 Active Cycles         cycle     14455.42
    Total L2 Elapsed Cycles          cycle       724356
    Average SM Active Cycles         cycle     11352.45
    Total SM Elapsed Cycles          cycle      2940452
    Average SMSP Active Cycles       cycle     11033.94
    Total SMSP Elapsed Cycles        cycle     11761808
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 20.98%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.46% above the average, while the minimum instance value is 70.78% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.4%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.56% above the average, while the minimum instance value is 76.37% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.98%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.46% above the average, while the minimum instance value is 70.78% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.14
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9631
    Memory Throughput                   %         5.76
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.35
    L1/TEX Cache Throughput             %        14.03
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3820.51
    Compute (SM) Throughput             %         8.20
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.77
    Achieved Active Warps Per SM           warp        11.89
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.45%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       330.67
    Total DRAM Elapsed Cycles        cycle       529408
    Average L1 Active Cycles         cycle      3820.51
    Total L1 Elapsed Cycles          cycle      1190792
    Average L2 Active Cycles         cycle        87.14
    Total L2 Elapsed Cycles          cycle       306936
    Average SM Active Cycles         cycle      3820.51
    Total SM Elapsed Cycles          cycle      1190792
    Average SMSP Active Cycles       cycle      3259.39
    Total SMSP Elapsed Cycles        cycle      4763168
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.313%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.68% above the average, while the minimum instance value is 28.36% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.292%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.67% above the average, while the minimum instance value is 30.72% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.313%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.68% above the average, while the minimum instance value is 28.36% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.15
    SM Frequency            cycle/nsecond         2.16
    Elapsed Cycles                  cycle        22434
    Memory Throughput                   %        47.18
    DRAM Throughput                     %        47.18
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        35.32
    L2 Cache Throughput                 %        20.52
    SM Active Cycles                cycle     11314.34
    Compute (SM) Throughput             %        12.92
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.78
    Achieved Active Warps Per SM           warp        12.37
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.44%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1255424
    Average L1 Active Cycles         cycle     11314.34
    Total L1 Elapsed Cycles          cycle      2895398
    Average L2 Active Cycles         cycle     14404.19
    Total L2 Elapsed Cycles          cycle       716904
    Average SM Active Cycles         cycle     11314.34
    Total SM Elapsed Cycles          cycle      2895398
    Average SMSP Active Cycles       cycle     10988.18
    Total SMSP Elapsed Cycles        cycle     11581592
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.17%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.32% above the average, while the minimum instance value is 71.13% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.22%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.68% above the average, while the minimum instance value is 74.24% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.17%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.32% above the average, while the minimum instance value is 71.13% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22547
    Memory Throughput                   %        47.53
    DRAM Throughput                     %        47.53
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        35.11
    L2 Cache Throughput                 %        20.46
    SM Active Cycles                cycle     11386.20
    Compute (SM) Throughput             %        13.16
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.74
    Achieved Active Warps Per SM           warp        12.36
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.51%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1246208
    Average L1 Active Cycles         cycle     11386.20
    Total L1 Elapsed Cycles          cycle      2842776
    Average L2 Active Cycles         cycle     14464.11
    Total L2 Elapsed Cycles          cycle       719028
    Average SM Active Cycles         cycle     11386.20
    Total SM Elapsed Cycles          cycle      2842776
    Average SMSP Active Cycles       cycle     11074.38
    Total SMSP Elapsed Cycles        cycle     11371104
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.77%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.46% above the average, while the minimum instance value is 71.13% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.99%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.11% above the average, while the minimum instance value is 76.13% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.77%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.46% above the average, while the minimum instance value is 71.13% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22174
    Memory Throughput                   %        47.18
    DRAM Throughput                     %        47.18
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        35.40
    L2 Cache Throughput                 %        20.70
    SM Active Cycles                cycle     11285.59
    Compute (SM) Throughput             %        12.65
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.01
    Achieved Active Warps Per SM           warp        12.48
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.98%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1255424
    Average L1 Active Cycles         cycle     11285.59
    Total L1 Elapsed Cycles          cycle      2956036
    Average L2 Active Cycles         cycle     14395.50
    Total L2 Elapsed Cycles          cycle       710496
    Average SM Active Cycles         cycle     11285.59
    Total SM Elapsed Cycles          cycle      2956036
    Average SMSP Active Cycles       cycle     11051.15
    Total SMSP Elapsed Cycles        cycle     11824144
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 20.33%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.61% above the average, while the minimum instance value is 70.69% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.02%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.93% above the average, while the minimum instance value is 74.97% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.33%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.61% above the average, while the minimum instance value is 70.69% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        61909
    Memory Throughput                   %        85.26
    DRAM Throughput                     %        85.26
    Duration                      usecond        28.22
    L1/TEX Cache Throughput             %        10.26
    L2 Cache Throughput                 %        37.23
    SM Active Cycles                cycle     56191.13
    Compute (SM) Throughput             %         9.55
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        96.54
    Achieved Active Warps Per SM           warp        46.34
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245845.33
    Total DRAM Elapsed Cycles        cycle      3460096
    Average L1 Active Cycles         cycle     56191.13
    Total L1 Elapsed Cycles          cycle      8063436
    Average L2 Active Cycles         cycle     50565.61
    Total L2 Elapsed Cycles          cycle      1980324
    Average SM Active Cycles         cycle     56191.13
    Total SM Elapsed Cycles          cycle      8063436
    Average SMSP Active Cycles       cycle     57100.17
    Total SMSP Elapsed Cycles        cycle     32253744
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.215%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Maximum instance value is 5.75% above the average, while the minimum instance value is 3.06% below the        
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.14
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9610
    Memory Throughput                   %         5.78
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.35
    L1/TEX Cache Throughput             %        14.20
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3773.60
    Compute (SM) Throughput             %         8.21
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.13
    Achieved Active Warps Per SM           warp        12.06
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.75%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       529408
    Average L1 Active Cycles         cycle      3773.60
    Total L1 Elapsed Cycles          cycle      1187806
    Average L2 Active Cycles         cycle        88.28
    Total L2 Elapsed Cycles          cycle       306360
    Average SM Active Cycles         cycle      3773.60
    Total SM Elapsed Cycles          cycle      1187806
    Average SMSP Active Cycles       cycle      3226.57
    Total SMSP Elapsed Cycles        cycle      4751224
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.992%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.11% above the average, while the minimum instance value is 28.40% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.54%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.56% above the average, while the minimum instance value is 30.24% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.992%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.11% above the average, while the minimum instance value is 28.40% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        23061
    Memory Throughput                   %        46.16
    DRAM Throughput                     %        46.16
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        34.86
    L2 Cache Throughput                 %        19.97
    SM Active Cycles                cycle     11475.34
    Compute (SM) Throughput             %        12.97
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.97
    Achieved Active Warps Per SM           warp        12.46
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.07%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1283072
    Average L1 Active Cycles         cycle     11475.34
    Total L1 Elapsed Cycles          cycle      2885954
    Average L2 Active Cycles         cycle     14359.53
    Total L2 Elapsed Cycles          cycle       736416
    Average SM Active Cycles         cycle     11475.34
    Total SM Elapsed Cycles          cycle      2885954
    Average SMSP Active Cycles       cycle     10936.70
    Total SMSP Elapsed Cycles        cycle     11543816
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.01%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.24% above the average, while the minimum instance value is 70.98% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.68%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.70% above the average, while the minimum instance value is 75.00% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.01%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.24% above the average, while the minimum instance value is 70.98% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22411
    Memory Throughput                   %        46.68
    DRAM Throughput                     %        46.68
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.24
    L2 Cache Throughput                 %        20.48
    SM Active Cycles                cycle     11343.24
    Compute (SM) Throughput             %        12.91
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.94
    Achieved Active Warps Per SM           warp        12.45
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.13%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1268736
    Average L1 Active Cycles         cycle     11343.24
    Total L1 Elapsed Cycles          cycle      2897698
    Average L2 Active Cycles         cycle     14592.11
    Total L2 Elapsed Cycles          cycle       718380
    Average SM Active Cycles         cycle     11343.24
    Total SM Elapsed Cycles          cycle      2897698
    Average SMSP Active Cycles       cycle     11066.26
    Total SMSP Elapsed Cycles        cycle     11590792
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.03%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.97% above the average, while the minimum instance value is 70.72% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.38%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.75% above the average, while the minimum instance value is 75.93% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.03%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.97% above the average, while the minimum instance value is 70.72% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22422
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        35.77
    L2 Cache Throughput                 %        20.50
    SM Active Cycles                cycle     11185.15
    Compute (SM) Throughput             %        13.14
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.13
    Achieved Active Warps Per SM           warp        12.54
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.75%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11185.15
    Total L1 Elapsed Cycles          cycle      2845724
    Average L2 Active Cycles         cycle     14611.17
    Total L2 Elapsed Cycles          cycle       717408
    Average SM Active Cycles         cycle     11185.15
    Total SM Elapsed Cycles          cycle      2845724
    Average SMSP Active Cycles       cycle     11083.82
    Total SMSP Elapsed Cycles        cycle     11382896
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.66%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.05% above the average, while the minimum instance value is 70.83% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.96%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.06% above the average, while the minimum instance value is 74.86% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.66%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.05% above the average, while the minimum instance value is 70.83% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23250
    Memory Throughput                   %        45.98
    DRAM Throughput                     %        45.98
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        34.64
    L2 Cache Throughput                 %        19.81
    SM Active Cycles                cycle     11547.65
    Compute (SM) Throughput             %        13.10
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.23
    Achieved Active Warps Per SM           warp        12.11
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.54%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1288192
    Average L1 Active Cycles         cycle     11547.65
    Total L1 Elapsed Cycles          cycle      2855052
    Average L2 Active Cycles         cycle     14425.25
    Total L2 Elapsed Cycles          cycle       742320
    Average SM Active Cycles         cycle     11547.65
    Total SM Elapsed Cycles          cycle      2855052
    Average SMSP Active Cycles       cycle     11077.60
    Total SMSP Elapsed Cycles        cycle     11420208
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.51%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.49% above the average, while the minimum instance value is 70.96% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.01%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.32% above the average, while the minimum instance value is 74.91% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.51%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.49% above the average, while the minimum instance value is 70.96% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62900
    Memory Throughput                   %        84.91
    DRAM Throughput                     %        84.91
    Duration                      usecond        28.29
    L1/TEX Cache Throughput             %        10.05
    L2 Cache Throughput                 %        36.73
    SM Active Cycles                cycle     57389.39
    Compute (SM) Throughput             %         9.56
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        96.02
    Achieved Active Warps Per SM           warp        46.09
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245856
    Total DRAM Elapsed Cycles        cycle      3474432
    Average L1 Active Cycles         cycle     57389.39
    Total L1 Elapsed Cycles          cycle      8052828
    Average L2 Active Cycles         cycle     50768.33
    Total L2 Elapsed Cycles          cycle      2007612
    Average SM Active Cycles         cycle     57389.39
    Total SM Elapsed Cycles          cycle      8052828
    Average SMSP Active Cycles       cycle     56883.98
    Total SMSP Elapsed Cycles        cycle     32211312
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9698
    Memory Throughput                   %         5.72
    DRAM Throughput                     %         0.74
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        13.90
    L2 Cache Throughput                 %         1.89
    SM Active Cycles                cycle      3855.14
    Compute (SM) Throughput             %         8.14
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.40
    Achieved Active Warps Per SM           warp        11.71
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 51.21%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       535552
    Average L1 Active Cycles         cycle      3855.14
    Total L1 Elapsed Cycles          cycle      1199058
    Average L2 Active Cycles         cycle        84.14
    Total L2 Elapsed Cycles          cycle       308880
    Average SM Active Cycles         cycle      3855.14
    Total SM Elapsed Cycles          cycle      1199058
    Average SMSP Active Cycles       cycle      3226.01
    Total SMSP Elapsed Cycles        cycle      4796232
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.238%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.45% above the average, while the minimum instance value is 28.23% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.124%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.59% above the average, while the minimum instance value is 31.59% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.238%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.45% above the average, while the minimum instance value is 28.23% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.14
    Elapsed Cycles                  cycle        22367
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.40
    L2 Cache Throughput                 %        20.53
    SM Active Cycles                cycle     11297.30
    Compute (SM) Throughput             %        12.86
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.92
    Achieved Active Warps Per SM           warp        12.44
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.15%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11297.30
    Total L1 Elapsed Cycles          cycle      2910034
    Average L2 Active Cycles         cycle     14400.31
    Total L2 Elapsed Cycles          cycle       716292
    Average SM Active Cycles         cycle     11297.30
    Total SM Elapsed Cycles          cycle      2910034
    Average SMSP Active Cycles       cycle     11026.50
    Total SMSP Elapsed Cycles        cycle     11640136
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21%                                                                                             
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.27% above the average, while the minimum instance value is 70.75% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.16%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.62% above the average, while the minimum instance value is 75.20% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21%                                                                                             
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.27% above the average, while the minimum instance value is 70.75% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.16
    Elapsed Cycles                  cycle        22519
    Memory Throughput                   %        46.57
    DRAM Throughput                     %        46.57
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.18
    L2 Cache Throughput                 %        20.39
    SM Active Cycles                cycle     11376.31
    Compute (SM) Throughput             %        12.91
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.39
    Achieved Active Warps Per SM           warp        12.19
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.21%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1271808
    Average L1 Active Cycles         cycle     11376.31
    Total L1 Elapsed Cycles          cycle      2897128
    Average L2 Active Cycles         cycle     14607.39
    Total L2 Elapsed Cycles          cycle       721368
    Average SM Active Cycles         cycle     11376.31
    Total SM Elapsed Cycles          cycle      2897128
    Average SMSP Active Cycles       cycle     11102.32
    Total SMSP Elapsed Cycles        cycle     11588512
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.41%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.60% above the average, while the minimum instance value is 71.25% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.9%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.65% above the average, while the minimum instance value is 74.59% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.41%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.60% above the average, while the minimum instance value is 71.25% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        22573
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.77
    L2 Cache Throughput                 %        20.38
    SM Active Cycles                cycle     11503.66
    Compute (SM) Throughput             %        12.85
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.46
    Achieved Active Warps Per SM           warp        12.22
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.09%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11503.66
    Total L1 Elapsed Cycles          cycle      2910266
    Average L2 Active Cycles         cycle     14355.89
    Total L2 Elapsed Cycles          cycle       721800
    Average SM Active Cycles         cycle     11503.66
    Total SM Elapsed Cycles          cycle      2910266
    Average SMSP Active Cycles       cycle     10950.94
    Total SMSP Elapsed Cycles        cycle     11641064
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.27%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.04% above the average, while the minimum instance value is 71.07% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.87%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.34% above the average, while the minimum instance value is 76.33% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.27%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.04% above the average, while the minimum instance value is 71.07% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        23216
    Memory Throughput                   %        45.91
    DRAM Throughput                     %        45.91
    Duration                      usecond        10.53
    L1/TEX Cache Throughput             %        34.49
    L2 Cache Throughput                 %        19.85
    SM Active Cycles                cycle     11596.90
    Compute (SM) Throughput             %        12.84
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.32
    Achieved Active Warps Per SM           warp        12.16
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.35%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1290240
    Average L1 Active Cycles         cycle     11596.90
    Total L1 Elapsed Cycles          cycle      2912804
    Average L2 Active Cycles         cycle     14534.17
    Total L2 Elapsed Cycles          cycle       740880
    Average SM Active Cycles         cycle     11596.90
    Total SM Elapsed Cycles          cycle      2912804
    Average SMSP Active Cycles       cycle     11046.00
    Total SMSP Elapsed Cycles        cycle     11651216
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.96%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.09% above the average, while the minimum instance value is 71.18% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.21%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.70% above the average, while the minimum instance value is 75.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.96%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.09% above the average, while the minimum instance value is 71.18% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        62185
    Memory Throughput                   %        84.99
    DRAM Throughput                     %        84.99
    Duration                      usecond        28.29
    L1/TEX Cache Throughput             %        10.22
    L2 Cache Throughput                 %        37.16
    SM Active Cycles                cycle     56412.20
    Compute (SM) Throughput             %         9.56
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        97.86
    Achieved Active Warps Per SM           warp        46.97
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245854.67
    Total DRAM Elapsed Cycles        cycle      3471360
    Average L1 Active Cycles         cycle     56412.20
    Total L1 Elapsed Cycles          cycle      8058958
    Average L2 Active Cycles         cycle     50760.06
    Total L2 Elapsed Cycles          cycle      1984176
    Average SM Active Cycles         cycle     56412.20
    Total SM Elapsed Cycles          cycle      8058958
    Average SMSP Active Cycles       cycle     57293.16
    Total SMSP Elapsed Cycles        cycle     32235832
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22585
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        35.47
    L2 Cache Throughput                 %        20.33
    SM Active Cycles                cycle     11280.42
    Compute (SM) Throughput             %        12.98
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.80
    Achieved Active Warps Per SM           warp        12.38
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.4%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11280.42
    Total L1 Elapsed Cycles          cycle      2881344
    Average L2 Active Cycles         cycle     14462.53
    Total L2 Elapsed Cycles          cycle       723672
    Average SM Active Cycles         cycle     11280.42
    Total SM Elapsed Cycles          cycle      2881344
    Average SMSP Active Cycles       cycle     10949.51
    Total SMSP Elapsed Cycles        cycle     11525376
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.45%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.81% above the average, while the minimum instance value is 70.61% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.71%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.63% above the average, while the minimum instance value is 75.52% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.45%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.81% above the average, while the minimum instance value is 70.61% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22657
    Memory Throughput                   %        46.95
    DRAM Throughput                     %        46.95
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.99
    L2 Cache Throughput                 %        20.32
    SM Active Cycles                cycle     11449.50
    Compute (SM) Throughput             %        12.85
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.70
    Achieved Active Warps Per SM           warp        12.34
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.6%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1261568
    Average L1 Active Cycles         cycle     11449.50
    Total L1 Elapsed Cycles          cycle      2909390
    Average L2 Active Cycles         cycle     14413.31
    Total L2 Elapsed Cycles          cycle       723852
    Average SM Active Cycles         cycle     11449.50
    Total SM Elapsed Cycles          cycle      2909390
    Average SMSP Active Cycles       cycle     10980.07
    Total SMSP Elapsed Cycles        cycle     11637560
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.29%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.26% above the average, while the minimum instance value is 72.67% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.32%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.14% above the average, while the minimum instance value is 75.17% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.29%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.26% above the average, while the minimum instance value is 72.67% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22468
    Memory Throughput                   %        47.61
    DRAM Throughput                     %        47.61
    Duration                      usecond        10.18
    L1/TEX Cache Throughput             %        34.79
    L2 Cache Throughput                 %        20.54
    SM Active Cycles                cycle     11492.88
    Compute (SM) Throughput             %        12.97
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.54
    Achieved Active Warps Per SM           warp        12.26
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.92%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1244160
    Average L1 Active Cycles         cycle     11492.88
    Total L1 Elapsed Cycles          cycle      2884020
    Average L2 Active Cycles         cycle     14396.03
    Total L2 Elapsed Cycles          cycle       716220
    Average SM Active Cycles         cycle     11492.88
    Total SM Elapsed Cycles          cycle      2884020
    Average SMSP Active Cycles       cycle     10967.82
    Total SMSP Elapsed Cycles        cycle     11536080
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.55%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.24% above the average, while the minimum instance value is 70.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.58%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.32% above the average, while the minimum instance value is 76.27% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.55%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.24% above the average, while the minimum instance value is 70.47% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22650
    Memory Throughput                   %        46.12
    DRAM Throughput                     %        46.12
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        35.28
    L2 Cache Throughput                 %        20.28
    SM Active Cycles                cycle     11344.87
    Compute (SM) Throughput             %        12.97
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.80
    Achieved Active Warps Per SM           warp        12.39
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.39%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1284096
    Average L1 Active Cycles         cycle     11344.87
    Total L1 Elapsed Cycles          cycle      2882636
    Average L2 Active Cycles         cycle     14494.50
    Total L2 Elapsed Cycles          cycle       725472
    Average SM Active Cycles         cycle     11344.87
    Total SM Elapsed Cycles          cycle      2882636
    Average SMSP Active Cycles       cycle     11074.67
    Total SMSP Elapsed Cycles        cycle     11530544
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.73%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.13% above the average, while the minimum instance value is 70.91% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.91%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.56% above the average, while the minimum instance value is 75.29% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.73%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.13% above the average, while the minimum instance value is 70.91% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22538
    Memory Throughput                   %        46.38
    DRAM Throughput                     %        46.38
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        35.26
    L2 Cache Throughput                 %        20.38
    SM Active Cycles                cycle     11347.76
    Compute (SM) Throughput             %        13.10
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.77
    Achieved Active Warps Per SM           warp        12.37
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.46%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49354.67
    Total DRAM Elapsed Cycles        cycle      1276928
    Average L1 Active Cycles         cycle     11347.76
    Total L1 Elapsed Cycles          cycle      2857576
    Average L2 Active Cycles         cycle     14462.67
    Total L2 Elapsed Cycles          cycle       721584
    Average SM Active Cycles         cycle     11347.76
    Total SM Elapsed Cycles          cycle      2857576
    Average SMSP Active Cycles       cycle     10991.35
    Total SMSP Elapsed Cycles        cycle     11430304
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.45%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.19% above the average, while the minimum instance value is 71.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.81%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.31% above the average, while the minimum instance value is 75.13% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.45%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.19% above the average, while the minimum instance value is 71.47% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        63199
    Memory Throughput                   %        83.34
    DRAM Throughput                     %        83.34
    Duration                      usecond        28.86
    L1/TEX Cache Throughput             %        10.39
    L2 Cache Throughput                 %        36.51
    SM Active Cycles                cycle     55539.85
    Compute (SM) Throughput             %         9.47
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.39
    Achieved Active Warps Per SM           warp        45.31
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3539968
    Average L1 Active Cycles         cycle     55539.85
    Total L1 Elapsed Cycles          cycle      8127840
    Average L2 Active Cycles         cycle     49775.61
    Total L2 Elapsed Cycles          cycle      2019348
    Average SM Active Cycles         cycle     55539.85
    Total SM Elapsed Cycles          cycle      8127840
    Average SMSP Active Cycles       cycle     55174.14
    Total SMSP Elapsed Cycles        cycle     32511360
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.646%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles. Maximum  
          instance value is 7.60% above the average, while the minimum instance value is 4.77% below the average.       
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.646%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Maximum instance value is 7.60% above the average, while the minimum instance value is 4.77% below the        
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22926
    Memory Throughput                   %        46.38
    DRAM Throughput                     %        46.38
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.71
    L2 Cache Throughput                 %        20.08
    SM Active Cycles                cycle     11529.10
    Compute (SM) Throughput             %        13.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.34
    Achieved Active Warps Per SM           warp        12.16
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.32%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1276928
    Average L1 Active Cycles         cycle     11529.10
    Total L1 Elapsed Cycles          cycle      2853594
    Average L2 Active Cycles         cycle     14425.75
    Total L2 Elapsed Cycles          cycle       732564
    Average SM Active Cycles         cycle     11529.10
    Total SM Elapsed Cycles          cycle      2853594
    Average SMSP Active Cycles       cycle     10942.87
    Total SMSP Elapsed Cycles        cycle     11414376
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.9%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.34% above the average, while the minimum instance value is 70.68% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.46%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.72% above the average, while the minimum instance value is 74.79% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.9%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.34% above the average, while the minimum instance value is 70.68% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.14
    Elapsed Cycles                  cycle        22375
    Memory Throughput                   %        46.73
    DRAM Throughput                     %        46.73
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.76
    L2 Cache Throughput                 %        20.53
    SM Active Cycles                cycle     11175.16
    Compute (SM) Throughput             %        12.92
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.09
    Achieved Active Warps Per SM           warp        12.52
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.82%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1267712
    Average L1 Active Cycles         cycle     11175.16
    Total L1 Elapsed Cycles          cycle      2894086
    Average L2 Active Cycles         cycle     14599.22
    Total L2 Elapsed Cycles          cycle       716688
    Average SM Active Cycles         cycle     11175.16
    Total SM Elapsed Cycles          cycle      2894086
    Average SMSP Active Cycles       cycle     11088.22
    Total SMSP Elapsed Cycles        cycle     11576344
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.31%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.12% above the average, while the minimum instance value is 71.35% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.27%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.40% above the average, while the minimum instance value is 75.58% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.31%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.12% above the average, while the minimum instance value is 71.35% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22028
    Memory Throughput                   %        47.33
    DRAM Throughput                     %        47.33
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        35.60
    L2 Cache Throughput                 %        20.81
    SM Active Cycles                cycle     11230.41
    Compute (SM) Throughput             %        12.92
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.36
    Achieved Active Warps Per SM           warp        12.65
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.28%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1251328
    Average L1 Active Cycles         cycle     11230.41
    Total L1 Elapsed Cycles          cycle      2895514
    Average L2 Active Cycles         cycle     14428.28
    Total L2 Elapsed Cycles          cycle       707040
    Average SM Active Cycles         cycle     11230.41
    Total SM Elapsed Cycles          cycle      2895514
    Average SMSP Active Cycles       cycle     11041.03
    Total SMSP Elapsed Cycles        cycle     11582056
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 20.66%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.62% above the average, while the minimum instance value is 70.51% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.34%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.72% above the average, while the minimum instance value is 74.69% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.66%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.62% above the average, while the minimum instance value is 70.51% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22740
    Memory Throughput                   %        45.91
    DRAM Throughput                     %        45.91
    Duration                      usecond        10.53
    L1/TEX Cache Throughput             %        35.34
    L2 Cache Throughput                 %        20.20
    SM Active Cycles                cycle     11328.37
    Compute (SM) Throughput             %        12.79
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.67
    Achieved Active Warps Per SM           warp        12.32
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.67%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1290240
    Average L1 Active Cycles         cycle     11328.37
    Total L1 Elapsed Cycles          cycle      2924200
    Average L2 Active Cycles         cycle     14341.78
    Total L2 Elapsed Cycles          cycle       728172
    Average SM Active Cycles         cycle     11328.37
    Total SM Elapsed Cycles          cycle      2924200
    Average SMSP Active Cycles       cycle     10838.58
    Total SMSP Elapsed Cycles        cycle     11696800
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.4%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.15% above the average, while the minimum instance value is 70.97% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.73%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.70% above the average, while the minimum instance value is 75.06% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.4%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.15% above the average, while the minimum instance value is 70.97% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23161
    Memory Throughput                   %        46.28
    DRAM Throughput                     %        46.28
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        34.41
    L2 Cache Throughput                 %        19.90
    SM Active Cycles                cycle     11625.13
    Compute (SM) Throughput             %        13.02
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.91
    Achieved Active Warps Per SM           warp        11.96
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.18%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49368
    Total DRAM Elapsed Cycles        cycle      1280000
    Average L1 Active Cycles         cycle     11625.13
    Total L1 Elapsed Cycles          cycle      2872302
    Average L2 Active Cycles         cycle     14384.75
    Total L2 Elapsed Cycles          cycle       739116
    Average SM Active Cycles         cycle     11625.13
    Total SM Elapsed Cycles          cycle      2872302
    Average SMSP Active Cycles       cycle     10964.81
    Total SMSP Elapsed Cycles        cycle     11489208
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.31%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.07% above the average, while the minimum instance value is 70.80% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.71%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.43% above the average, while the minimum instance value is 75.88% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.31%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.07% above the average, while the minimum instance value is 70.80% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        61804
    Memory Throughput                   %        85.09
    DRAM Throughput                     %        85.09
    Duration                      usecond        28.26
    L1/TEX Cache Throughput             %        10.32
    L2 Cache Throughput                 %        37.25
    SM Active Cycles                cycle     55879.69
    Compute (SM) Throughput             %         9.63
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        97.32
    Achieved Active Warps Per SM           warp        46.72
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245849.33
    Total DRAM Elapsed Cycles        cycle      3467264
    Average L1 Active Cycles         cycle     55879.69
    Total L1 Elapsed Cycles          cycle      7996158
    Average L2 Active Cycles         cycle     50417.83
    Total L2 Elapsed Cycles          cycle      1979244
    Average SM Active Cycles         cycle     55879.69
    Total SM Elapsed Cycles          cycle      7996158
    Average SMSP Active Cycles       cycle     56907.96
    Total SMSP Elapsed Cycles        cycle     31984632
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.022%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Maximum instance value is 5.51% above the average, while the minimum instance value is 3.72% below the        
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22396
    Memory Throughput                   %        46.68
    DRAM Throughput                     %        46.68
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.30
    L2 Cache Throughput                 %        20.51
    SM Active Cycles                cycle     11313.03
    Compute (SM) Throughput             %        13.20
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.57
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.86%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1268736
    Average L1 Active Cycles         cycle     11313.03
    Total L1 Elapsed Cycles          cycle      2832936
    Average L2 Active Cycles         cycle     14425.94
    Total L2 Elapsed Cycles          cycle       717120
    Average SM Active Cycles         cycle     11313.03
    Total SM Elapsed Cycles          cycle      2832936
    Average SMSP Active Cycles       cycle     10880.05
    Total SMSP Elapsed Cycles        cycle     11331744
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.79%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.62% above the average, while the minimum instance value is 70.64% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.61%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.95% above the average, while the minimum instance value is 75.11% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.79%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.62% above the average, while the minimum instance value is 70.64% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.17
    Elapsed Cycles                  cycle        22856
    Memory Throughput                   %        46.27
    DRAM Throughput                     %        46.27
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        35.26
    L2 Cache Throughput                 %        20.13
    SM Active Cycles                cycle     11339.32
    Compute (SM) Throughput             %        13.26
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.87
    Achieved Active Warps Per SM           warp        12.42
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.27%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1280000
    Average L1 Active Cycles         cycle     11339.32
    Total L1 Elapsed Cycles          cycle      2822216
    Average L2 Active Cycles         cycle     14522.11
    Total L2 Elapsed Cycles          cycle       730512
    Average SM Active Cycles         cycle     11339.32
    Total SM Elapsed Cycles          cycle      2822216
    Average SMSP Active Cycles       cycle     11029.69
    Total SMSP Elapsed Cycles        cycle     11288864
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.18%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.12% above the average, while the minimum instance value is 71.35% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.35%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.67% above the average, while the minimum instance value is 75.01% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.18%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.12% above the average, while the minimum instance value is 71.35% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22843
    Memory Throughput                   %        46.68
    DRAM Throughput                     %        46.68
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.28
    L2 Cache Throughput                 %        20.16
    SM Active Cycles                cycle     11322.19
    Compute (SM) Throughput             %        13.08
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.59
    Achieved Active Warps Per SM           warp        12.28
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.83%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1268736
    Average L1 Active Cycles         cycle     11322.19
    Total L1 Elapsed Cycles          cycle      2858234
    Average L2 Active Cycles         cycle     14371.11
    Total L2 Elapsed Cycles          cycle       729684
    Average SM Active Cycles         cycle     11322.19
    Total SM Elapsed Cycles          cycle      2858234
    Average SMSP Active Cycles       cycle     10997.23
    Total SMSP Elapsed Cycles        cycle     11432936
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.01%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.40% above the average, while the minimum instance value is 70.70% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.63%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.93% above the average, while the minimum instance value is 75.73% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.01%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.40% above the average, while the minimum instance value is 70.70% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22525
    Memory Throughput                   %        47.49
    DRAM Throughput                     %        47.49
    Duration                      usecond        10.18
    L1/TEX Cache Throughput             %        34.90
    L2 Cache Throughput                 %        20.46
    SM Active Cycles                cycle     11464.65
    Compute (SM) Throughput             %        13.02
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.42
    Achieved Active Warps Per SM           warp        12.20
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.16%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1247232
    Average L1 Active Cycles         cycle     11464.65
    Total L1 Elapsed Cycles          cycle      2872302
    Average L2 Active Cycles         cycle     14435.89
    Total L2 Elapsed Cycles          cycle       718776
    Average SM Active Cycles         cycle     11464.65
    Total SM Elapsed Cycles          cycle      2872302
    Average SMSP Active Cycles       cycle     10961.31
    Total SMSP Elapsed Cycles        cycle     11489208
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.59%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.25% above the average, while the minimum instance value is 70.40% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.9%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.83% above the average, while the minimum instance value is 75.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.59%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.25% above the average, while the minimum instance value is 70.40% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.10
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle         9634
    Memory Throughput                   %         5.72
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.08
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3807.62
    Compute (SM) Throughput             %         8.12
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.61
    Achieved Active Warps Per SM           warp        11.81
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.77%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       531456
    Average L1 Active Cycles         cycle      3807.62
    Total L1 Elapsed Cycles          cycle      1199650
    Average L2 Active Cycles         cycle        81.92
    Total L2 Elapsed Cycles          cycle       306828
    Average SM Active Cycles         cycle      3807.62
    Total SM Elapsed Cycles          cycle      1199650
    Average SMSP Active Cycles       cycle      3234.31
    Total SMSP Elapsed Cycles        cycle      4798600
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.217%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.69% above the average, while the minimum instance value is 28.20% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.954%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.05% above the average, while the minimum instance value is 31.27% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.217%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.69% above the average, while the minimum instance value is 28.20% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        61697
    Memory Throughput                   %        85.44
    DRAM Throughput                     %        85.44
    Duration                      usecond        28.13
    L1/TEX Cache Throughput             %        10.35
    L2 Cache Throughput                 %        37.39
    SM Active Cycles                cycle     55728.13
    Compute (SM) Throughput             %         9.75
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.82
    Achieved Active Warps Per SM           warp        45.52
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3452928
    Average L1 Active Cycles         cycle     55728.13
    Total L1 Elapsed Cycles          cycle      7901128
    Average L2 Active Cycles         cycle     50212.08
    Total L2 Elapsed Cycles          cycle      1972116
    Average SM Active Cycles         cycle     55728.13
    Total SM Elapsed Cycles          cycle      7901128
    Average SMSP Active Cycles       cycle     56400.39
    Total SMSP Elapsed Cycles        cycle     31604512
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22382
    Memory Throughput                   %        47.69
    DRAM Throughput                     %        47.69
    Duration                      usecond        10.18
    L1/TEX Cache Throughput             %        34.96
    L2 Cache Throughput                 %        20.57
    SM Active Cycles                cycle     11438.52
    Compute (SM) Throughput             %        13.07
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.48
    Achieved Active Warps Per SM           warp        12.23
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.04%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1242112
    Average L1 Active Cycles         cycle     11438.52
    Total L1 Elapsed Cycles          cycle      2862234
    Average L2 Active Cycles         cycle     14780.14
    Total L2 Elapsed Cycles          cycle       714996
    Average SM Active Cycles         cycle     11438.52
    Total SM Elapsed Cycles          cycle      2862234
    Average SMSP Active Cycles       cycle     11035.66
    Total SMSP Elapsed Cycles        cycle     11448936
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.22%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.49% above the average, while the minimum instance value is 71.19% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.15%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.89% above the average, while the minimum instance value is 75.84% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.22%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.49% above the average, while the minimum instance value is 71.19% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23190
    Memory Throughput                   %        46.21
    DRAM Throughput                     %        46.21
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        35.02
    L2 Cache Throughput                 %        19.90
    SM Active Cycles                cycle     11420.87
    Compute (SM) Throughput             %        12.99
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.51
    Achieved Active Warps Per SM           warp        12.25
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.98%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1282048
    Average L1 Active Cycles         cycle     11420.87
    Total L1 Elapsed Cycles          cycle      2877934
    Average L2 Active Cycles         cycle     14429.75
    Total L2 Elapsed Cycles          cycle       739044
    Average SM Active Cycles         cycle     11420.87
    Total SM Elapsed Cycles          cycle      2877934
    Average SMSP Active Cycles       cycle     11109.83
    Total SMSP Elapsed Cycles        cycle     11511736
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.4%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 44.10% above the average, while the minimum instance value is 71.23% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.8%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.13% above the average, while the minimum instance value is 73.59% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.4%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 44.10% above the average, while the minimum instance value is 71.23% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22352
    Memory Throughput                   %        46.99
    DRAM Throughput                     %        46.99
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.92
    L2 Cache Throughput                 %        20.54
    SM Active Cycles                cycle     11444.52
    Compute (SM) Throughput             %        12.89
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.62
    Achieved Active Warps Per SM           warp        12.30
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.75%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1260544
    Average L1 Active Cycles         cycle     11444.52
    Total L1 Elapsed Cycles          cycle      2901082
    Average L2 Active Cycles         cycle     14482.53
    Total L2 Elapsed Cycles          cycle       716184
    Average SM Active Cycles         cycle     11444.52
    Total SM Elapsed Cycles          cycle      2901082
    Average SMSP Active Cycles       cycle     11058.73
    Total SMSP Elapsed Cycles        cycle     11604328
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.09%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.77% above the average, while the minimum instance value is 70.29% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.41%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.88% above the average, while the minimum instance value is 75.51% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.09%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.77% above the average, while the minimum instance value is 70.29% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22786
    Memory Throughput                   %        45.90
    DRAM Throughput                     %        45.90
    Duration                      usecond        10.53
    L1/TEX Cache Throughput             %        34.96
    L2 Cache Throughput                 %        20.18
    SM Active Cycles                cycle     11442.65
    Compute (SM) Throughput             %        13.01
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.35
    Achieved Active Warps Per SM           warp        12.17
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.3%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49354.67
    Total DRAM Elapsed Cycles        cycle      1290240
    Average L1 Active Cycles         cycle     11442.65
    Total L1 Elapsed Cycles          cycle      2875406
    Average L2 Active Cycles         cycle     14697.28
    Total L2 Elapsed Cycles          cycle       728856
    Average SM Active Cycles         cycle     11442.65
    Total SM Elapsed Cycles          cycle      2875406
    Average SMSP Active Cycles       cycle     11197.69
    Total SMSP Elapsed Cycles        cycle     11501624
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.81%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.82% above the average, while the minimum instance value is 70.22% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.24%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.61% above the average, while the minimum instance value is 75.66% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.81%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.82% above the average, while the minimum instance value is 70.22% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.13
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle         9790
    Memory Throughput                   %         5.68
    DRAM Throughput                     %         0.74
    Duration                      usecond         4.45
    L1/TEX Cache Throughput             %        13.62
    L2 Cache Throughput                 %         1.87
    SM Active Cycles                cycle      3936.45
    Compute (SM) Throughput             %         8.09
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.06
    Achieved Active Warps Per SM           warp        11.55
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 51.89%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       540672
    Average L1 Active Cycles         cycle      3936.45
    Total L1 Elapsed Cycles          cycle      1208204
    Average L2 Active Cycles         cycle        93.78
    Total L2 Elapsed Cycles          cycle       312120
    Average SM Active Cycles         cycle      3936.45
    Total SM Elapsed Cycles          cycle      1208204
    Average SMSP Active Cycles       cycle      3251.21
    Total SMSP Elapsed Cycles        cycle      4832816
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.432%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.62% above the average, while the minimum instance value is 28.06% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.014%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.27% above the average, while the minimum instance value is 30.64% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.432%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.62% above the average, while the minimum instance value is 28.06% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        63048
    Memory Throughput                   %        84.96
    DRAM Throughput                     %        84.96
    Duration                      usecond        28.29
    L1/TEX Cache Throughput             %        10.07
    L2 Cache Throughput                 %        36.66
    SM Active Cycles                cycle     57260.42
    Compute (SM) Throughput             %         9.61
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.81
    Achieved Active Warps Per SM           warp        45.51
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3472384
    Average L1 Active Cycles         cycle     57260.42
    Total L1 Elapsed Cycles          cycle      8010370
    Average L2 Active Cycles         cycle     50402.33
    Total L2 Elapsed Cycles          cycle      2011104
    Average SM Active Cycles         cycle     57260.42
    Total SM Elapsed Cycles          cycle      8010370
    Average SMSP Active Cycles       cycle     56574.79
    Total SMSP Elapsed Cycles        cycle     32041480
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.134%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 5.68% above the average, while the minimum instance value is 5.42% below    
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22428
    Memory Throughput                   %        46.61
    DRAM Throughput                     %        46.61
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.49
    L2 Cache Throughput                 %        20.48
    SM Active Cycles                cycle     11251.43
    Compute (SM) Throughput             %        12.82
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.92
    Achieved Active Warps Per SM           warp        12.44
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.16%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1270784
    Average L1 Active Cycles         cycle     11251.43
    Total L1 Elapsed Cycles          cycle      2916918
    Average L2 Active Cycles         cycle     14454.03
    Total L2 Elapsed Cycles          cycle       718236
    Average SM Active Cycles         cycle     11251.43
    Total SM Elapsed Cycles          cycle      2916918
    Average SMSP Active Cycles       cycle     10984.92
    Total SMSP Elapsed Cycles        cycle     11667672
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.19%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.91% above the average, while the minimum instance value is 70.36% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.53%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.66% above the average, while the minimum instance value is 75.29% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.19%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.91% above the average, while the minimum instance value is 70.36% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22552
    Memory Throughput                   %        46.39
    DRAM Throughput                     %        46.39
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        35.17
    L2 Cache Throughput                 %        20.37
    SM Active Cycles                cycle     11365.48
    Compute (SM) Throughput             %        12.97
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.77
    Achieved Active Warps Per SM           warp        12.37
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.47%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49368
    Total DRAM Elapsed Cycles        cycle      1276928
    Average L1 Active Cycles         cycle     11365.48
    Total L1 Elapsed Cycles          cycle      2882828
    Average L2 Active Cycles         cycle     14669.11
    Total L2 Elapsed Cycles          cycle       722124
    Average SM Active Cycles         cycle     11365.48
    Total SM Elapsed Cycles          cycle      2882828
    Average SMSP Active Cycles       cycle        11098
    Total SMSP Elapsed Cycles        cycle     11531312
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.59%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.77% above the average, while the minimum instance value is 69.98% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.84%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.32% above the average, while the minimum instance value is 75.34% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.59%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.77% above the average, while the minimum instance value is 69.98% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22941
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        35.24
    L2 Cache Throughput                 %        20.07
    SM Active Cycles                cycle     11361.07
    Compute (SM) Throughput             %        12.78
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.55
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.89%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11361.07
    Total L1 Elapsed Cycles          cycle      2925244
    Average L2 Active Cycles         cycle     14523.89
    Total L2 Elapsed Cycles          cycle       733032
    Average SM Active Cycles         cycle     11361.07
    Total SM Elapsed Cycles          cycle      2925244
    Average SMSP Active Cycles       cycle     10952.47
    Total SMSP Elapsed Cycles        cycle     11700976
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.9%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 44.05% above the average, while the minimum instance value is 70.66% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.25%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.35% above the average, while the minimum instance value is 75.46% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.9%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 44.05% above the average, while the minimum instance value is 70.66% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle         9655
    Memory Throughput                   %         5.69
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.35
    L1/TEX Cache Throughput             %        14.12
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3796.77
    Compute (SM) Throughput             %         8.10
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.13
    Achieved Active Warps Per SM           warp        12.06
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.75%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       530432
    Average L1 Active Cycles         cycle      3796.77
    Total L1 Elapsed Cycles          cycle      1206340
    Average L2 Active Cycles         cycle        88.42
    Total L2 Elapsed Cycles          cycle       308052
    Average SM Active Cycles         cycle      3796.77
    Total SM Elapsed Cycles          cycle      1206340
    Average SMSP Active Cycles       cycle      3266.30
    Total SMSP Elapsed Cycles        cycle      4825360
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.153%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.72% above the average, while the minimum instance value is 29.41% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.688%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 25.07% above the average, while the minimum instance value is 30.66% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.153%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.72% above the average, while the minimum instance value is 29.41% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22485
    Memory Throughput                   %        47.41
    DRAM Throughput                     %        47.41
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        35.12
    L2 Cache Throughput                 %        20.49
    SM Active Cycles                cycle     11374.59
    Compute (SM) Throughput             %        12.80
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.65
    Achieved Active Warps Per SM           warp        12.31
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.71%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1249280
    Average L1 Active Cycles         cycle     11374.59
    Total L1 Elapsed Cycles          cycle      2921566
    Average L2 Active Cycles         cycle     14417.56
    Total L2 Elapsed Cycles          cycle       717768
    Average SM Active Cycles         cycle     11374.59
    Total SM Elapsed Cycles          cycle      2921566
    Average SMSP Active Cycles       cycle     10971.32
    Total SMSP Elapsed Cycles        cycle     11686264
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.08%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.30% above the average, while the minimum instance value is 71.44% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.43%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.59% above the average, while the minimum instance value is 75.06% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.08%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.30% above the average, while the minimum instance value is 71.44% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        61802
    Memory Throughput                   %        85.41
    DRAM Throughput                     %        85.41
    Duration                      usecond        28.16
    L1/TEX Cache Throughput             %        10.42
    L2 Cache Throughput                 %        37.37
    SM Active Cycles                cycle     55340.15
    Compute (SM) Throughput             %         9.60
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        96.00
    Achieved Active Warps Per SM           warp        46.08
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3453952
    Average L1 Active Cycles         cycle     55340.15
    Total L1 Elapsed Cycles          cycle      8021124
    Average L2 Active Cycles         cycle     50381.39
    Total L2 Elapsed Cycles          cycle      1972944
    Average SM Active Cycles         cycle     55340.15
    Total SM Elapsed Cycles          cycle      8021124
    Average SMSP Active Cycles       cycle     56290.01
    Total SMSP Elapsed Cycles        cycle     32084496
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.118%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 5.70% above the average, while the minimum instance value is 8.67% below the average.       

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22459
    Memory Throughput                   %        46.76
    DRAM Throughput                     %        46.76
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.20
    L2 Cache Throughput                 %        20.47
    SM Active Cycles                cycle     11389.22
    Compute (SM) Throughput             %        12.79
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.40
    Achieved Active Warps Per SM           warp        12.19
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.21%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49354.67
    Total DRAM Elapsed Cycles        cycle      1266688
    Average L1 Active Cycles         cycle     11389.22
    Total L1 Elapsed Cycles          cycle      2924400
    Average L2 Active Cycles         cycle     14453.31
    Total L2 Elapsed Cycles          cycle       718560
    Average SM Active Cycles         cycle     11389.22
    Total SM Elapsed Cycles          cycle      2924400
    Average SMSP Active Cycles       cycle     10976.05
    Total SMSP Elapsed Cycles        cycle     11697600
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.11%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.34% above the average, while the minimum instance value is 70.09% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.73%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.15% above the average, while the minimum instance value is 75.05% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.11%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.34% above the average, while the minimum instance value is 70.09% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22963
    Memory Throughput                   %        46.61
    DRAM Throughput                     %        46.61
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.21
    L2 Cache Throughput                 %        20.07
    SM Active Cycles                cycle     11689.95
    Compute (SM) Throughput             %        13.21
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.05
    Achieved Active Warps Per SM           warp        12.02
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.9%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1270784
    Average L1 Active Cycles         cycle     11689.95
    Total L1 Elapsed Cycles          cycle      2832074
    Average L2 Active Cycles         cycle     14356.28
    Total L2 Elapsed Cycles          cycle       732780
    Average SM Active Cycles         cycle     11689.95
    Total SM Elapsed Cycles          cycle      2832074
    Average SMSP Active Cycles       cycle     10917.98
    Total SMSP Elapsed Cycles        cycle     11328296
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.29%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.18% above the average, while the minimum instance value is 70.98% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.7%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.98% above the average, while the minimum instance value is 75.00% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.29%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.18% above the average, while the minimum instance value is 70.98% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23171
    Memory Throughput                   %        46.27
    DRAM Throughput                     %        46.27
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        34.70
    L2 Cache Throughput                 %        19.89
    SM Active Cycles                cycle     11520.48
    Compute (SM) Throughput             %        13.05
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.00
    Achieved Active Warps Per SM           warp        12.00
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.99%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1280000
    Average L1 Active Cycles         cycle     11520.48
    Total L1 Elapsed Cycles          cycle      2866152
    Average L2 Active Cycles         cycle     14424.14
    Total L2 Elapsed Cycles          cycle       739656
    Average SM Active Cycles         cycle     11520.48
    Total SM Elapsed Cycles          cycle      2866152
    Average SMSP Active Cycles       cycle     10993.89
    Total SMSP Elapsed Cycles        cycle     11464608
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.45%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.63% above the average, while the minimum instance value is 71.44% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.07%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.95% above the average, while the minimum instance value is 75.31% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.45%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.63% above the average, while the minimum instance value is 71.44% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.14
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle         9666
    Memory Throughput                   %         5.70
    DRAM Throughput                     %         0.77
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.06
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3811.93
    Compute (SM) Throughput             %         8.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.59
    Achieved Active Warps Per SM           warp        11.81
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.81%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       342.67
    Total DRAM Elapsed Cycles        cycle       533504
    Average L1 Active Cycles         cycle      3811.93
    Total L1 Elapsed Cycles          cycle      1203060
    Average L2 Active Cycles         cycle        86.08
    Total L2 Elapsed Cycles          cycle       307836
    Average SM Active Cycles         cycle      3811.93
    Total SM Elapsed Cycles          cycle      1203060
    Average SMSP Active Cycles       cycle      3233.17
    Total SMSP Elapsed Cycles        cycle      4812240
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.587%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.64% above the average, while the minimum instance value is 28.83% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.156%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.71% above the average, while the minimum instance value is 31.03% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.587%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.64% above the average, while the minimum instance value is 28.83% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22803
    Memory Throughput                   %        45.94
    DRAM Throughput                     %        45.94
    Duration                      usecond        10.53
    L1/TEX Cache Throughput             %        35.38
    L2 Cache Throughput                 %        20.17
    SM Active Cycles                cycle     11315.58
    Compute (SM) Throughput             %        12.86
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.78
    Achieved Active Warps Per SM           warp        12.37
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.44%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1289216
    Average L1 Active Cycles         cycle     11315.58
    Total L1 Elapsed Cycles          cycle      2908332
    Average L2 Active Cycles         cycle     14530.97
    Total L2 Elapsed Cycles          cycle       729288
    Average SM Active Cycles         cycle     11315.58
    Total SM Elapsed Cycles          cycle      2908332
    Average SMSP Active Cycles       cycle     11109.21
    Total SMSP Elapsed Cycles        cycle     11633328
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.58%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.34% above the average, while the minimum instance value is 70.78% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.3%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.57% above the average, while the minimum instance value is 75.01% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.58%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.34% above the average, while the minimum instance value is 70.78% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62153
    Memory Throughput                   %        85.95
    DRAM Throughput                     %        85.95
    Duration                      usecond        27.94
    L1/TEX Cache Throughput             %        10.18
    L2 Cache Throughput                 %        37.16
    SM Active Cycles                cycle     56641.52
    Compute (SM) Throughput             %         9.60
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        93.92
    Achieved Active Warps Per SM           warp        45.08
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3432448
    Average L1 Active Cycles         cycle     56641.52
    Total L1 Elapsed Cycles          cycle      8022152
    Average L2 Active Cycles         cycle     50539.97
    Total L2 Elapsed Cycles          cycle      1984356
    Average SM Active Cycles         cycle     56641.52
    Total SM Elapsed Cycles          cycle      8022152
    Average SMSP Active Cycles       cycle     56557.25
    Total SMSP Elapsed Cycles        cycle     32088608
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22516
    Memory Throughput                   %        47.61
    DRAM Throughput                     %        47.61
    Duration                      usecond        10.18
    L1/TEX Cache Throughput             %        35.11
    L2 Cache Throughput                 %        20.49
    SM Active Cycles                cycle     11390.21
    Compute (SM) Throughput             %        13.02
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.57
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.86%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1244160
    Average L1 Active Cycles         cycle     11390.21
    Total L1 Elapsed Cycles          cycle      2872766
    Average L2 Active Cycles         cycle     14326.72
    Total L2 Elapsed Cycles          cycle       717948
    Average SM Active Cycles         cycle     11390.21
    Total SM Elapsed Cycles          cycle      2872766
    Average SMSP Active Cycles       cycle     10887.69
    Total SMSP Elapsed Cycles        cycle     11491064
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.5%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.36% above the average, while the minimum instance value is 71.52% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.2%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.70% above the average, while the minimum instance value is 74.96% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.5%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.36% above the average, while the minimum instance value is 71.52% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22661
    Memory Throughput                   %        46.16
    DRAM Throughput                     %        46.16
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        35.35
    L2 Cache Throughput                 %        20.25
    SM Active Cycles                cycle     11307.98
    Compute (SM) Throughput             %        12.92
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.66
    Achieved Active Warps Per SM           warp        12.32
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.68%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1283072
    Average L1 Active Cycles         cycle     11307.98
    Total L1 Elapsed Cycles          cycle      2893648
    Average L2 Active Cycles         cycle     14512.72
    Total L2 Elapsed Cycles          cycle       726444
    Average SM Active Cycles         cycle     11307.98
    Total SM Elapsed Cycles          cycle      2893648
    Average SMSP Active Cycles       cycle     11078.88
    Total SMSP Elapsed Cycles        cycle     11574592
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.4%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.78% above the average, while the minimum instance value is 70.67% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.49%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.85% above the average, while the minimum instance value is 75.54% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.4%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.78% above the average, while the minimum instance value is 70.67% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.14
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        10029
    Memory Throughput                   %         5.67
    DRAM Throughput                     %         0.72
    Duration                      usecond         4.54
    L1/TEX Cache Throughput             %        12.88
    L2 Cache Throughput                 %         1.83
    SM Active Cycles                cycle      4160.66
    Compute (SM) Throughput             %         8.07
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        22.72
    Achieved Active Warps Per SM           warp        10.90
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 54.57%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (22.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       552960
    Average L1 Active Cycles         cycle      4160.66
    Total L1 Elapsed Cycles          cycle      1209204
    Average L2 Active Cycles         cycle       141.31
    Total L2 Elapsed Cycles          cycle       318960
    Average SM Active Cycles         cycle      4160.66
    Total SM Elapsed Cycles          cycle      1209204
    Average SMSP Active Cycles       cycle      3217.09
    Total SMSP Elapsed Cycles        cycle      4836816
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.714%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.06% above the average, while the minimum instance value is 25.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.191%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.05% above the average, while the minimum instance value is 31.24% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.714%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.06% above the average, while the minimum instance value is 25.47% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22712
    Memory Throughput                   %        46.09
    DRAM Throughput                     %        46.09
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        35.16
    L2 Cache Throughput                 %        20.21
    SM Active Cycles                cycle     11380.55
    Compute (SM) Throughput             %        12.75
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.64
    Achieved Active Warps Per SM           warp        12.31
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.73%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1285120
    Average L1 Active Cycles         cycle     11380.55
    Total L1 Elapsed Cycles          cycle      2933550
    Average L2 Active Cycles         cycle     14423.97
    Total L2 Elapsed Cycles          cycle       727668
    Average SM Active Cycles         cycle     11380.55
    Total SM Elapsed Cycles          cycle      2933550
    Average SMSP Active Cycles       cycle     11027.07
    Total SMSP Elapsed Cycles        cycle     11734200
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.34%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.97% above the average, while the minimum instance value is 70.63% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.38%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.44% above the average, while the minimum instance value is 75.72% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.34%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.97% above the average, while the minimum instance value is 70.63% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22824
    Memory Throughput                   %        46.65
    DRAM Throughput                     %        46.65
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.82
    L2 Cache Throughput                 %        20.19
    SM Active Cycles                cycle     11485.57
    Compute (SM) Throughput             %        13.04
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.58
    Achieved Active Warps Per SM           warp        12.28
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.85%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11485.57
    Total L1 Elapsed Cycles          cycle      2867406
    Average L2 Active Cycles         cycle     14499.86
    Total L2 Elapsed Cycles          cycle       728424
    Average SM Active Cycles         cycle     11485.57
    Total SM Elapsed Cycles          cycle      2867406
    Average SMSP Active Cycles       cycle     11054.88
    Total SMSP Elapsed Cycles        cycle     11469624
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22%                                                                                             
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.90% above the average, while the minimum instance value is 71.05% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.63%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.84% above the average, while the minimum instance value is 75.78% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22%                                                                                             
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.90% above the average, while the minimum instance value is 71.05% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        63081
    Memory Throughput                   %        84.71
    DRAM Throughput                     %        84.71
    Duration                      usecond        28.38
    L1/TEX Cache Throughput             %        10.14
    L2 Cache Throughput                 %        36.62
    SM Active Cycles                cycle     56875.88
    Compute (SM) Throughput             %         9.61
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.35
    Achieved Active Warps Per SM           warp        45.77
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245854.67
    Total DRAM Elapsed Cycles        cycle      3482624
    Average L1 Active Cycles         cycle     56875.88
    Total L1 Elapsed Cycles          cycle      8016758
    Average L2 Active Cycles         cycle     50339.39
    Total L2 Elapsed Cycles          cycle      2013444
    Average SM Active Cycles         cycle     56875.88
    Total SM Elapsed Cycles          cycle      8016758
    Average SMSP Active Cycles       cycle     56325.42
    Total SMSP Elapsed Cycles        cycle     32067032
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.064%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 5.63% above the average, while the minimum instance value is 5.36% below    
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22685
    Memory Throughput                   %        46.24
    DRAM Throughput                     %        46.24
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        35.41
    L2 Cache Throughput                 %        20.26
    SM Active Cycles                cycle     11294.44
    Compute (SM) Throughput             %        13.01
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.91
    Achieved Active Warps Per SM           warp        12.43
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.19%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1281024
    Average L1 Active Cycles         cycle     11294.44
    Total L1 Elapsed Cycles          cycle      2875256
    Average L2 Active Cycles         cycle     14575.28
    Total L2 Elapsed Cycles          cycle       726192
    Average SM Active Cycles         cycle     11294.44
    Total SM Elapsed Cycles          cycle      2875256
    Average SMSP Active Cycles       cycle     11184.18
    Total SMSP Elapsed Cycles        cycle     11501024
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.85%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.47% above the average, while the minimum instance value is 70.70% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.41%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.02% above the average, while the minimum instance value is 74.62% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.85%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.47% above the average, while the minimum instance value is 70.70% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.16
    Elapsed Cycles                  cycle        22699
    Memory Throughput                   %        46.12
    DRAM Throughput                     %        46.12
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        35.42
    L2 Cache Throughput                 %        20.22
    SM Active Cycles                cycle     11292.30
    Compute (SM) Throughput             %        12.79
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.52
    Achieved Active Warps Per SM           warp        12.25
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.97%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1284096
    Average L1 Active Cycles         cycle     11292.30
    Total L1 Elapsed Cycles          cycle      2925068
    Average L2 Active Cycles         cycle     14577.75
    Total L2 Elapsed Cycles          cycle       727344
    Average SM Active Cycles         cycle     11292.30
    Total SM Elapsed Cycles          cycle      2925068
    Average SMSP Active Cycles       cycle     11069.01
    Total SMSP Elapsed Cycles        cycle     11700272
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.41%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.33% above the average, while the minimum instance value is 70.93% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.62%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.63% above the average, while the minimum instance value is 76.69% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.41%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.33% above the average, while the minimum instance value is 70.93% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.14
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9639
    Memory Throughput                   %         5.76
    DRAM Throughput                     %         0.76
    Duration                      usecond         4.35
    L1/TEX Cache Throughput             %        14.02
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3821.92
    Compute (SM) Throughput             %         8.23
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.23
    Achieved Active Warps Per SM           warp        12.59
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.54%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       529408
    Average L1 Active Cycles         cycle      3821.92
    Total L1 Elapsed Cycles          cycle      1191062
    Average L2 Active Cycles         cycle        83.97
    Total L2 Elapsed Cycles          cycle       307224
    Average SM Active Cycles         cycle      3821.92
    Total SM Elapsed Cycles          cycle      1191062
    Average SMSP Active Cycles       cycle      3217.86
    Total SMSP Elapsed Cycles        cycle      4764248
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.27%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.57% above the average, while the minimum instance value is 28.49% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.618%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.92% above the average, while the minimum instance value is 30.92% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.27%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.57% above the average, while the minimum instance value is 28.49% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22411
    Memory Throughput                   %        47.58
    DRAM Throughput                     %        47.58
    Duration                      usecond        10.18
    L1/TEX Cache Throughput             %        34.96
    L2 Cache Throughput                 %        20.55
    SM Active Cycles                cycle     11443.41
    Compute (SM) Throughput             %        13.05
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.63
    Achieved Active Warps Per SM           warp        12.30
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.73%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1245184
    Average L1 Active Cycles         cycle     11443.41
    Total L1 Elapsed Cycles          cycle      2866862
    Average L2 Active Cycles         cycle     14345.31
    Total L2 Elapsed Cycles          cycle       715716
    Average SM Active Cycles         cycle     11443.41
    Total SM Elapsed Cycles          cycle      2866862
    Average SMSP Active Cycles       cycle     10988.48
    Total SMSP Elapsed Cycles        cycle     11467448
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.17%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.43% above the average, while the minimum instance value is 71.42% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.9%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.65% above the average, while the minimum instance value is 75.91% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.17%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.43% above the average, while the minimum instance value is 71.42% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.16
    Elapsed Cycles                  cycle        22502
    Memory Throughput                   %        46.65
    DRAM Throughput                     %        46.65
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.33
    L2 Cache Throughput                 %        20.44
    SM Active Cycles                cycle     11305.86
    Compute (SM) Throughput             %        13.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.83
    Achieved Active Warps Per SM           warp        12.40
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.34%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11305.86
    Total L1 Elapsed Cycles          cycle      2853470
    Average L2 Active Cycles         cycle     14324.31
    Total L2 Elapsed Cycles          cycle       719748
    Average SM Active Cycles         cycle     11305.86
    Total SM Elapsed Cycles          cycle      2853470
    Average SMSP Active Cycles       cycle     10987.77
    Total SMSP Elapsed Cycles        cycle     11413880
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.5%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.40% above the average, while the minimum instance value is 70.35% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.73%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.10% above the average, while the minimum instance value is 76.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.5%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.40% above the average, while the minimum instance value is 70.35% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        62547
    Memory Throughput                   %        84.46
    DRAM Throughput                     %        84.46
    Duration                      usecond        28.48
    L1/TEX Cache Throughput             %        10.26
    L2 Cache Throughput                 %        36.93
    SM Active Cycles                cycle     56222.61
    Compute (SM) Throughput             %         9.57
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.53
    Achieved Active Warps Per SM           warp        45.38
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3492864
    Average L1 Active Cycles         cycle     56222.61
    Total L1 Elapsed Cycles          cycle      8049382
    Average L2 Active Cycles         cycle     50716.19
    Total L2 Elapsed Cycles          cycle      1996632
    Average SM Active Cycles         cycle     56222.61
    Total SM Elapsed Cycles          cycle      8049382
    Average SMSP Active Cycles       cycle     57002.68
    Total SMSP Elapsed Cycles        cycle     32197528
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22479
    Memory Throughput                   %        46.57
    DRAM Throughput                     %        46.57
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.42
    L2 Cache Throughput                 %        20.44
    SM Active Cycles                cycle     11295.02
    Compute (SM) Throughput             %        12.98
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.87
    Achieved Active Warps Per SM           warp        12.42
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.26%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1271808
    Average L1 Active Cycles         cycle     11295.02
    Total L1 Elapsed Cycles          cycle      2880516
    Average L2 Active Cycles         cycle     14360.28
    Total L2 Elapsed Cycles          cycle       719532
    Average SM Active Cycles         cycle     11295.02
    Total SM Elapsed Cycles          cycle      2880516
    Average SMSP Active Cycles       cycle     10782.61
    Total SMSP Elapsed Cycles        cycle     11522064
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.62%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.08% above the average, while the minimum instance value is 71.16% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.97%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.76% above the average, while the minimum instance value is 75.02% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.62%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.08% above the average, while the minimum instance value is 71.16% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.04
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9640
    Memory Throughput                   %         5.73
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.04
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle         3817
    Compute (SM) Throughput             %         8.16
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.83
    Achieved Active Warps Per SM           warp        11.92
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.35%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       528384
    Average L1 Active Cycles         cycle         3817
    Total L1 Elapsed Cycles          cycle      1196716
    Average L2 Active Cycles         cycle        87.56
    Total L2 Elapsed Cycles          cycle       307152
    Average SM Active Cycles         cycle         3817
    Total SM Elapsed Cycles          cycle      1196716
    Average SMSP Active Cycles       cycle      3225.74
    Total SMSP Elapsed Cycles        cycle      4786864
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.647%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.63% above the average, while the minimum instance value is 28.66% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.166%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.67% above the average, while the minimum instance value is 31.67% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.647%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.63% above the average, while the minimum instance value is 28.66% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22287
    Memory Throughput                   %        47.05
    DRAM Throughput                     %        47.05
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        35.33
    L2 Cache Throughput                 %        20.62
    SM Active Cycles                cycle     11313.95
    Compute (SM) Throughput             %        12.94
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.08
    Achieved Active Warps Per SM           warp        12.52
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.85%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49378.67
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11313.95
    Total L1 Elapsed Cycles          cycle      2889894
    Average L2 Active Cycles         cycle     14358.86
    Total L2 Elapsed Cycles          cycle       713232
    Average SM Active Cycles         cycle     11313.95
    Total SM Elapsed Cycles          cycle      2889894
    Average SMSP Active Cycles       cycle     10973.30
    Total SMSP Elapsed Cycles        cycle     11559576
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.15%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.21% above the average, while the minimum instance value is 70.84% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.44%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.11% above the average, while the minimum instance value is 74.82% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.15%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.21% above the average, while the minimum instance value is 70.84% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22827
    Memory Throughput                   %        46.02
    DRAM Throughput                     %        46.02
    Duration                      usecond        10.53
    L1/TEX Cache Throughput             %        35.35
    L2 Cache Throughput                 %        20.12
    SM Active Cycles                cycle     11308.79
    Compute (SM) Throughput             %        12.84
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.11
    Achieved Active Warps Per SM           warp        12.53
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.79%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1287168
    Average L1 Active Cycles         cycle     11308.79
    Total L1 Elapsed Cycles          cycle      2913758
    Average L2 Active Cycles         cycle     14566.36
    Total L2 Elapsed Cycles          cycle       730872
    Average SM Active Cycles         cycle     11308.79
    Total SM Elapsed Cycles          cycle      2913758
    Average SMSP Active Cycles       cycle     11037.26
    Total SMSP Elapsed Cycles        cycle     11655032
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.57%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.41% above the average, while the minimum instance value is 71.36% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.44%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.22% above the average, while the minimum instance value is 75.36% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.57%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.41% above the average, while the minimum instance value is 71.36% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22833
    Memory Throughput                   %        45.94
    DRAM Throughput                     %        45.94
    Duration                      usecond        10.53
    L1/TEX Cache Throughput             %        35.32
    L2 Cache Throughput                 %        20.13
    SM Active Cycles                cycle     11325.95
    Compute (SM) Throughput             %        12.93
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.61
    Achieved Active Warps Per SM           warp        12.29
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.79%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1289216
    Average L1 Active Cycles         cycle     11325.95
    Total L1 Elapsed Cycles          cycle      2891606
    Average L2 Active Cycles         cycle     14465.72
    Total L2 Elapsed Cycles          cycle       730764
    Average SM Active Cycles         cycle     11325.95
    Total SM Elapsed Cycles          cycle      2891606
    Average SMSP Active Cycles       cycle     11083.67
    Total SMSP Elapsed Cycles        cycle     11566424
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.85%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.57% above the average, while the minimum instance value is 71.36% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.25%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.31% above the average, while the minimum instance value is 76.68% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.85%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.57% above the average, while the minimum instance value is 71.36% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        62684
    Memory Throughput                   %        85.29
    DRAM Throughput                     %        85.29
    Duration                      usecond        28.22
    L1/TEX Cache Throughput             %        10.12
    L2 Cache Throughput                 %        36.85
    SM Active Cycles                cycle     57024.16
    Compute (SM) Throughput             %         9.54
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.73
    Achieved Active Warps Per SM           warp        45.95
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3459072
    Average L1 Active Cycles         cycle     57024.16
    Total L1 Elapsed Cycles          cycle      8074670
    Average L2 Active Cycles         cycle     50683.11
    Total L2 Elapsed Cycles          cycle      2000772
    Average SM Active Cycles         cycle     57024.16
    Total SM Elapsed Cycles          cycle      8074670
    Average SMSP Active Cycles       cycle     56913.11
    Total SMSP Elapsed Cycles        cycle     32298680
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22573
    Memory Throughput                   %        47.26
    DRAM Throughput                     %        47.26
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.71
    L2 Cache Throughput                 %        20.43
    SM Active Cycles                cycle     11529.73
    Compute (SM) Throughput             %        13.19
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.23
    Achieved Active Warps Per SM           warp        12.11
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.54%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1253376
    Average L1 Active Cycles         cycle     11529.73
    Total L1 Elapsed Cycles          cycle      2836114
    Average L2 Active Cycles         cycle     14480.22
    Total L2 Elapsed Cycles          cycle       720000
    Average SM Active Cycles         cycle     11529.73
    Total SM Elapsed Cycles          cycle      2836114
    Average SMSP Active Cycles       cycle     10986.21
    Total SMSP Elapsed Cycles        cycle     11344456
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.75%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.80% above the average, while the minimum instance value is 70.84% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.33%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.04% above the average, while the minimum instance value is 76.30% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.75%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.80% above the average, while the minimum instance value is 70.84% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9630
    Memory Throughput                   %         5.71
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.35
    L1/TEX Cache Throughput             %        14.14
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3791.25
    Compute (SM) Throughput             %         8.14
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.34
    Achieved Active Warps Per SM           warp        12.16
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.32%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       532480
    Average L1 Active Cycles         cycle      3791.25
    Total L1 Elapsed Cycles          cycle      1201114
    Average L2 Active Cycles         cycle        82.58
    Total L2 Elapsed Cycles          cycle       306540
    Average SM Active Cycles         cycle      3791.25
    Total SM Elapsed Cycles          cycle      1201114
    Average SMSP Active Cycles       cycle      3234.35
    Total SMSP Elapsed Cycles        cycle      4804456
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.576%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.70% above the average, while the minimum instance value is 29.05% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.311%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.11% above the average, while the minimum instance value is 32.94% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.576%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.70% above the average, while the minimum instance value is 29.05% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22562
    Memory Throughput                   %        46.53
    DRAM Throughput                     %        46.53
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        35.41
    L2 Cache Throughput                 %        20.36
    SM Active Cycles                cycle     11300.76
    Compute (SM) Throughput             %        13.14
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.85
    Achieved Active Warps Per SM           warp        12.41
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.3%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49354.67
    Total DRAM Elapsed Cycles        cycle      1272832
    Average L1 Active Cycles         cycle     11300.76
    Total L1 Elapsed Cycles          cycle      2846916
    Average L2 Active Cycles         cycle        14493
    Total L2 Elapsed Cycles          cycle       722376
    Average SM Active Cycles         cycle     11300.76
    Total SM Elapsed Cycles          cycle      2846916
    Average SMSP Active Cycles       cycle     10999.56
    Total SMSP Elapsed Cycles        cycle     11387664
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.69%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.69% above the average, while the minimum instance value is 71.10% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.08%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.65% above the average, while the minimum instance value is 75.12% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.69%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.69% above the average, while the minimum instance value is 71.10% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22710
    Memory Throughput                   %        47.02
    DRAM Throughput                     %        47.02
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.99
    L2 Cache Throughput                 %        20.31
    SM Active Cycles                cycle     11428.37
    Compute (SM) Throughput             %        13.10
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.70
    Achieved Active Warps Per SM           warp        12.33
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.61%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49354.67
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11428.37
    Total L1 Elapsed Cycles          cycle      2855388
    Average L2 Active Cycles         cycle     14376.78
    Total L2 Elapsed Cycles          cycle       724284
    Average SM Active Cycles         cycle     11428.37
    Total SM Elapsed Cycles          cycle      2855388
    Average SMSP Active Cycles       cycle     10975.21
    Total SMSP Elapsed Cycles        cycle     11421552
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.92%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.80% above the average, while the minimum instance value is 71.18% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.72%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.15% above the average, while the minimum instance value is 75.68% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.92%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.80% above the average, while the minimum instance value is 71.18% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22684
    Memory Throughput                   %        47.14
    DRAM Throughput                     %        47.14
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        35.20
    L2 Cache Throughput                 %        20.32
    SM Active Cycles                cycle     11373.76
    Compute (SM) Throughput             %        12.84
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        27.65
    Achieved Active Warps Per SM           warp        13.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 44.7%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (27.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1256448
    Average L1 Active Cycles         cycle     11373.76
    Total L1 Elapsed Cycles          cycle      2913730
    Average L2 Active Cycles         cycle     14468.56
    Total L2 Elapsed Cycles          cycle       723744
    Average SM Active Cycles         cycle     11373.76
    Total SM Elapsed Cycles          cycle      2913730
    Average SMSP Active Cycles       cycle     11058.42
    Total SMSP Elapsed Cycles        cycle     11654920
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.43%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.88% above the average, while the minimum instance value is 71.02% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.53%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.33% above the average, while the minimum instance value is 76.32% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.43%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.88% above the average, while the minimum instance value is 71.02% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        61920
    Memory Throughput                   %        85.29
    DRAM Throughput                     %        85.29
    Duration                      usecond        28.19
    L1/TEX Cache Throughput             %        10.20
    L2 Cache Throughput                 %        37.27
    SM Active Cycles                cycle     56525.40
    Compute (SM) Throughput             %         9.56
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        97.14
    Achieved Active Warps Per SM           warp        46.63
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3459072
    Average L1 Active Cycles         cycle     56525.40
    Total L1 Elapsed Cycles          cycle      8058026
    Average L2 Active Cycles         cycle     50633.83
    Total L2 Elapsed Cycles          cycle      1978092
    Average SM Active Cycles         cycle     56525.40
    Total SM Elapsed Cycles          cycle      8058026
    Average SMSP Active Cycles       cycle     57426.42
    Total SMSP Elapsed Cycles        cycle     32232104
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.14
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle         9640
    Memory Throughput                   %         5.73
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.09
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3804.02
    Compute (SM) Throughput             %         8.16
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.80
    Achieved Active Warps Per SM           warp        11.90
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.4%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       533504
    Average L1 Active Cycles         cycle      3804.02
    Total L1 Elapsed Cycles          cycle      1196482
    Average L2 Active Cycles         cycle        82.58
    Total L2 Elapsed Cycles          cycle       307188
    Average SM Active Cycles         cycle      3804.02
    Total SM Elapsed Cycles          cycle      1196482
    Average SMSP Active Cycles       cycle      3248.87
    Total SMSP Elapsed Cycles        cycle      4785928
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.051%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.24% above the average, while the minimum instance value is 28.31% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.373%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.09% above the average, while the minimum instance value is 30.44% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.051%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.24% above the average, while the minimum instance value is 28.31% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22638
    Memory Throughput                   %        46.31
    DRAM Throughput                     %        46.31
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        35.07
    L2 Cache Throughput                 %        20.33
    SM Active Cycles                cycle     11413.22
    Compute (SM) Throughput             %        13.16
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.44
    Achieved Active Warps Per SM           warp        12.21
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.12%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1278976
    Average L1 Active Cycles         cycle     11413.22
    Total L1 Elapsed Cycles          cycle      2841418
    Average L2 Active Cycles         cycle     14141.83
    Total L2 Elapsed Cycles          cycle       723600
    Average SM Active Cycles         cycle     11413.22
    Total SM Elapsed Cycles          cycle      2841418
    Average SMSP Active Cycles       cycle     10817.24
    Total SMSP Elapsed Cycles        cycle     11365672
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.88%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.55% above the average, while the minimum instance value is 71.20% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.86%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.86% above the average, while the minimum instance value is 74.76% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.88%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.55% above the average, while the minimum instance value is 71.20% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22657
    Memory Throughput                   %        47.34
    DRAM Throughput                     %        47.34
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        35.19
    L2 Cache Throughput                 %        20.34
    SM Active Cycles                cycle     11376.30
    Compute (SM) Throughput             %        12.91
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.94
    Achieved Active Warps Per SM           warp        12.45
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.11%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49368
    Total DRAM Elapsed Cycles        cycle      1251328
    Average L1 Active Cycles         cycle     11376.30
    Total L1 Elapsed Cycles          cycle      2896278
    Average L2 Active Cycles         cycle     14471.08
    Total L2 Elapsed Cycles          cycle       723240
    Average SM Active Cycles         cycle     11376.30
    Total SM Elapsed Cycles          cycle      2896278
    Average SMSP Active Cycles       cycle     11050.79
    Total SMSP Elapsed Cycles        cycle     11585112
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.5%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.77% above the average, while the minimum instance value is 71.30% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.44%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.90% above the average, while the minimum instance value is 74.58% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.5%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.77% above the average, while the minimum instance value is 71.30% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22672
    Memory Throughput                   %        46.20
    DRAM Throughput                     %        46.20
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        35.54
    L2 Cache Throughput                 %        20.27
    SM Active Cycles                cycle     11271.40
    Compute (SM) Throughput             %        13.05
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.13
    Achieved Active Warps Per SM           warp        12.54
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.73%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1282048
    Average L1 Active Cycles         cycle     11271.40
    Total L1 Elapsed Cycles          cycle      2866848
    Average L2 Active Cycles         cycle     14473.25
    Total L2 Elapsed Cycles          cycle       725760
    Average SM Active Cycles         cycle     11271.40
    Total SM Elapsed Cycles          cycle      2866848
    Average SMSP Active Cycles       cycle     11010.63
    Total SMSP Elapsed Cycles        cycle     11467392
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.59%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.89% above the average, while the minimum instance value is 70.50% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.72%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.18% above the average, while the minimum instance value is 74.91% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.59%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.89% above the average, while the minimum instance value is 70.50% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22867
    Memory Throughput                   %        45.91
    DRAM Throughput                     %        45.91
    Duration                      usecond        10.56
    L1/TEX Cache Throughput             %        35.41
    L2 Cache Throughput                 %        20.10
    SM Active Cycles                cycle     11293.20
    Compute (SM) Throughput             %        13.09
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        27.05
    Achieved Active Warps Per SM           warp        12.98
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 45.91%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (27.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1290240
    Average L1 Active Cycles         cycle     11293.20
    Total L1 Elapsed Cycles          cycle      2858366
    Average L2 Active Cycles         cycle     14407.61
    Total L2 Elapsed Cycles          cycle       731844
    Average SM Active Cycles         cycle     11293.20
    Total SM Elapsed Cycles          cycle      2858366
    Average SMSP Active Cycles       cycle     10943.69
    Total SMSP Elapsed Cycles        cycle     11433464
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.72%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.96% above the average, while the minimum instance value is 70.73% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.84%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.56% above the average, while the minimum instance value is 74.87% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.72%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.96% above the average, while the minimum instance value is 70.73% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        62554
    Memory Throughput                   %        85.39
    DRAM Throughput                     %        85.39
    Duration                      usecond        28.16
    L1/TEX Cache Throughput             %        10.12
    L2 Cache Throughput                 %        36.91
    SM Active Cycles                cycle     56995.74
    Compute (SM) Throughput             %         9.58
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.70
    Achieved Active Warps Per SM           warp        45.94
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3454976
    Average L1 Active Cycles         cycle     56995.74
    Total L1 Elapsed Cycles          cycle      8036628
    Average L2 Active Cycles         cycle     50655.14
    Total L2 Elapsed Cycles          cycle      1997388
    Average SM Active Cycles         cycle     56995.74
    Total SM Elapsed Cycles          cycle      8036628
    Average SMSP Active Cycles       cycle     56964.04
    Total SMSP Elapsed Cycles        cycle     32146512
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.12
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9670
    Memory Throughput                   %         5.72
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.02
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3822.41
    Compute (SM) Throughput             %         8.15
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.03
    Achieved Active Warps Per SM           warp        12.01
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.95%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       532480
    Average L1 Active Cycles         cycle      3822.41
    Total L1 Elapsed Cycles          cycle      1199324
    Average L2 Active Cycles         cycle        84.19
    Total L2 Elapsed Cycles          cycle       308304
    Average SM Active Cycles         cycle      3822.41
    Total SM Elapsed Cycles          cycle      1199324
    Average SMSP Active Cycles       cycle      3216.73
    Total SMSP Elapsed Cycles        cycle      4797296
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.614%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.57% above the average, while the minimum instance value is 28.74% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.727%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 22.51% above the average, while the minimum instance value is 31.30% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.614%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.57% above the average, while the minimum instance value is 28.74% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22543
    Memory Throughput                   %        46.42
    DRAM Throughput                     %        46.42
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        35.31
    L2 Cache Throughput                 %        20.39
    SM Active Cycles                cycle     11330.67
    Compute (SM) Throughput             %        12.85
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.73
    Achieved Active Warps Per SM           warp        12.35
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.55%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1275904
    Average L1 Active Cycles         cycle     11330.67
    Total L1 Elapsed Cycles          cycle      2909740
    Average L2 Active Cycles         cycle     14514.50
    Total L2 Elapsed Cycles          cycle       721764
    Average SM Active Cycles         cycle     11330.67
    Total SM Elapsed Cycles          cycle      2909740
    Average SMSP Active Cycles       cycle     11076.61
    Total SMSP Elapsed Cycles        cycle     11638960
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.37%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.88% above the average, while the minimum instance value is 71.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.81%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.77% above the average, while the minimum instance value is 74.95% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.37%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.88% above the average, while the minimum instance value is 71.47% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.15
    Elapsed Cycles                  cycle        22484
    Memory Throughput                   %        46.58
    DRAM Throughput                     %        46.58
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        35.30
    L2 Cache Throughput                 %        20.43
    SM Active Cycles                cycle     11325.98
    Compute (SM) Throughput             %        12.92
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.29
    Achieved Active Warps Per SM           warp        12.62
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.42%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1271808
    Average L1 Active Cycles         cycle     11325.98
    Total L1 Elapsed Cycles          cycle      2894556
    Average L2 Active Cycles         cycle     14437.22
    Total L2 Elapsed Cycles          cycle       720036
    Average SM Active Cycles         cycle     11325.98
    Total SM Elapsed Cycles          cycle      2894556
    Average SMSP Active Cycles       cycle     11043.83
    Total SMSP Elapsed Cycles        cycle     11578224
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.22%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.38% above the average, while the minimum instance value is 71.38% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.08%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.16% above the average, while the minimum instance value is 74.92% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.22%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.38% above the average, while the minimum instance value is 71.38% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.16
    Elapsed Cycles                  cycle        22782
    Memory Throughput                   %        46.13
    DRAM Throughput                     %        46.13
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        35.32
    L2 Cache Throughput                 %        20.20
    SM Active Cycles                cycle     11323.38
    Compute (SM) Throughput             %        13.17
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.70
    Achieved Active Warps Per SM           warp        12.34
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.59%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1284096
    Average L1 Active Cycles         cycle     11323.38
    Total L1 Elapsed Cycles          cycle      2839380
    Average L2 Active Cycles         cycle     14350.92
    Total L2 Elapsed Cycles          cycle       728316
    Average SM Active Cycles         cycle     11323.38
    Total SM Elapsed Cycles          cycle      2839380
    Average SMSP Active Cycles       cycle     11354.56
    Total SMSP Elapsed Cycles        cycle     11357520
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22%                                                                                             
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.10% above the average, while the minimum instance value is 71.68% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.31%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.58% above the average, while the minimum instance value is 72.20% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22%                                                                                             
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.10% above the average, while the minimum instance value is 71.68% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23165
    Memory Throughput                   %        46.40
    DRAM Throughput                     %        46.40
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.59
    L2 Cache Throughput                 %        20.05
    SM Active Cycles                cycle     11563.76
    Compute (SM) Throughput             %        13.17
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.48
    Achieved Active Warps Per SM           warp        12.23
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.04%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49373.33
    Total DRAM Elapsed Cycles        cycle      1276928
    Average L1 Active Cycles         cycle     11563.76
    Total L1 Elapsed Cycles          cycle      2839982
    Average L2 Active Cycles         cycle     14365.92
    Total L2 Elapsed Cycles          cycle       733464
    Average SM Active Cycles         cycle     11563.76
    Total SM Elapsed Cycles          cycle      2839982
    Average SMSP Active Cycles       cycle     11056.10
    Total SMSP Elapsed Cycles        cycle     11359928
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.64%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.44% above the average, while the minimum instance value is 70.99% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.39%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.93% above the average, while the minimum instance value is 75.23% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.64%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.44% above the average, while the minimum instance value is 70.99% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        62580
    Memory Throughput                   %        85.67
    DRAM Throughput                     %        85.67
    Duration                      usecond        28.06
    L1/TEX Cache Throughput             %         9.99
    L2 Cache Throughput                 %        37.21
    SM Active Cycles                cycle     57728.11
    Compute (SM) Throughput             %         9.58
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.75
    Achieved Active Warps Per SM           warp        45.96
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3443712
    Average L1 Active Cycles         cycle     57728.11
    Total L1 Elapsed Cycles          cycle      8034292
    Average L2 Active Cycles         cycle     50393.89
    Total L2 Elapsed Cycles          cycle      1981512
    Average SM Active Cycles         cycle     57728.11
    Total SM Elapsed Cycles          cycle      8034292
    Average SMSP Active Cycles       cycle     57301.55
    Total SMSP Elapsed Cycles        cycle     32137168
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22818
    Memory Throughput                   %        46.65
    DRAM Throughput                     %        46.65
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.02
    L2 Cache Throughput                 %        20.29
    SM Active Cycles                cycle     11415.93
    Compute (SM) Throughput             %        13.12
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.58
    Achieved Active Warps Per SM           warp        12.28
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.84%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11415.93
    Total L1 Elapsed Cycles          cycle      2849744
    Average L2 Active Cycles         cycle     14321.58
    Total L2 Elapsed Cycles          cycle       725004
    Average SM Active Cycles         cycle     11415.93
    Total SM Elapsed Cycles          cycle      2849744
    Average SMSP Active Cycles       cycle     11058.02
    Total SMSP Elapsed Cycles        cycle     11398976
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.17%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.24% above the average, while the minimum instance value is 70.95% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.99%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.26% above the average, while the minimum instance value is 75.74% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.17%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.24% above the average, while the minimum instance value is 70.95% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22859
    Memory Throughput                   %        46.83
    DRAM Throughput                     %        46.83
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.83
    L2 Cache Throughput                 %        20.28
    SM Active Cycles                cycle     11477.98
    Compute (SM) Throughput             %        12.96
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.68
    Achieved Active Warps Per SM           warp        12.33
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.64%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1264640
    Average L1 Active Cycles         cycle     11477.98
    Total L1 Elapsed Cycles          cycle      2885084
    Average L2 Active Cycles         cycle     14420.17
    Total L2 Elapsed Cycles          cycle       725328
    Average SM Active Cycles         cycle     11477.98
    Total SM Elapsed Cycles          cycle      2885084
    Average SMSP Active Cycles       cycle     11045.97
    Total SMSP Elapsed Cycles        cycle     11540336
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.89%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.99% above the average, while the minimum instance value is 71.08% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.71%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.30% above the average, while the minimum instance value is 75.09% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.89%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.99% above the average, while the minimum instance value is 71.08% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22743
    Memory Throughput                   %        47.25
    DRAM Throughput                     %        47.25
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.89
    L2 Cache Throughput                 %        20.41
    SM Active Cycles                cycle     11460.21
    Compute (SM) Throughput             %        12.74
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.48
    Achieved Active Warps Per SM           warp        12.23
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.04%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1253376
    Average L1 Active Cycles         cycle     11460.21
    Total L1 Elapsed Cycles          cycle      2935692
    Average L2 Active Cycles         cycle     14468.03
    Total L2 Elapsed Cycles          cycle       720540
    Average SM Active Cycles         cycle     11460.21
    Total SM Elapsed Cycles          cycle      2935692
    Average SMSP Active Cycles       cycle     11020.79
    Total SMSP Elapsed Cycles        cycle     11742768
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.34%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.70% above the average, while the minimum instance value is 71.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.74%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.24% above the average, while the minimum instance value is 75.81% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.34%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.70% above the average, while the minimum instance value is 71.47% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22701
    Memory Throughput                   %        47.33
    DRAM Throughput                     %        47.33
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        35.07
    L2 Cache Throughput                 %        20.46
    SM Active Cycles                cycle     11414.57
    Compute (SM) Throughput             %        12.88
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.40
    Achieved Active Warps Per SM           warp        12.67
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.21%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1251328
    Average L1 Active Cycles         cycle     11414.57
    Total L1 Elapsed Cycles          cycle      2905064
    Average L2 Active Cycles         cycle     14277.86
    Total L2 Elapsed Cycles          cycle       718920
    Average SM Active Cycles         cycle     11414.57
    Total SM Elapsed Cycles          cycle      2905064
    Average SMSP Active Cycles       cycle     11123.37
    Total SMSP Elapsed Cycles        cycle     11620256
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.68%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.11% above the average, while the minimum instance value is 71.53% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.94%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.77% above the average, while the minimum instance value is 74.75% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.68%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.11% above the average, while the minimum instance value is 71.53% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22694
    Memory Throughput                   %        46.95
    DRAM Throughput                     %        46.95
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.88
    L2 Cache Throughput                 %        20.39
    SM Active Cycles                cycle     11470.27
    Compute (SM) Throughput             %        12.85
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.66
    Achieved Active Warps Per SM           warp        12.32
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.68%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1261568
    Average L1 Active Cycles         cycle     11470.27
    Total L1 Elapsed Cycles          cycle      2910500
    Average L2 Active Cycles         cycle     14292.14
    Total L2 Elapsed Cycles          cycle       721404
    Average SM Active Cycles         cycle     11470.27
    Total SM Elapsed Cycles          cycle      2910500
    Average SMSP Active Cycles       cycle     11078.49
    Total SMSP Elapsed Cycles        cycle     11642000
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.68%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.97% above the average, while the minimum instance value is 71.37% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.43%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.98% above the average, while the minimum instance value is 76.29% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.68%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.97% above the average, while the minimum instance value is 71.37% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        64165
    Memory Throughput                   %        83.51
    DRAM Throughput                     %        83.51
    Duration                      usecond        28.80
    L1/TEX Cache Throughput             %        10.13
    L2 Cache Throughput                 %        36.28
    SM Active Cycles                cycle     56920.32
    Compute (SM) Throughput             %         9.44
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.33
    Achieved Active Warps Per SM           warp        45.28
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3532800
    Average L1 Active Cycles         cycle     56920.32
    Total L1 Elapsed Cycles          cycle      8158244
    Average L2 Active Cycles         cycle     50199.61
    Total L2 Elapsed Cycles          cycle      2032452
    Average SM Active Cycles         cycle     56920.32
    Total SM Elapsed Cycles          cycle      8158244
    Average SMSP Active Cycles       cycle     56560.59
    Total SMSP Elapsed Cycles        cycle     32632976
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.505%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles.          
          Additionally, other SMs have a much lower number of active cycles than the average number of active cycles.   
          Maximum instance value is 7.28% above the average, while the minimum instance value is 5.81% below the        
          average.                                                                                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.193%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 6.98% above the average, while the minimum instance value is 5.14% below    
          the average.                                                                                                  
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.505%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Additionally, other L1 Slices have a much lower number of active cycles than the average number of active     
          cycles. Maximum instance value is 7.28% above the average, while the minimum instance value is 5.81% below    
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22853
    Memory Throughput                   %        47.02
    DRAM Throughput                     %        47.02
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.65
    L2 Cache Throughput                 %        20.31
    SM Active Cycles                cycle     11540.42
    Compute (SM) Throughput             %        12.93
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.36
    Achieved Active Warps Per SM           warp        12.17
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.28%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11540.42
    Total L1 Elapsed Cycles          cycle      2891716
    Average L2 Active Cycles         cycle     14373.69
    Total L2 Elapsed Cycles          cycle       724356
    Average SM Active Cycles         cycle     11540.42
    Total SM Elapsed Cycles          cycle      2891716
    Average SMSP Active Cycles       cycle     11002.99
    Total SMSP Elapsed Cycles        cycle     11566864
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.72%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.53% above the average, while the minimum instance value is 71.72% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.71%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.58% above the average, while the minimum instance value is 76.52% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.72%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.53% above the average, while the minimum instance value is 71.72% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23073
    Memory Throughput                   %        46.69
    DRAM Throughput                     %        46.69
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.61
    L2 Cache Throughput                 %        20.13
    SM Active Cycles                cycle     11538.54
    Compute (SM) Throughput             %        13.15
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.25
    Achieved Active Warps Per SM           warp        12.12
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.51%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1268736
    Average L1 Active Cycles         cycle     11538.54
    Total L1 Elapsed Cycles          cycle      2844318
    Average L2 Active Cycles         cycle     14455.11
    Total L2 Elapsed Cycles          cycle       730548
    Average SM Active Cycles         cycle     11538.54
    Total SM Elapsed Cycles          cycle      2844318
    Average SMSP Active Cycles       cycle     11071.10
    Total SMSP Elapsed Cycles        cycle     11377272
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.62%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.56% above the average, while the minimum instance value is 71.16% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.77%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.69% above the average, while the minimum instance value is 75.41% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.62%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.56% above the average, while the minimum instance value is 71.16% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22567
    Memory Throughput                   %        47.10
    DRAM Throughput                     %        47.10
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.99
    L2 Cache Throughput                 %        20.52
    SM Active Cycles                cycle     11421.84
    Compute (SM) Throughput             %        12.96
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.64
    Achieved Active Warps Per SM           warp        12.31
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.72%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1257472
    Average L1 Active Cycles         cycle     11421.84
    Total L1 Elapsed Cycles          cycle      2885306
    Average L2 Active Cycles         cycle     14304.22
    Total L2 Elapsed Cycles          cycle       716760
    Average SM Active Cycles         cycle     11421.84
    Total SM Elapsed Cycles          cycle      2885306
    Average SMSP Active Cycles       cycle     11011.97
    Total SMSP Elapsed Cycles        cycle     11541224
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.31%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.06% above the average, while the minimum instance value is 71.01% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.7%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.41% above the average, while the minimum instance value is 75.38% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.31%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.06% above the average, while the minimum instance value is 71.01% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22521
    Memory Throughput                   %        47.45
    DRAM Throughput                     %        47.45
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.71
    L2 Cache Throughput                 %        20.56
    SM Active Cycles                cycle     11537.05
    Compute (SM) Throughput             %        12.69
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.32
    Achieved Active Warps Per SM           warp        12.15
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.36%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1248256
    Average L1 Active Cycles         cycle     11537.05
    Total L1 Elapsed Cycles          cycle      2947192
    Average L2 Active Cycles         cycle     14443.83
    Total L2 Elapsed Cycles          cycle       715284
    Average SM Active Cycles         cycle     11537.05
    Total SM Elapsed Cycles          cycle      2947192
    Average SMSP Active Cycles       cycle     11096.55
    Total SMSP Elapsed Cycles        cycle     11788768
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.08%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.07% above the average, while the minimum instance value is 70.50% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.75%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.12% above the average, while the minimum instance value is 75.20% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.08%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.07% above the average, while the minimum instance value is 70.50% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22813
    Memory Throughput                   %        46.72
    DRAM Throughput                     %        46.72
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.96
    L2 Cache Throughput                 %        20.27
    SM Active Cycles                cycle     11450.02
    Compute (SM) Throughput             %        13.07
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.53
    Achieved Active Warps Per SM           warp        12.25
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.94%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1267712
    Average L1 Active Cycles         cycle     11450.02
    Total L1 Elapsed Cycles          cycle      2862358
    Average L2 Active Cycles         cycle     14642.42
    Total L2 Elapsed Cycles          cycle       725508
    Average SM Active Cycles         cycle     11450.02
    Total SM Elapsed Cycles          cycle      2862358
    Average SMSP Active Cycles       cycle     11096.71
    Total SMSP Elapsed Cycles        cycle     11449432
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.92%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.82% above the average, while the minimum instance value is 71.44% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.23%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.80% above the average, while the minimum instance value is 75.18% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.92%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.82% above the average, while the minimum instance value is 71.44% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        63264
    Memory Throughput                   %        84.69
    DRAM Throughput                     %        84.69
    Duration                      usecond        28.42
    L1/TEX Cache Throughput             %        10.11
    L2 Cache Throughput                 %        36.79
    SM Active Cycles                cycle     57066.90
    Compute (SM) Throughput             %         9.57
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.98
    Achieved Active Warps Per SM           warp        45.59
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3483648
    Average L1 Active Cycles         cycle     57066.90
    Total L1 Elapsed Cycles          cycle      8050390
    Average L2 Active Cycles         cycle     50066.31
    Total L2 Elapsed Cycles          cycle      2004120
    Average SM Active Cycles         cycle     57066.90
    Total SM Elapsed Cycles          cycle      8050390
    Average SMSP Active Cycles       cycle     56693.21
    Total SMSP Elapsed Cycles        cycle     32201560
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22775
    Memory Throughput                   %        47.29
    DRAM Throughput                     %        47.29
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.75
    L2 Cache Throughput                 %        20.41
    SM Active Cycles                cycle     11504.79
    Compute (SM) Throughput             %        12.83
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.54
    Achieved Active Warps Per SM           warp        12.26
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.92%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1252352
    Average L1 Active Cycles         cycle     11504.79
    Total L1 Elapsed Cycles          cycle      2914304
    Average L2 Active Cycles         cycle     14287.92
    Total L2 Elapsed Cycles          cycle       720792
    Average SM Active Cycles         cycle     11504.79
    Total SM Elapsed Cycles          cycle      2914304
    Average SMSP Active Cycles       cycle     11052.42
    Total SMSP Elapsed Cycles        cycle     11657216
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.54%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.62% above the average, while the minimum instance value is 70.96% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.58%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.46% above the average, while the minimum instance value is 75.23% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.54%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.62% above the average, while the minimum instance value is 70.96% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22703
    Memory Throughput                   %        46.88
    DRAM Throughput                     %        46.88
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.99
    L2 Cache Throughput                 %        20.40
    SM Active Cycles                cycle     11432.35
    Compute (SM) Throughput             %        12.89
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.49
    Achieved Active Warps Per SM           warp        12.23
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.02%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1263616
    Average L1 Active Cycles         cycle     11432.35
    Total L1 Elapsed Cycles          cycle      2901922
    Average L2 Active Cycles         cycle     14470.25
    Total L2 Elapsed Cycles          cycle       721188
    Average SM Active Cycles         cycle     11432.35
    Total SM Elapsed Cycles          cycle      2901922
    Average SMSP Active Cycles       cycle     11126.39
    Total SMSP Elapsed Cycles        cycle     11607688
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.38%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.40% above the average, while the minimum instance value is 70.94% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.69%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.19% above the average, while the minimum instance value is 76.36% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.38%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.40% above the average, while the minimum instance value is 70.94% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        23082
    Memory Throughput                   %        46.20
    DRAM Throughput                     %        46.20
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        34.32
    L2 Cache Throughput                 %        20.06
    SM Active Cycles                cycle     11646.72
    Compute (SM) Throughput             %        12.91
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.03
    Achieved Active Warps Per SM           warp        12.01
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.95%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1282048
    Average L1 Active Cycles         cycle     11646.72
    Total L1 Elapsed Cycles          cycle      2895932
    Average L2 Active Cycles         cycle     14455.97
    Total L2 Elapsed Cycles          cycle       733320
    Average SM Active Cycles         cycle     11646.72
    Total SM Elapsed Cycles          cycle      2895932
    Average SMSP Active Cycles       cycle     11126.38
    Total SMSP Elapsed Cycles        cycle     11583728
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.21%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.15% above the average, while the minimum instance value is 69.48% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.56%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.84% above the average, while the minimum instance value is 75.90% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.21%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.15% above the average, while the minimum instance value is 69.48% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22494
    Memory Throughput                   %        47.61
    DRAM Throughput                     %        47.61
    Duration                      usecond        10.18
    L1/TEX Cache Throughput             %        35.04
    L2 Cache Throughput                 %        20.60
    SM Active Cycles                cycle     11414.35
    Compute (SM) Throughput             %        13.27
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.44
    Achieved Active Warps Per SM           warp        12.21
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.11%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1244160
    Average L1 Active Cycles         cycle     11414.35
    Total L1 Elapsed Cycles          cycle      2817152
    Average L2 Active Cycles         cycle     14526.58
    Total L2 Elapsed Cycles          cycle       713880
    Average SM Active Cycles         cycle     11414.35
    Total SM Elapsed Cycles          cycle      2817152
    Average SMSP Active Cycles       cycle     10971.78
    Total SMSP Elapsed Cycles        cycle     11268608
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.77%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.98% above the average, while the minimum instance value is 70.79% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.9%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.93% above the average, while the minimum instance value is 75.26% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.77%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.98% above the average, while the minimum instance value is 70.79% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.09
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9733
    Memory Throughput                   %         5.64
    DRAM Throughput                     %         0.76
    Duration                      usecond         4.42
    L1/TEX Cache Throughput             %        14.04
    L2 Cache Throughput                 %         1.89
    SM Active Cycles                cycle      3817.38
    Compute (SM) Throughput             %         8.01
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.79
    Achieved Active Warps Per SM           warp        11.90
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.41%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       338.67
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3817.38
    Total L1 Elapsed Cycles          cycle      1217344
    Average L2 Active Cycles         cycle        92.42
    Total L2 Elapsed Cycles          cycle       308088
    Average SM Active Cycles         cycle      3817.38
    Total SM Elapsed Cycles          cycle      1217344
    Average SMSP Active Cycles       cycle      3250.48
    Total SMSP Elapsed Cycles        cycle      4869376
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.128%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.74% above the average, while the minimum instance value is 28.64% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.185%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.95% above the average, while the minimum instance value is 31.55% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.128%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.74% above the average, while the minimum instance value is 28.64% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62187
    Memory Throughput                   %        85.97
    DRAM Throughput                     %        85.97
    Duration                      usecond        27.97
    L1/TEX Cache Throughput             %        10.21
    L2 Cache Throughput                 %        37.41
    SM Active Cycles                cycle     56479.32
    Compute (SM) Throughput             %         9.69
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.79
    Achieved Active Warps Per SM           warp        45.98
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3431424
    Average L1 Active Cycles         cycle     56479.32
    Total L1 Elapsed Cycles          cycle      7944676
    Average L2 Active Cycles         cycle     49839.08
    Total L2 Elapsed Cycles          cycle      1970964
    Average SM Active Cycles         cycle     56479.32
    Total SM Elapsed Cycles          cycle      7944676
    Average SMSP Active Cycles       cycle     56552.11
    Total SMSP Elapsed Cycles        cycle     31778704
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.15
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22786
    Memory Throughput                   %        46.91
    DRAM Throughput                     %        46.91
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.99
    L2 Cache Throughput                 %        20.33
    SM Active Cycles                cycle     11438.12
    Compute (SM) Throughput             %        12.94
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.51
    Achieved Active Warps Per SM           warp        12.25
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.98%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1262592
    Average L1 Active Cycles         cycle     11438.12
    Total L1 Elapsed Cycles          cycle      2889812
    Average L2 Active Cycles         cycle     14507.53
    Total L2 Elapsed Cycles          cycle       723636
    Average SM Active Cycles         cycle     11438.12
    Total SM Elapsed Cycles          cycle      2889812
    Average SMSP Active Cycles       cycle     11081.36
    Total SMSP Elapsed Cycles        cycle     11559248
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.82%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.08% above the average, while the minimum instance value is 71.25% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.81%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.44% above the average, while the minimum instance value is 76.00% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.82%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.08% above the average, while the minimum instance value is 71.25% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23140
    Memory Throughput                   %        46.50
    DRAM Throughput                     %        46.50
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.41
    L2 Cache Throughput                 %        20.07
    SM Active Cycles                cycle     11617.28
    Compute (SM) Throughput             %        13.14
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.14
    Achieved Active Warps Per SM           warp        12.07
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.72%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1273856
    Average L1 Active Cycles         cycle     11617.28
    Total L1 Elapsed Cycles          cycle      2847018
    Average L2 Active Cycles         cycle     14654.61
    Total L2 Elapsed Cycles          cycle       732780
    Average SM Active Cycles         cycle     11617.28
    Total SM Elapsed Cycles          cycle      2847018
    Average SMSP Active Cycles       cycle     11085.22
    Total SMSP Elapsed Cycles        cycle     11388072
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.78%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.61% above the average, while the minimum instance value is 70.86% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.22%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.59% above the average, while the minimum instance value is 76.65% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.78%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.61% above the average, while the minimum instance value is 70.86% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23389
    Memory Throughput                   %        46.12
    DRAM Throughput                     %        46.12
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        33.45
    L2 Cache Throughput                 %        19.87
    SM Active Cycles                cycle     11949.27
    Compute (SM) Throughput             %        13.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.32
    Achieved Active Warps Per SM           warp        11.67
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 51.37%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1284096
    Average L1 Active Cycles         cycle     11949.27
    Total L1 Elapsed Cycles          cycle      2853052
    Average L2 Active Cycles         cycle     14318.97
    Total L2 Elapsed Cycles          cycle       740268
    Average SM Active Cycles         cycle     11949.27
    Total SM Elapsed Cycles          cycle      2853052
    Average SMSP Active Cycles       cycle     10941.10
    Total SMSP Elapsed Cycles        cycle     11412208
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.48%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.93% above the average, while the minimum instance value is 68.72% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.61%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.03% above the average, while the minimum instance value is 75.08% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.48%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.93% above the average, while the minimum instance value is 68.72% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22875
    Memory Throughput                   %        46.69
    DRAM Throughput                     %        46.69
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.68
    L2 Cache Throughput                 %        20.24
    SM Active Cycles                cycle     11516.73
    Compute (SM) Throughput             %        12.94
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.51
    Achieved Active Warps Per SM           warp        12.24
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.99%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1268736
    Average L1 Active Cycles         cycle     11516.73
    Total L1 Elapsed Cycles          cycle      2890066
    Average L2 Active Cycles         cycle        14483
    Total L2 Elapsed Cycles          cycle       726552
    Average SM Active Cycles         cycle     11516.73
    Total SM Elapsed Cycles          cycle      2890066
    Average SMSP Active Cycles       cycle     11085.61
    Total SMSP Elapsed Cycles        cycle     11560264
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.94%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.02% above the average, while the minimum instance value is 71.68% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.71%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.21% above the average, while the minimum instance value is 75.91% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.94%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.02% above the average, while the minimum instance value is 71.68% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.12
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9678
    Memory Throughput                   %         5.64
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.12
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3796.84
    Compute (SM) Throughput             %         8.01
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.77
    Achieved Active Warps Per SM           warp        11.89
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.46%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       532480
    Average L1 Active Cycles         cycle      3796.84
    Total L1 Elapsed Cycles          cycle      1216752
    Average L2 Active Cycles         cycle        81.83
    Total L2 Elapsed Cycles          cycle       306000
    Average SM Active Cycles         cycle      3796.84
    Total SM Elapsed Cycles          cycle      1216752
    Average SMSP Active Cycles       cycle      3207.67
    Total SMSP Elapsed Cycles        cycle      4867008
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.202%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 20.53% above the average, while the minimum instance value is 28.73% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.453%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 22.09% above the average, while the minimum instance value is 31.63% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.202%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 20.53% above the average, while the minimum instance value is 28.73% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        62899
    Memory Throughput                   %        85.29
    DRAM Throughput                     %        85.29
    Duration                      usecond        28.19
    L1/TEX Cache Throughput             %        10.10
    L2 Cache Throughput                 %        37.03
    SM Active Cycles                cycle     57097.45
    Compute (SM) Throughput             %         9.59
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.57
    Achieved Active Warps Per SM           warp        45.88
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3459072
    Average L1 Active Cycles         cycle     57097.45
    Total L1 Elapsed Cycles          cycle      8031536
    Average L2 Active Cycles         cycle     50121.78
    Total L2 Elapsed Cycles          cycle      1991484
    Average SM Active Cycles         cycle     57097.45
    Total SM Elapsed Cycles          cycle      8031536
    Average SMSP Active Cycles       cycle     56801.06
    Total SMSP Elapsed Cycles        cycle     32126144
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.15
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22924
    Memory Throughput                   %        47.03
    DRAM Throughput                     %        47.03
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        35.01
    L2 Cache Throughput                 %        20.26
    SM Active Cycles                cycle     11412.09
    Compute (SM) Throughput             %        13.12
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.72
    Achieved Active Warps Per SM           warp        12.35
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.56%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11412.09
    Total L1 Elapsed Cycles          cycle      2851534
    Average L2 Active Cycles         cycle     14635.86
    Total L2 Elapsed Cycles          cycle       725940
    Average SM Active Cycles         cycle     11412.09
    Total SM Elapsed Cycles          cycle      2851534
    Average SMSP Active Cycles       cycle     11071.11
    Total SMSP Elapsed Cycles        cycle     11406136
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.3%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.53% above the average, while the minimum instance value is 70.58% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.57%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.41% above the average, while the minimum instance value is 76.20% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.3%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.53% above the average, while the minimum instance value is 70.58% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22840
    Memory Throughput                   %        46.68
    DRAM Throughput                     %        46.68
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        35.15
    L2 Cache Throughput                 %        20.28
    SM Active Cycles                cycle     11365.49
    Compute (SM) Throughput             %        13.13
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        27.35
    Achieved Active Warps Per SM           warp        13.13
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 45.29%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (27.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1268736
    Average L1 Active Cycles         cycle     11365.49
    Total L1 Elapsed Cycles          cycle      2847616
    Average L2 Active Cycles         cycle     14592.56
    Total L2 Elapsed Cycles          cycle       725400
    Average SM Active Cycles         cycle     11365.49
    Total SM Elapsed Cycles          cycle      2847616
    Average SMSP Active Cycles       cycle     11129.32
    Total SMSP Elapsed Cycles        cycle     11390464
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.26%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.57% above the average, while the minimum instance value is 70.82% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.09%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.16% above the average, while the minimum instance value is 75.60% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.26%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.57% above the average, while the minimum instance value is 70.82% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        23123
    Memory Throughput                   %        46.16
    DRAM Throughput                     %        46.16
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        35.11
    L2 Cache Throughput                 %        20.03
    SM Active Cycles                cycle     11381.46
    Compute (SM) Throughput             %        12.94
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.60
    Achieved Active Warps Per SM           warp        12.29
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.81%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1283072
    Average L1 Active Cycles         cycle     11381.46
    Total L1 Elapsed Cycles          cycle      2890844
    Average L2 Active Cycles         cycle     14563.67
    Total L2 Elapsed Cycles          cycle       734400
    Average SM Active Cycles         cycle     11381.46
    Total SM Elapsed Cycles          cycle      2890844
    Average SMSP Active Cycles       cycle     11098.46
    Total SMSP Elapsed Cycles        cycle     11563376
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.93%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.52% above the average, while the minimum instance value is 71.18% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.73%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.23% above the average, while the minimum instance value is 75.54% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.93%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.52% above the average, while the minimum instance value is 71.18% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.08
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9697
    Memory Throughput                   %         5.65
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.06
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3811.86
    Compute (SM) Throughput             %         8.05
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.06
    Achieved Active Warps Per SM           warp        12.03
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.89%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       530432
    Average L1 Active Cycles         cycle      3811.86
    Total L1 Elapsed Cycles          cycle      1214532
    Average L2 Active Cycles         cycle        83.08
    Total L2 Elapsed Cycles          cycle       306540
    Average SM Active Cycles         cycle      3811.86
    Total SM Elapsed Cycles          cycle      1214532
    Average SMSP Active Cycles       cycle      3236.78
    Total SMSP Elapsed Cycles        cycle      4858128
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.429%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 20.98% above the average, while the minimum instance value is 28.70% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.059%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.62% above the average, while the minimum instance value is 30.52% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.429%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 20.98% above the average, while the minimum instance value is 28.70% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23177
    Memory Throughput                   %        46.38
    DRAM Throughput                     %        46.38
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.66
    L2 Cache Throughput                 %        20.05
    SM Active Cycles                cycle     11555.24
    Compute (SM) Throughput             %        12.83
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.38
    Achieved Active Warps Per SM           warp        12.18
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.25%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1276928
    Average L1 Active Cycles         cycle     11555.24
    Total L1 Elapsed Cycles          cycle      2915282
    Average L2 Active Cycles         cycle     14243.69
    Total L2 Elapsed Cycles          cycle       733464
    Average SM Active Cycles         cycle     11555.24
    Total SM Elapsed Cycles          cycle      2915282
    Average SMSP Active Cycles       cycle     11016.68
    Total SMSP Elapsed Cycles        cycle     11661128
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.05%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.46% above the average, while the minimum instance value is 71.29% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.37%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.19% above the average, while the minimum instance value is 74.66% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.05%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.46% above the average, while the minimum instance value is 71.29% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        63068
    Memory Throughput                   %        85.06
    DRAM Throughput                     %        85.06
    Duration                      usecond        28.29
    L1/TEX Cache Throughput             %        10.12
    L2 Cache Throughput                 %        36.93
    SM Active Cycles                cycle     56998.19
    Compute (SM) Throughput             %         9.60
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        93.29
    Achieved Active Warps Per SM           warp        44.78
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3468288
    Average L1 Active Cycles         cycle     56998.19
    Total L1 Elapsed Cycles          cycle      8022700
    Average L2 Active Cycles         cycle     49961.39
    Total L2 Elapsed Cycles          cycle      1996560
    Average SM Active Cycles         cycle     56998.19
    Total SM Elapsed Cycles          cycle      8022700
    Average SMSP Active Cycles       cycle     56398.98
    Total SMSP Elapsed Cycles        cycle     32090800
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.028%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 5.53% above the average, while the minimum instance value is 7.97% below the average.       
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.54%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.16% above the average, while the minimum instance value is 9.79% below the average.       
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.028%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 5.53% above the average, while the minimum instance value is 7.97% below the        
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22412
    Memory Throughput                   %        47.61
    DRAM Throughput                     %        47.61
    Duration                      usecond        10.18
    L1/TEX Cache Throughput             %        34.98
    L2 Cache Throughput                 %        20.65
    SM Active Cycles                cycle     11439.70
    Compute (SM) Throughput             %        12.80
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.73
    Achieved Active Warps Per SM           warp        12.35
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.53%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1244160
    Average L1 Active Cycles         cycle     11439.70
    Total L1 Elapsed Cycles          cycle      2920974
    Average L2 Active Cycles         cycle     14643.36
    Total L2 Elapsed Cycles          cycle       712332
    Average SM Active Cycles         cycle     11439.70
    Total SM Elapsed Cycles          cycle      2920974
    Average SMSP Active Cycles       cycle     11152.01
    Total SMSP Elapsed Cycles        cycle     11683896
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 20.9%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.68% above the average, while the minimum instance value is 71.27% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.81%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.64% above the average, while the minimum instance value is 75.65% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.9%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.68% above the average, while the minimum instance value is 71.27% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22894
    Memory Throughput                   %        46.76
    DRAM Throughput                     %        46.76
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.96
    L2 Cache Throughput                 %        20.25
    SM Active Cycles                cycle     11446.13
    Compute (SM) Throughput             %        13.04
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.69
    Achieved Active Warps Per SM           warp        12.33
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.61%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1266688
    Average L1 Active Cycles         cycle     11446.13
    Total L1 Elapsed Cycles          cycle      2868628
    Average L2 Active Cycles         cycle     14419.81
    Total L2 Elapsed Cycles          cycle       726300
    Average SM Active Cycles         cycle     11446.13
    Total SM Elapsed Cycles          cycle      2868628
    Average SMSP Active Cycles       cycle     10990.37
    Total SMSP Elapsed Cycles        cycle     11474512
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.78%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.65% above the average, while the minimum instance value is 70.68% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.52%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.88% above the average, while the minimum instance value is 75.82% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.78%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.65% above the average, while the minimum instance value is 70.68% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23361
    Memory Throughput                   %        46.01
    DRAM Throughput                     %        46.01
    Duration                      usecond        10.53
    L1/TEX Cache Throughput             %        34.43
    L2 Cache Throughput                 %        19.89
    SM Active Cycles                cycle     11614.87
    Compute (SM) Throughput             %        12.78
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.06
    Achieved Active Warps Per SM           warp        12.03
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.87%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1287168
    Average L1 Active Cycles         cycle     11614.87
    Total L1 Elapsed Cycles          cycle      2926824
    Average L2 Active Cycles         cycle     14270.03
    Total L2 Elapsed Cycles          cycle       739656
    Average SM Active Cycles         cycle     11614.87
    Total SM Elapsed Cycles          cycle      2926824
    Average SMSP Active Cycles       cycle     10975.27
    Total SMSP Elapsed Cycles        cycle     11707296
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.14%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.58% above the average, while the minimum instance value is 70.99% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.37%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.52% above the average, while the minimum instance value is 75.42% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.14%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.58% above the average, while the minimum instance value is 70.99% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.14
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle         9674
    Memory Throughput                   %         5.72
    DRAM Throughput                     %         0.77
    Duration                      usecond         4.35
    L1/TEX Cache Throughput             %        14.14
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3790.88
    Compute (SM) Throughput             %         8.15
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.03
    Achieved Active Warps Per SM           warp        12.01
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.94%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          340
    Total DRAM Elapsed Cycles        cycle       529408
    Average L1 Active Cycles         cycle      3790.88
    Total L1 Elapsed Cycles          cycle      1198640
    Average L2 Active Cycles         cycle        83.81
    Total L2 Elapsed Cycles          cycle       306000
    Average SM Active Cycles         cycle      3790.88
    Total SM Elapsed Cycles          cycle      1198640
    Average SMSP Active Cycles       cycle      3250.22
    Total SMSP Elapsed Cycles        cycle      4794560
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.586%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.68% above the average, while the minimum instance value is 28.88% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.32%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.97% above the average, while the minimum instance value is 30.71% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.586%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.68% above the average, while the minimum instance value is 28.88% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22770
    Memory Throughput                   %        46.87
    DRAM Throughput                     %        46.87
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.97
    L2 Cache Throughput                 %        20.35
    SM Active Cycles                cycle     11443.26
    Compute (SM) Throughput             %        13.01
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.84
    Achieved Active Warps Per SM           warp        12.40
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.33%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1263616
    Average L1 Active Cycles         cycle     11443.26
    Total L1 Elapsed Cycles          cycle      2874254
    Average L2 Active Cycles         cycle     14529.86
    Total L2 Elapsed Cycles          cycle       722880
    Average SM Active Cycles         cycle     11443.26
    Total SM Elapsed Cycles          cycle      2874254
    Average SMSP Active Cycles       cycle     11129.75
    Total SMSP Elapsed Cycles        cycle     11497016
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.76%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.70% above the average, while the minimum instance value is 71.06% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.61%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.59% above the average, while the minimum instance value is 76.53% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.76%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.70% above the average, while the minimum instance value is 71.06% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        62886
    Memory Throughput                   %        85.19
    DRAM Throughput                     %        85.19
    Duration                      usecond        28.19
    L1/TEX Cache Throughput             %        10.16
    L2 Cache Throughput                 %        37.02
    SM Active Cycles                cycle     56742.36
    Compute (SM) Throughput             %         9.68
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.03
    Achieved Active Warps Per SM           warp        45.14
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3463168
    Average L1 Active Cycles         cycle     56742.36
    Total L1 Elapsed Cycles          cycle      7958736
    Average L2 Active Cycles         cycle     49983.42
    Total L2 Elapsed Cycles          cycle      1991700
    Average SM Active Cycles         cycle     56742.36
    Total SM Elapsed Cycles          cycle      7958736
    Average SMSP Active Cycles       cycle     56446.75
    Total SMSP Elapsed Cycles        cycle     31834944
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.196%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles.          
          Additionally, other SMs have a much lower number of active cycles than the average number of active cycles.   
          Maximum instance value is 5.69% above the average, while the minimum instance value is 7.27% below the        
          average.                                                                                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.151%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 5.67% above the average, while the minimum instance value is 7.62% below    
          the average.                                                                                                  
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.196%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Additionally, other L1 Slices have a much lower number of active cycles than the average number of active     
          cycles. Maximum instance value is 5.69% above the average, while the minimum instance value is 7.27% below    
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22521
    Memory Throughput                   %        47.76
    DRAM Throughput                     %        47.76
    Duration                      usecond        10.11
    L1/TEX Cache Throughput             %        34.70
    L2 Cache Throughput                 %        20.63
    SM Active Cycles                cycle     11522.62
    Compute (SM) Throughput             %        12.70
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.23
    Achieved Active Warps Per SM           warp        12.11
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.54%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1240064
    Average L1 Active Cycles         cycle     11522.62
    Total L1 Elapsed Cycles          cycle      2945028
    Average L2 Active Cycles         cycle     14428.92
    Total L2 Elapsed Cycles          cycle       712836
    Average SM Active Cycles         cycle     11522.62
    Total SM Elapsed Cycles          cycle      2945028
    Average SMSP Active Cycles       cycle     11059.65
    Total SMSP Elapsed Cycles        cycle     11780112
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 20.99%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.90% above the average, while the minimum instance value is 71.23% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.37%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.45% above the average, while the minimum instance value is 75.65% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.99%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.90% above the average, while the minimum instance value is 71.23% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23304
    Memory Throughput                   %        46.16
    DRAM Throughput                     %        46.16
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        34.41
    L2 Cache Throughput                 %        19.92
    SM Active Cycles                cycle        11612
    Compute (SM) Throughput             %        12.96
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.39
    Achieved Active Warps Per SM           warp        12.19
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.22%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1283072
    Average L1 Active Cycles         cycle        11612
    Total L1 Elapsed Cycles          cycle      2885114
    Average L2 Active Cycles         cycle     14399.94
    Total L2 Elapsed Cycles          cycle       738468
    Average SM Active Cycles         cycle        11612
    Total SM Elapsed Cycles          cycle      2885114
    Average SMSP Active Cycles       cycle     10977.67
    Total SMSP Elapsed Cycles        cycle     11540456
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.34%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.36% above the average, while the minimum instance value is 70.58% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.62%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.40% above the average, while the minimum instance value is 75.20% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.34%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.36% above the average, while the minimum instance value is 70.58% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9680
    Memory Throughput                   %         5.70
    DRAM Throughput                     %         0.77
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.05
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3814.11
    Compute (SM) Throughput             %         8.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.80
    Achieved Active Warps Per SM           warp        11.90
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.4%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       341.33
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3814.11
    Total L1 Elapsed Cycles          cycle      1203776
    Average L2 Active Cycles         cycle        82.58
    Total L2 Elapsed Cycles          cycle       306180
    Average SM Active Cycles         cycle      3814.11
    Total SM Elapsed Cycles          cycle      1203776
    Average SMSP Active Cycles       cycle      3229.54
    Total SMSP Elapsed Cycles        cycle      4815104
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.18%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.63% above the average, while the minimum instance value is 28.37% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.172%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.80% above the average, while the minimum instance value is 34.26% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.18%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.63% above the average, while the minimum instance value is 28.37% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23418
    Memory Throughput                   %        45.51
    DRAM Throughput                     %        45.51
    Duration                      usecond        10.62
    L1/TEX Cache Throughput             %        34.40
    L2 Cache Throughput                 %        19.78
    SM Active Cycles                cycle     11620.84
    Compute (SM) Throughput             %        12.70
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.36
    Achieved Active Warps Per SM           warp        12.17
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.29%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1301504
    Average L1 Active Cycles         cycle     11620.84
    Total L1 Elapsed Cycles          cycle      2944628
    Average L2 Active Cycles         cycle     14515.75
    Total L2 Elapsed Cycles          cycle       743652
    Average SM Active Cycles         cycle     11620.84
    Total SM Elapsed Cycles          cycle      2944628
    Average SMSP Active Cycles       cycle     11176.14
    Total SMSP Elapsed Cycles        cycle     11778512
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.05%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.66% above the average, while the minimum instance value is 71.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.22%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.67% above the average, while the minimum instance value is 76.62% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.05%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.66% above the average, while the minimum instance value is 71.47% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22677
    Memory Throughput                   %        47.14
    DRAM Throughput                     %        47.14
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.76
    L2 Cache Throughput                 %        20.44
    SM Active Cycles                cycle     11497.75
    Compute (SM) Throughput             %        12.77
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.68
    Achieved Active Warps Per SM           warp        12.33
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.63%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49354.67
    Total DRAM Elapsed Cycles        cycle      1256448
    Average L1 Active Cycles         cycle     11497.75
    Total L1 Elapsed Cycles          cycle      2928820
    Average L2 Active Cycles         cycle        14423
    Total L2 Elapsed Cycles          cycle       719676
    Average SM Active Cycles         cycle     11497.75
    Total SM Elapsed Cycles          cycle      2928820
    Average SMSP Active Cycles       cycle     11060.53
    Total SMSP Elapsed Cycles        cycle     11715280
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.18%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.16% above the average, while the minimum instance value is 71.10% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.44%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.36% above the average, while the minimum instance value is 75.16% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.18%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.16% above the average, while the minimum instance value is 71.10% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        63172
    Memory Throughput                   %        84.86
    DRAM Throughput                     %        84.86
    Duration                      usecond        28.32
    L1/TEX Cache Throughput             %        10.09
    L2 Cache Throughput                 %        36.86
    SM Active Cycles                cycle     57156.81
    Compute (SM) Throughput             %         9.49
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.37
    Achieved Active Warps Per SM           warp        45.30
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245857.33
    Total DRAM Elapsed Cycles        cycle      3476480
    Average L1 Active Cycles         cycle     57156.81
    Total L1 Elapsed Cycles          cycle      8113502
    Average L2 Active Cycles         cycle     50199.53
    Total L2 Elapsed Cycles          cycle      2000232
    Average SM Active Cycles         cycle     57156.81
    Total SM Elapsed Cycles          cycle      8113502
    Average SMSP Active Cycles       cycle     56744.31
    Total SMSP Elapsed Cycles        cycle     32454008
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.464%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Maximum instance value is 6.10% above the average, while the minimum instance value is 4.68% below the        
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22609
    Memory Throughput                   %        47.14
    DRAM Throughput                     %        47.14
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.96
    L2 Cache Throughput                 %        20.48
    SM Active Cycles                cycle     11438.16
    Compute (SM) Throughput             %        12.72
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.46
    Achieved Active Warps Per SM           warp        12.22
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.08%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1256448
    Average L1 Active Cycles         cycle     11438.16
    Total L1 Elapsed Cycles          cycle      2940990
    Average L2 Active Cycles         cycle     14436.92
    Total L2 Elapsed Cycles          cycle       718308
    Average SM Active Cycles         cycle     11438.16
    Total SM Elapsed Cycles          cycle      2940990
    Average SMSP Active Cycles       cycle     11050.88
    Total SMSP Elapsed Cycles        cycle     11763960
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.18%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.55% above the average, while the minimum instance value is 70.86% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.05%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.77% above the average, while the minimum instance value is 76.63% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.18%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.55% above the average, while the minimum instance value is 70.86% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22256
    Memory Throughput                   %        47.92
    DRAM Throughput                     %        47.92
    Duration                      usecond        10.11
    L1/TEX Cache Throughput             %        34.88
    L2 Cache Throughput                 %        20.78
    SM Active Cycles                cycle     11472.82
    Compute (SM) Throughput             %        13.16
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.24
    Achieved Active Warps Per SM           warp        12.12
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.51%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1235968
    Average L1 Active Cycles         cycle     11472.82
    Total L1 Elapsed Cycles          cycle      2840868
    Average L2 Active Cycles         cycle     14407.17
    Total L2 Elapsed Cycles          cycle       707688
    Average SM Active Cycles         cycle     11472.82
    Total SM Elapsed Cycles          cycle      2840868
    Average SMSP Active Cycles       cycle     11068.30
    Total SMSP Elapsed Cycles        cycle     11363472
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.42%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.44% above the average, while the minimum instance value is 70.33% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.13%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.37% above the average, while the minimum instance value is 75.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.42%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.44% above the average, while the minimum instance value is 70.33% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9701
    Memory Throughput                   %         5.45
    DRAM Throughput                     %         0.74
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.02
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3823.40
    Compute (SM) Throughput             %         7.76
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.77
    Achieved Active Warps Per SM           warp        11.89
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.45%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       330.67
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3823.40
    Total L1 Elapsed Cycles          cycle      1257754
    Average L2 Active Cycles         cycle        83.44
    Total L2 Elapsed Cycles          cycle       306720
    Average SM Active Cycles         cycle      3823.40
    Total SM Elapsed Cycles          cycle      1257754
    Average SMSP Active Cycles       cycle      3217.19
    Total SMSP Elapsed Cycles        cycle      5031016
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.904%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.88% above the average, while the minimum instance value is 28.68% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.957%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.30% above the average, while the minimum instance value is 31.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.904%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.88% above the average, while the minimum instance value is 28.68% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23126
    Memory Throughput                   %        46.65
    DRAM Throughput                     %        46.65
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        33.52
    L2 Cache Throughput                 %        20.10
    SM Active Cycles                cycle     11924.77
    Compute (SM) Throughput             %        13.12
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.60
    Achieved Active Warps Per SM           warp        11.81
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.8%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11924.77
    Total L1 Elapsed Cycles          cycle      2851656
    Average L2 Active Cycles         cycle     14270.83
    Total L2 Elapsed Cycles          cycle       731880
    Average SM Active Cycles         cycle     11924.77
    Total SM Elapsed Cycles          cycle      2851656
    Average SMSP Active Cycles       cycle     11059.10
    Total SMSP Elapsed Cycles        cycle     11406624
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.23%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.53% above the average, while the minimum instance value is 68.99% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.64%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.60% above the average, while the minimum instance value is 76.34% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.23%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.53% above the average, while the minimum instance value is 68.99% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23041
    Memory Throughput                   %        46.76
    DRAM Throughput                     %        46.76
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.73
    L2 Cache Throughput                 %        20.17
    SM Active Cycles                cycle     11518.27
    Compute (SM) Throughput             %        12.96
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.49
    Achieved Active Warps Per SM           warp        12.23
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.03%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1266688
    Average L1 Active Cycles         cycle     11518.27
    Total L1 Elapsed Cycles          cycle      2886914
    Average L2 Active Cycles         cycle     14389.50
    Total L2 Elapsed Cycles          cycle       729144
    Average SM Active Cycles         cycle     11518.27
    Total SM Elapsed Cycles          cycle      2886914
    Average SMSP Active Cycles       cycle     11105.83
    Total SMSP Elapsed Cycles        cycle     11547656
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.06%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.19% above the average, while the minimum instance value is 71.17% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.58%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.82% above the average, while the minimum instance value is 75.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.06%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.19% above the average, while the minimum instance value is 71.17% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62971
    Memory Throughput                   %        84.94
    DRAM Throughput                     %        84.94
    Duration                      usecond        28.32
    L1/TEX Cache Throughput             %        10.14
    L2 Cache Throughput                 %        36.96
    SM Active Cycles                cycle     56886.64
    Compute (SM) Throughput             %         9.49
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.22
    Achieved Active Warps Per SM           warp        45.71
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245856
    Total DRAM Elapsed Cycles        cycle      3473408
    Average L1 Active Cycles         cycle     56886.64
    Total L1 Elapsed Cycles          cycle      8116776
    Average L2 Active Cycles         cycle     50454.14
    Total L2 Elapsed Cycles          cycle      1995192
    Average SM Active Cycles         cycle     56886.64
    Total SM Elapsed Cycles          cycle      8116776
    Average SMSP Active Cycles       cycle     57102.11
    Total SMSP Elapsed Cycles        cycle     32467104
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.594%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 6.21% above the average, while the minimum instance value is 5.53% below    
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22659
    Memory Throughput                   %        47.18
    DRAM Throughput                     %        47.18
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.58
    L2 Cache Throughput                 %        20.45
    SM Active Cycles                cycle     11551.16
    Compute (SM) Throughput             %        12.98
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.16
    Achieved Active Warps Per SM           warp        12.07
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.69%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1255424
    Average L1 Active Cycles         cycle     11551.16
    Total L1 Elapsed Cycles          cycle      2881878
    Average L2 Active Cycles         cycle     14300.28
    Total L2 Elapsed Cycles          cycle       719460
    Average SM Active Cycles         cycle     11551.16
    Total SM Elapsed Cycles          cycle      2881878
    Average SMSP Active Cycles       cycle     11057.26
    Total SMSP Elapsed Cycles        cycle     11527512
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.75%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.40% above the average, while the minimum instance value is 70.64% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.55%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.87% above the average, while the minimum instance value is 75.08% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.75%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.40% above the average, while the minimum instance value is 70.64% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.14
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9703
    Memory Throughput                   %         5.64
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.14
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3790.14
    Compute (SM) Throughput             %         8.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.87
    Achieved Active Warps Per SM           warp        11.94
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.26%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       533504
    Average L1 Active Cycles         cycle      3790.14
    Total L1 Elapsed Cycles          cycle      1215620
    Average L2 Active Cycles         cycle        82.17
    Total L2 Elapsed Cycles          cycle       306828
    Average SM Active Cycles         cycle      3790.14
    Total SM Elapsed Cycles          cycle      1215620
    Average SMSP Active Cycles       cycle      3226.88
    Total SMSP Elapsed Cycles        cycle      4862480
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.02%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.60% above the average, while the minimum instance value is 29.37% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.216%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.18% above the average, while the minimum instance value is 31.39% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.02%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.60% above the average, while the minimum instance value is 29.37% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22867
    Memory Throughput                   %        47.03
    DRAM Throughput                     %        47.03
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.62
    L2 Cache Throughput                 %        20.31
    SM Active Cycles                cycle     11553.41
    Compute (SM) Throughput             %        13.04
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.54
    Achieved Active Warps Per SM           warp        12.26
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.91%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11553.41
    Total L1 Elapsed Cycles          cycle      2868966
    Average L2 Active Cycles         cycle     14434.19
    Total L2 Elapsed Cycles          cycle       724176
    Average SM Active Cycles         cycle     11553.41
    Total SM Elapsed Cycles          cycle      2868966
    Average SMSP Active Cycles       cycle     11000.40
    Total SMSP Elapsed Cycles        cycle     11475864
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.84%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.37% above the average, while the minimum instance value is 71.16% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.37%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.58% above the average, while the minimum instance value is 76.02% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.84%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.37% above the average, while the minimum instance value is 71.16% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22694
    Memory Throughput                   %        46.99
    DRAM Throughput                     %        46.99
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.74
    L2 Cache Throughput                 %        20.41
    SM Active Cycles                cycle     11501.12
    Compute (SM) Throughput             %        12.80
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.78
    Achieved Active Warps Per SM           warp        12.38
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.44%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1260544
    Average L1 Active Cycles         cycle     11501.12
    Total L1 Elapsed Cycles          cycle      2922372
    Average L2 Active Cycles         cycle     14467.17
    Total L2 Elapsed Cycles          cycle       720756
    Average SM Active Cycles         cycle     11501.12
    Total SM Elapsed Cycles          cycle      2922372
    Average SMSP Active Cycles       cycle     11137.23
    Total SMSP Elapsed Cycles        cycle     11689488
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.28%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.24% above the average, while the minimum instance value is 71.19% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.38%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.82% above the average, while the minimum instance value is 76.73% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.28%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.24% above the average, while the minimum instance value is 71.19% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22900
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.35
    L2 Cache Throughput                 %        20.25
    SM Active Cycles                cycle     11625.82
    Compute (SM) Throughput             %        13.17
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.47
    Achieved Active Warps Per SM           warp        12.22
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.06%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11625.82
    Total L1 Elapsed Cycles          cycle      2840676
    Average L2 Active Cycles         cycle     14328.08
    Total L2 Elapsed Cycles          cycle       726480
    Average SM Active Cycles         cycle     11625.82
    Total SM Elapsed Cycles          cycle      2840676
    Average SMSP Active Cycles       cycle     11060.31
    Total SMSP Elapsed Cycles        cycle     11362704
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.09%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.17% above the average, while the minimum instance value is 71.56% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.88%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.91% above the average, while the minimum instance value is 76.56% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.09%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.17% above the average, while the minimum instance value is 71.56% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        63244
    Memory Throughput                   %        84.81
    DRAM Throughput                     %        84.81
    Duration                      usecond        28.35
    L1/TEX Cache Throughput             %        10.05
    L2 Cache Throughput                 %        36.81
    SM Active Cycles                cycle     57378.74
    Compute (SM) Throughput             %         9.46
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.78
    Achieved Active Warps Per SM           warp        45.50
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3478528
    Average L1 Active Cycles         cycle     57378.74
    Total L1 Elapsed Cycles          cycle      8137278
    Average L2 Active Cycles         cycle     50418.42
    Total L2 Elapsed Cycles          cycle      2002752
    Average SM Active Cycles         cycle     57378.74
    Total SM Elapsed Cycles          cycle      8137278
    Average SMSP Active Cycles       cycle     57080.83
    Total SMSP Elapsed Cycles        cycle     32549112
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22857
    Memory Throughput                   %        47.14
    DRAM Throughput                     %        47.14
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.80
    L2 Cache Throughput                 %        20.34
    SM Active Cycles                cycle     11474.32
    Compute (SM) Throughput             %        13.00
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.37
    Achieved Active Warps Per SM           warp        12.18
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.25%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1256448
    Average L1 Active Cycles         cycle     11474.32
    Total L1 Elapsed Cycles          cycle      2876604
    Average L2 Active Cycles         cycle     14541.25
    Total L2 Elapsed Cycles          cycle       723240
    Average SM Active Cycles         cycle     11474.32
    Total SM Elapsed Cycles          cycle      2876604
    Average SMSP Active Cycles       cycle     11095.84
    Total SMSP Elapsed Cycles        cycle     11506416
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.92%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.94% above the average, while the minimum instance value is 70.94% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.73%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.01% above the average, while the minimum instance value is 75.22% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.92%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.94% above the average, while the minimum instance value is 70.94% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9693
    Memory Throughput                   %         5.66
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.17
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3781.43
    Compute (SM) Throughput             %         8.05
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.98
    Achieved Active Warps Per SM           warp        11.99
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.04%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       334.67
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3781.43
    Total L1 Elapsed Cycles          cycle      1212770
    Average L2 Active Cycles         cycle        85.25
    Total L2 Elapsed Cycles          cycle       306684
    Average SM Active Cycles         cycle      3781.43
    Total SM Elapsed Cycles          cycle      1212770
    Average SMSP Active Cycles       cycle      3278.16
    Total SMSP Elapsed Cycles        cycle      4851080
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.217%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.09% above the average, while the minimum instance value is 28.65% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.332%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.08% above the average, while the minimum instance value is 30.54% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.217%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.09% above the average, while the minimum instance value is 28.65% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22933
    Memory Throughput                   %        46.53
    DRAM Throughput                     %        46.53
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.93
    L2 Cache Throughput                 %        20.18
    SM Active Cycles                cycle     11451.52
    Compute (SM) Throughput             %        12.92
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.57
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.86%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1272832
    Average L1 Active Cycles         cycle     11451.52
    Total L1 Elapsed Cycles          cycle      2894020
    Average L2 Active Cycles         cycle     14376.72
    Total L2 Elapsed Cycles          cycle       728820
    Average SM Active Cycles         cycle     11451.52
    Total SM Elapsed Cycles          cycle      2894020
    Average SMSP Active Cycles       cycle     11028.47
    Total SMSP Elapsed Cycles        cycle     11576080
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.83%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.09% above the average, while the minimum instance value is 71.04% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.37%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.86% above the average, while the minimum instance value is 75.34% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.83%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.09% above the average, while the minimum instance value is 71.04% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23085
    Memory Throughput                   %        46.50
    DRAM Throughput                     %        46.50
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.68
    L2 Cache Throughput                 %        20.08
    SM Active Cycles                cycle     11536.90
    Compute (SM) Throughput             %        13.00
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.62
    Achieved Active Warps Per SM           warp        12.30
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.76%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1273856
    Average L1 Active Cycles         cycle     11536.90
    Total L1 Elapsed Cycles          cycle      2877146
    Average L2 Active Cycles         cycle     14461.25
    Total L2 Elapsed Cycles          cycle       732528
    Average SM Active Cycles         cycle     11536.90
    Total SM Elapsed Cycles          cycle      2877146
    Average SMSP Active Cycles       cycle     11080.79
    Total SMSP Elapsed Cycles        cycle     11508584
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.89%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.65% above the average, while the minimum instance value is 71.02% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.97%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.57% above the average, while the minimum instance value is 75.35% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.89%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.65% above the average, while the minimum instance value is 71.02% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23013
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.81
    L2 Cache Throughput                 %        20.19
    SM Active Cycles                cycle     11494.41
    Compute (SM) Throughput             %        12.83
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.86
    Achieved Active Warps Per SM           warp        12.41
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.28%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11494.41
    Total L1 Elapsed Cycles          cycle      2914898
    Average L2 Active Cycles         cycle     14510.25
    Total L2 Elapsed Cycles          cycle       728388
    Average SM Active Cycles         cycle     11494.41
    Total SM Elapsed Cycles          cycle      2914898
    Average SMSP Active Cycles       cycle     11128.66
    Total SMSP Elapsed Cycles        cycle     11659592
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.88%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.34% above the average, while the minimum instance value is 71.19% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.37%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.72% above the average, while the minimum instance value is 75.20% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.88%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.34% above the average, while the minimum instance value is 71.19% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62682
    Memory Throughput                   %        85.39
    DRAM Throughput                     %        85.39
    Duration                      usecond        28.19
    L1/TEX Cache Throughput             %        10.04
    L2 Cache Throughput                 %        37.13
    SM Active Cycles                cycle     57438.77
    Compute (SM) Throughput             %         9.53
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.98
    Achieved Active Warps Per SM           warp        46.07
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3454976
    Average L1 Active Cycles         cycle     57438.77
    Total L1 Elapsed Cycles          cycle      8083188
    Average L2 Active Cycles         cycle     50399.33
    Total L2 Elapsed Cycles          cycle      1985904
    Average SM Active Cycles         cycle     57438.77
    Total SM Elapsed Cycles          cycle      8083188
    Average SMSP Active Cycles       cycle     57530.27
    Total SMSP Elapsed Cycles        cycle     32332752
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle         9727
    Memory Throughput                   %         5.45
    DRAM Throughput                     %         0.74
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.12
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3795.87
    Compute (SM) Throughput             %         7.75
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.10
    Achieved Active Warps Per SM           warp        12.05
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.81%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       330.67
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3795.87
    Total L1 Elapsed Cycles          cycle      1259970
    Average L2 Active Cycles         cycle       154.94
    Total L2 Elapsed Cycles          cycle       307548
    Average SM Active Cycles         cycle      3795.87
    Total SM Elapsed Cycles          cycle      1259970
    Average SMSP Active Cycles       cycle      3222.60
    Total SMSP Elapsed Cycles        cycle      5039880
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.493%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.02% above the average, while the minimum instance value is 28.74% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.298%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 22.29% above the average, while the minimum instance value is 31.98% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.493%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.02% above the average, while the minimum instance value is 28.74% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22858
    Memory Throughput                   %        46.64
    DRAM Throughput                     %        46.64
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.04
    L2 Cache Throughput                 %        20.27
    SM Active Cycles                cycle     11412.08
    Compute (SM) Throughput             %        13.02
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        27.04
    Achieved Active Warps Per SM           warp        12.98
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 45.91%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (27.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11412.08
    Total L1 Elapsed Cycles          cycle      2873372
    Average L2 Active Cycles         cycle     14389.92
    Total L2 Elapsed Cycles          cycle       725508
    Average SM Active Cycles         cycle     11412.08
    Total SM Elapsed Cycles          cycle      2873372
    Average SMSP Active Cycles       cycle     11030.47
    Total SMSP Elapsed Cycles        cycle     11493488
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.03%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.33% above the average, while the minimum instance value is 71.14% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.16%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.10% above the average, while the minimum instance value is 75.32% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.03%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.33% above the average, while the minimum instance value is 71.14% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23461
    Memory Throughput                   %        45.80
    DRAM Throughput                     %        45.80
    Duration                      usecond        10.53
    L1/TEX Cache Throughput             %        34.43
    L2 Cache Throughput                 %        19.80
    SM Active Cycles                cycle     11596.81
    Compute (SM) Throughput             %        12.67
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.14
    Achieved Active Warps Per SM           warp        12.55
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.73%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1293312
    Average L1 Active Cycles         cycle     11596.81
    Total L1 Elapsed Cycles          cycle      2952798
    Average L2 Active Cycles         cycle     14576.94
    Total L2 Elapsed Cycles          cycle       742896
    Average SM Active Cycles         cycle     11596.81
    Total SM Elapsed Cycles          cycle      2952798
    Average SMSP Active Cycles       cycle     11201.75
    Total SMSP Elapsed Cycles        cycle     11811192
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.02%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.80% above the average, while the minimum instance value is 71.07% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.76%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.82% above the average, while the minimum instance value is 75.11% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.02%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.80% above the average, while the minimum instance value is 71.07% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        22823
    Memory Throughput                   %        47.14
    DRAM Throughput                     %        47.14
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.58
    L2 Cache Throughput                 %        20.37
    SM Active Cycles                cycle     11554.03
    Compute (SM) Throughput             %        12.65
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.57
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.87%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1256448
    Average L1 Active Cycles         cycle     11554.03
    Total L1 Elapsed Cycles          cycle      2957546
    Average L2 Active Cycles         cycle     14395.53
    Total L2 Elapsed Cycles          cycle       722160
    Average SM Active Cycles         cycle     11554.03
    Total SM Elapsed Cycles          cycle      2957546
    Average SMSP Active Cycles       cycle     10988.25
    Total SMSP Elapsed Cycles        cycle     11830184
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.44%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.87% above the average, while the minimum instance value is 71.27% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.26%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.70% above the average, while the minimum instance value is 74.74% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.44%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.87% above the average, while the minimum instance value is 71.27% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22836
    Memory Throughput                   %        46.73
    DRAM Throughput                     %        46.73
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.93
    L2 Cache Throughput                 %        20.28
    SM Active Cycles                cycle     11452.73
    Compute (SM) Throughput             %        13.06
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.67
    Achieved Active Warps Per SM           warp        12.32
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.65%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1267712
    Average L1 Active Cycles         cycle     11452.73
    Total L1 Elapsed Cycles          cycle      2864670
    Average L2 Active Cycles         cycle     14408.58
    Total L2 Elapsed Cycles          cycle       725400
    Average SM Active Cycles         cycle     11452.73
    Total SM Elapsed Cycles          cycle      2864670
    Average SMSP Active Cycles       cycle     11104.15
    Total SMSP Elapsed Cycles        cycle     11458680
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.82%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.63% above the average, while the minimum instance value is 71.04% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.71%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.75% above the average, while the minimum instance value is 75.37% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.82%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.63% above the average, while the minimum instance value is 71.04% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62868
    Memory Throughput                   %        85.06
    DRAM Throughput                     %        85.06
    Duration                      usecond        28.26
    L1/TEX Cache Throughput             %        10.05
    L2 Cache Throughput                 %        37.03
    SM Active Cycles                cycle     57366.36
    Compute (SM) Throughput             %         9.59
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.15
    Achieved Active Warps Per SM           warp        45.67
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3468288
    Average L1 Active Cycles         cycle     57366.36
    Total L1 Elapsed Cycles          cycle      8031754
    Average L2 Active Cycles         cycle     50374.86
    Total L2 Elapsed Cycles          cycle      1991088
    Average SM Active Cycles         cycle     57366.36
    Total SM Elapsed Cycles          cycle      8031754
    Average SMSP Active Cycles       cycle     57284.34
    Total SMSP Elapsed Cycles        cycle     32127016
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9699
    Memory Throughput                   %         5.65
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.09
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3803.77
    Compute (SM) Throughput             %         8.02
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.99
    Achieved Active Warps Per SM           warp        12.00
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.01%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3803.77
    Total L1 Elapsed Cycles          cycle      1214026
    Average L2 Active Cycles         cycle        93.83
    Total L2 Elapsed Cycles          cycle       306792
    Average SM Active Cycles         cycle      3803.77
    Total SM Elapsed Cycles          cycle      1214026
    Average SMSP Active Cycles       cycle      3218.79
    Total SMSP Elapsed Cycles        cycle      4856104
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 10.28%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 25.64% above the average, while the minimum instance value is 28.36% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.779%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 22.92% above the average, while the minimum instance value is 32.55% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 10.28%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 25.64% above the average, while the minimum instance value is 28.36% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23234
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        34.89
    L2 Cache Throughput                 %        20.00
    SM Active Cycles                cycle     11470.45
    Compute (SM) Throughput             %        12.88
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.74
    Achieved Active Warps Per SM           warp        12.36
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.51%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11470.45
    Total L1 Elapsed Cycles          cycle      2903126
    Average L2 Active Cycles         cycle     14305.72
    Total L2 Elapsed Cycles          cycle       735228
    Average SM Active Cycles         cycle     11470.45
    Total SM Elapsed Cycles          cycle      2903126
    Average SMSP Active Cycles       cycle     11049.49
    Total SMSP Elapsed Cycles        cycle     11612504
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.4%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 44.29% above the average, while the minimum instance value is 71.40% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.77%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.68% above the average, while the minimum instance value is 74.87% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.4%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 44.29% above the average, while the minimum instance value is 71.40% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22945
    Memory Throughput                   %        46.57
    DRAM Throughput                     %        46.57
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.89
    L2 Cache Throughput                 %        20.16
    SM Active Cycles                cycle     11463.47
    Compute (SM) Throughput             %        12.77
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.56
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.87%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1271808
    Average L1 Active Cycles         cycle     11463.47
    Total L1 Elapsed Cycles          cycle      2929324
    Average L2 Active Cycles         cycle     14346.33
    Total L2 Elapsed Cycles          cycle       729396
    Average SM Active Cycles         cycle     11463.47
    Total SM Elapsed Cycles          cycle      2929324
    Average SMSP Active Cycles       cycle     11009.29
    Total SMSP Elapsed Cycles        cycle     11717296
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.37%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.66% above the average, while the minimum instance value is 71.10% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.11%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.88% above the average, while the minimum instance value is 74.77% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.37%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.66% above the average, while the minimum instance value is 71.10% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22878
    Memory Throughput                   %        46.57
    DRAM Throughput                     %        46.57
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.80
    L2 Cache Throughput                 %        20.23
    SM Active Cycles                cycle     11480.25
    Compute (SM) Throughput             %        13.01
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.62
    Achieved Active Warps Per SM           warp        12.30
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.77%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1271808
    Average L1 Active Cycles         cycle     11480.25
    Total L1 Elapsed Cycles          cycle      2875240
    Average L2 Active Cycles         cycle     14515.81
    Total L2 Elapsed Cycles          cycle       727092
    Average SM Active Cycles         cycle     11480.25
    Total SM Elapsed Cycles          cycle      2875240
    Average SMSP Active Cycles       cycle     11099.57
    Total SMSP Elapsed Cycles        cycle     11500960
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.77%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.60% above the average, while the minimum instance value is 71.41% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.22%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.97% above the average, while the minimum instance value is 75.76% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.77%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.60% above the average, while the minimum instance value is 71.41% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22738
    Memory Throughput                   %        47.07
    DRAM Throughput                     %        47.07
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.98
    L2 Cache Throughput                 %        20.38
    SM Active Cycles                cycle     11428.80
    Compute (SM) Throughput             %        12.97
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.97
    Achieved Active Warps Per SM           warp        12.46
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.07%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1258496
    Average L1 Active Cycles         cycle     11428.80
    Total L1 Elapsed Cycles          cycle      2883738
    Average L2 Active Cycles         cycle     14229.22
    Total L2 Elapsed Cycles          cycle       721656
    Average SM Active Cycles         cycle     11428.80
    Total SM Elapsed Cycles          cycle      2883738
    Average SMSP Active Cycles       cycle     10967.03
    Total SMSP Elapsed Cycles        cycle     11534952
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.75%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.88% above the average, while the minimum instance value is 71.36% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.47%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.11% above the average, while the minimum instance value is 75.26% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.75%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.88% above the average, while the minimum instance value is 71.36% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        63076
    Memory Throughput                   %        84.99
    DRAM Throughput                     %        84.99
    Duration                      usecond        28.26
    L1/TEX Cache Throughput             %        10.02
    L2 Cache Throughput                 %        36.92
    SM Active Cycles                cycle     57557.05
    Compute (SM) Throughput             %         9.52
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.72
    Achieved Active Warps Per SM           warp        45.94
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3471360
    Average L1 Active Cycles         cycle     57557.05
    Total L1 Elapsed Cycles          cycle      8088050
    Average L2 Active Cycles         cycle     50381.89
    Total L2 Elapsed Cycles          cycle      1997136
    Average SM Active Cycles         cycle     57557.05
    Total SM Elapsed Cycles          cycle      8088050
    Average SMSP Active Cycles       cycle     57236.80
    Total SMSP Elapsed Cycles        cycle     32352200
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23234
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        33.84
    L2 Cache Throughput                 %        20.01
    SM Active Cycles                cycle     11813.06
    Compute (SM) Throughput             %        12.95
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.05
    Achieved Active Warps Per SM           warp        12.03
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.89%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11813.06
    Total L1 Elapsed Cycles          cycle      2887034
    Average L2 Active Cycles         cycle     14433.39
    Total L2 Elapsed Cycles          cycle       735516
    Average SM Active Cycles         cycle     11813.06
    Total SM Elapsed Cycles          cycle      2887034
    Average SMSP Active Cycles       cycle     11065.53
    Total SMSP Elapsed Cycles        cycle     11548136
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.28%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.54% above the average, while the minimum instance value is 71.55% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.7%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.23% above the average, while the minimum instance value is 74.99% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.28%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.54% above the average, while the minimum instance value is 71.55% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22728
    Memory Throughput                   %        46.91
    DRAM Throughput                     %        46.91
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.92
    L2 Cache Throughput                 %        20.37
    SM Active Cycles                cycle     11449.07
    Compute (SM) Throughput             %        12.78
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.85
    Achieved Active Warps Per SM           warp        12.41
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.3%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1262592
    Average L1 Active Cycles         cycle     11449.07
    Total L1 Elapsed Cycles          cycle      2925296
    Average L2 Active Cycles         cycle        14414
    Total L2 Elapsed Cycles          cycle       722304
    Average SM Active Cycles         cycle     11449.07
    Total SM Elapsed Cycles          cycle      2925296
    Average SMSP Active Cycles       cycle     11038.09
    Total SMSP Elapsed Cycles        cycle     11701184
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.31%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.53% above the average, while the minimum instance value is 71.37% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.49%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.50% above the average, while the minimum instance value is 75.42% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.31%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.53% above the average, while the minimum instance value is 71.37% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22592
    Memory Throughput                   %        47.06
    DRAM Throughput                     %        47.06
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        35.02
    L2 Cache Throughput                 %        20.49
    SM Active Cycles                cycle     11434.36
    Compute (SM) Throughput             %        13.13
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.44
    Achieved Active Warps Per SM           warp        12.21
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.12%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1258496
    Average L1 Active Cycles         cycle     11434.36
    Total L1 Elapsed Cycles          cycle      2847226
    Average L2 Active Cycles         cycle     14452.92
    Total L2 Elapsed Cycles          cycle       717948
    Average SM Active Cycles         cycle     11434.36
    Total SM Elapsed Cycles          cycle      2847226
    Average SMSP Active Cycles       cycle     11073.71
    Total SMSP Elapsed Cycles        cycle     11388904
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.88%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.57% above the average, while the minimum instance value is 71.10% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.18%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.56% above the average, while the minimum instance value is 75.65% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.88%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.57% above the average, while the minimum instance value is 71.10% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        23040
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        34.51
    L2 Cache Throughput                 %        20.10
    SM Active Cycles                cycle     11589.23
    Compute (SM) Throughput             %        13.00
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.13
    Achieved Active Warps Per SM           warp        12.06
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.73%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11589.23
    Total L1 Elapsed Cycles          cycle      2876936
    Average L2 Active Cycles         cycle     14544.78
    Total L2 Elapsed Cycles          cycle       732132
    Average SM Active Cycles         cycle     11589.23
    Total SM Elapsed Cycles          cycle      2876936
    Average SMSP Active Cycles       cycle     11141.94
    Total SMSP Elapsed Cycles        cycle     11507744
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.01%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.69% above the average, while the minimum instance value is 71.56% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.11%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.61% above the average, while the minimum instance value is 74.27% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.01%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.69% above the average, while the minimum instance value is 71.56% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23278
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        34.01
    L2 Cache Throughput                 %        19.96
    SM Active Cycles                cycle     11758.05
    Compute (SM) Throughput             %        12.85
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.04
    Achieved Active Warps Per SM           warp        12.02
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.92%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11758.05
    Total L1 Elapsed Cycles          cycle      2910484
    Average L2 Active Cycles         cycle     14583.81
    Total L2 Elapsed Cycles          cycle       736740
    Average SM Active Cycles         cycle     11758.05
    Total SM Elapsed Cycles          cycle      2910484
    Average SMSP Active Cycles       cycle     11162.73
    Total SMSP Elapsed Cycles        cycle     11641936
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.31%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.13% above the average, while the minimum instance value is 71.60% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.74%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.28% above the average, while the minimum instance value is 75.81% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.31%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.13% above the average, while the minimum instance value is 71.60% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        63587
    Memory Throughput                   %        84.02
    DRAM Throughput                     %        84.02
    Duration                      usecond        28.61
    L1/TEX Cache Throughput             %        10.19
    L2 Cache Throughput                 %        36.57
    SM Active Cycles                cycle     56620.11
    Compute (SM) Throughput             %         9.45
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.67
    Achieved Active Warps Per SM           warp        45.44
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3511296
    Average L1 Active Cycles         cycle     56620.11
    Total L1 Elapsed Cycles          cycle      8148072
    Average L2 Active Cycles         cycle     50256.14
    Total L2 Elapsed Cycles          cycle      2015928
    Average SM Active Cycles         cycle     56620.11
    Total SM Elapsed Cycles          cycle      8148072
    Average SMSP Active Cycles       cycle     56524.66
    Total SMSP Elapsed Cycles        cycle     32592288
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.918%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles.          
          Additionally, other SMs have a much lower number of active cycles than the average number of active cycles.   
          Maximum instance value is 6.65% above the average, while the minimum instance value is 5.60% below the        
          average.                                                                                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.164%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Maximum instance value is 8.07% above the average, while the minimum instance value is 5.92% below the        
          average.                                                                                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.918%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Additionally, other L1 Slices have a much lower number of active cycles than the average number of active     
          cycles. Maximum instance value is 6.65% above the average, while the minimum instance value is 5.60% below    
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.25
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22884
    Memory Throughput                   %        46.46
    DRAM Throughput                     %        46.46
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.76
    L2 Cache Throughput                 %        20.22
    SM Active Cycles                cycle     11506.41
    Compute (SM) Throughput             %        12.97
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.53
    Achieved Active Warps Per SM           warp        12.25
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.95%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1274880
    Average L1 Active Cycles         cycle     11506.41
    Total L1 Elapsed Cycles          cycle      2883980
    Average L2 Active Cycles         cycle     14499.08
    Total L2 Elapsed Cycles          cycle       727524
    Average SM Active Cycles         cycle     11506.41
    Total SM Elapsed Cycles          cycle      2883980
    Average SMSP Active Cycles       cycle     11153.09
    Total SMSP Elapsed Cycles        cycle     11535920
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.94%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.96% above the average, while the minimum instance value is 71.03% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.94%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.31% above the average, while the minimum instance value is 75.88% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.94%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.96% above the average, while the minimum instance value is 71.03% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22932
    Memory Throughput                   %        46.76
    DRAM Throughput                     %        46.76
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.82
    L2 Cache Throughput                 %        20.20
    SM Active Cycles                cycle     11475.19
    Compute (SM) Throughput             %        12.61
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.52
    Achieved Active Warps Per SM           warp        12.25
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.96%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1266688
    Average L1 Active Cycles         cycle     11475.19
    Total L1 Elapsed Cycles          cycle      2965902
    Average L2 Active Cycles         cycle     14711.42
    Total L2 Elapsed Cycles          cycle       727956
    Average SM Active Cycles         cycle     11475.19
    Total SM Elapsed Cycles          cycle      2965902
    Average SMSP Active Cycles       cycle     11161.07
    Total SMSP Elapsed Cycles        cycle     11863608
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.51%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.44% above the average, while the minimum instance value is 71.18% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.23%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.07% above the average, while the minimum instance value is 75.53% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.51%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.44% above the average, while the minimum instance value is 71.18% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.15
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22944
    Memory Throughput                   %        47.03
    DRAM Throughput                     %        47.03
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.23
    L2 Cache Throughput                 %        20.25
    SM Active Cycles                cycle     11677.70
    Compute (SM) Throughput             %        12.55
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.93
    Achieved Active Warps Per SM           warp        11.96
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.15%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11677.70
    Total L1 Elapsed Cycles          cycle      2978926
    Average L2 Active Cycles         cycle     14210.97
    Total L2 Elapsed Cycles          cycle       726228
    Average SM Active Cycles         cycle     11677.70
    Total SM Elapsed Cycles          cycle      2978926
    Average SMSP Active Cycles       cycle     11064.99
    Total SMSP Elapsed Cycles        cycle     11915704
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.28%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.40% above the average, while the minimum instance value is 70.65% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.16%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.50% above the average, while the minimum instance value is 75.13% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.28%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.40% above the average, while the minimum instance value is 70.65% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22749
    Memory Throughput                   %        47.26
    DRAM Throughput                     %        47.26
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.68
    L2 Cache Throughput                 %        20.41
    SM Active Cycles                cycle     11520.06
    Compute (SM) Throughput             %        12.62
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.47
    Achieved Active Warps Per SM           warp        12.23
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.06%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1253376
    Average L1 Active Cycles         cycle     11520.06
    Total L1 Elapsed Cycles          cycle      2962630
    Average L2 Active Cycles         cycle     14211.42
    Total L2 Elapsed Cycles          cycle       720684
    Average SM Active Cycles         cycle     11520.06
    Total SM Elapsed Cycles          cycle      2962630
    Average SMSP Active Cycles       cycle     11034.48
    Total SMSP Elapsed Cycles        cycle     11850520
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.05%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.30% above the average, while the minimum instance value is 71.14% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.75%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.52% above the average, while the minimum instance value is 75.64% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.05%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.30% above the average, while the minimum instance value is 71.14% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22641
    Memory Throughput                   %        47.04
    DRAM Throughput                     %        47.04
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        35.07
    L2 Cache Throughput                 %        20.46
    SM Active Cycles                cycle     11406.48
    Compute (SM) Throughput             %        13.07
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.75
    Achieved Active Warps Per SM           warp        12.36
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.49%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49368
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11406.48
    Total L1 Elapsed Cycles          cycle      2862346
    Average L2 Active Cycles         cycle        14504
    Total L2 Elapsed Cycles          cycle       719172
    Average SM Active Cycles         cycle     11406.48
    Total SM Elapsed Cycles          cycle      2862346
    Average SMSP Active Cycles       cycle     11110.93
    Total SMSP Elapsed Cycles        cycle     11449384
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.89%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.92% above the average, while the minimum instance value is 70.86% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.48%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.24% above the average, while the minimum instance value is 75.78% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.89%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.92% above the average, while the minimum instance value is 70.86% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        63270
    Memory Throughput                   %        84.39
    DRAM Throughput                     %        84.39
    Duration                      usecond        28.51
    L1/TEX Cache Throughput             %        10.13
    L2 Cache Throughput                 %        36.76
    SM Active Cycles                cycle     56948.45
    Compute (SM) Throughput             %         9.55
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.02
    Achieved Active Warps Per SM           warp        45.61
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3495936
    Average L1 Active Cycles         cycle     56948.45
    Total L1 Elapsed Cycles          cycle      8062340
    Average L2 Active Cycles         cycle     50108.39
    Total L2 Elapsed Cycles          cycle      2005668
    Average SM Active Cycles         cycle     56948.45
    Total SM Elapsed Cycles          cycle      8062340
    Average SMSP Active Cycles       cycle     56876.07
    Total SMSP Elapsed Cycles        cycle     32249360
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23039
    Memory Throughput                   %        46.76
    DRAM Throughput                     %        46.76
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.00
    L2 Cache Throughput                 %        20.18
    SM Active Cycles                cycle     11434.15
    Compute (SM) Throughput             %        12.88
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.68
    Achieved Active Warps Per SM           warp        12.32
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.65%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1266688
    Average L1 Active Cycles         cycle     11434.15
    Total L1 Elapsed Cycles          cycle      2902850
    Average L2 Active Cycles         cycle     14310.14
    Total L2 Elapsed Cycles          cycle       729000
    Average SM Active Cycles         cycle     11434.15
    Total SM Elapsed Cycles          cycle      2902850
    Average SMSP Active Cycles       cycle     11002.64
    Total SMSP Elapsed Cycles        cycle     11611400
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.91%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.45% above the average, while the minimum instance value is 71.26% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.66%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.64% above the average, while the minimum instance value is 75.61% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.91%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.45% above the average, while the minimum instance value is 71.26% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22555
    Memory Throughput                   %        47.73
    DRAM Throughput                     %        47.73
    Duration                      usecond        10.14
    L1/TEX Cache Throughput             %        35.14
    L2 Cache Throughput                 %        20.60
    SM Active Cycles                cycle     11390.38
    Compute (SM) Throughput             %        13.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.59
    Achieved Active Warps Per SM           warp        12.29
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.81%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1241088
    Average L1 Active Cycles         cycle     11390.38
    Total L1 Elapsed Cycles          cycle      2851614
    Average L2 Active Cycles         cycle     14351.69
    Total L2 Elapsed Cycles          cycle       713844
    Average SM Active Cycles         cycle     11390.38
    Total SM Elapsed Cycles          cycle      2851614
    Average SMSP Active Cycles       cycle     11027.93
    Total SMSP Elapsed Cycles        cycle     11406456
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.94%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.92% above the average, while the minimum instance value is 70.76% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.05%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.55% above the average, while the minimum instance value is 75.24% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.94%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.92% above the average, while the minimum instance value is 70.76% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22765
    Memory Throughput                   %        46.91
    DRAM Throughput                     %        46.91
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.72
    L2 Cache Throughput                 %        20.36
    SM Active Cycles                cycle     11518.09
    Compute (SM) Throughput             %        12.83
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.45
    Achieved Active Warps Per SM           warp        12.22
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.1%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1262592
    Average L1 Active Cycles         cycle     11518.09
    Total L1 Elapsed Cycles          cycle      2913980
    Average L2 Active Cycles         cycle     14376.83
    Total L2 Elapsed Cycles          cycle       722628
    Average SM Active Cycles         cycle     11518.09
    Total SM Elapsed Cycles          cycle      2913980
    Average SMSP Active Cycles       cycle     11057.22
    Total SMSP Elapsed Cycles        cycle     11655920
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.37%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.24% above the average, while the minimum instance value is 70.72% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.63%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.53% above the average, while the minimum instance value is 75.76% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.37%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.24% above the average, while the minimum instance value is 70.72% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22531
    Memory Throughput                   %        47.33
    DRAM Throughput                     %        47.33
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        35.36
    L2 Cache Throughput                 %        20.52
    SM Active Cycles                cycle     11321.16
    Compute (SM) Throughput             %        12.98
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.50
    Achieved Active Warps Per SM           warp        12.24
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49%                                                                                       
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1251328
    Average L1 Active Cycles         cycle     11321.16
    Total L1 Elapsed Cycles          cycle      2880564
    Average L2 Active Cycles         cycle     14281.56
    Total L2 Elapsed Cycles          cycle       716652
    Average SM Active Cycles         cycle     11321.16
    Total SM Elapsed Cycles          cycle      2880564
    Average SMSP Active Cycles       cycle     11045.50
    Total SMSP Elapsed Cycles        cycle     11522256
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.48%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.70% above the average, while the minimum instance value is 71.07% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.82%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.46% above the average, while the minimum instance value is 76.38% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.48%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.70% above the average, while the minimum instance value is 71.07% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle         9722
    Memory Throughput                   %         5.65
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        13.87
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3864.45
    Compute (SM) Throughput             %         8.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.49
    Achieved Active Warps Per SM           warp        11.75
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 51.02%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3864.45
    Total L1 Elapsed Cycles          cycle      1213852
    Average L2 Active Cycles         cycle        94.03
    Total L2 Elapsed Cycles          cycle       307476
    Average SM Active Cycles         cycle      3864.45
    Total SM Elapsed Cycles          cycle      1213852
    Average SMSP Active Cycles       cycle      3234.54
    Total SMSP Elapsed Cycles        cycle      4855408
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.492%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.29% above the average, while the minimum instance value is 28.30% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.682%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 25.45% above the average, while the minimum instance value is 31.58% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.492%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.29% above the average, while the minimum instance value is 28.30% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        62675
    Memory Throughput                   %        85.59
    DRAM Throughput                     %        85.59
    Duration                      usecond        28.10
    L1/TEX Cache Throughput             %        10.12
    L2 Cache Throughput                 %        37.15
    SM Active Cycles                cycle     56995.29
    Compute (SM) Throughput             %         9.68
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.27
    Achieved Active Warps Per SM           warp        45.25
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3446784
    Average L1 Active Cycles         cycle     56995.29
    Total L1 Elapsed Cycles          cycle      7953518
    Average L2 Active Cycles         cycle     49986.78
    Total L2 Elapsed Cycles          cycle      1984536
    Average SM Active Cycles         cycle     56995.29
    Total SM Elapsed Cycles          cycle      7953518
    Average SMSP Active Cycles       cycle     56717.10
    Total SMSP Elapsed Cycles        cycle     31814072
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22694
    Memory Throughput                   %        46.95
    DRAM Throughput                     %        46.95
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        35.01
    L2 Cache Throughput                 %        20.39
    SM Active Cycles                cycle     11414.75
    Compute (SM) Throughput             %        13.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.66
    Achieved Active Warps Per SM           warp        12.32
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.69%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1261568
    Average L1 Active Cycles         cycle     11414.75
    Total L1 Elapsed Cycles          cycle      2851642
    Average L2 Active Cycles         cycle        14305
    Total L2 Elapsed Cycles          cycle       721476
    Average SM Active Cycles         cycle     11414.75
    Total SM Elapsed Cycles          cycle      2851642
    Average SMSP Active Cycles       cycle     11047.40
    Total SMSP Elapsed Cycles        cycle     11406568
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.79%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.54% above the average, while the minimum instance value is 70.61% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.51%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.38% above the average, while the minimum instance value is 75.27% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.79%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.54% above the average, while the minimum instance value is 70.61% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22795
    Memory Throughput                   %        46.87
    DRAM Throughput                     %        46.87
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.92
    L2 Cache Throughput                 %        20.30
    SM Active Cycles                cycle     11446.22
    Compute (SM) Throughput             %        12.93
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.57
    Achieved Active Warps Per SM           warp        12.28
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.85%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1263616
    Average L1 Active Cycles         cycle     11446.22
    Total L1 Elapsed Cycles          cycle      2893484
    Average L2 Active Cycles         cycle     14540.97
    Total L2 Elapsed Cycles          cycle       724500
    Average SM Active Cycles         cycle     11446.22
    Total SM Elapsed Cycles          cycle      2893484
    Average SMSP Active Cycles       cycle     11118.23
    Total SMSP Elapsed Cycles        cycle     11573936
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.66%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.78% above the average, while the minimum instance value is 71.29% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.16%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.05% above the average, while the minimum instance value is 76.08% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.66%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.78% above the average, while the minimum instance value is 71.29% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22893
    Memory Throughput                   %        46.99
    DRAM Throughput                     %        46.99
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.76
    L2 Cache Throughput                 %        20.28
    SM Active Cycles                cycle     11515.21
    Compute (SM) Throughput             %        13.14
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.11
    Achieved Active Warps Per SM           warp        12.05
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.78%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1260544
    Average L1 Active Cycles         cycle     11515.21
    Total L1 Elapsed Cycles          cycle      2844760
    Average L2 Active Cycles         cycle     14369.50
    Total L2 Elapsed Cycles          cycle       725256
    Average SM Active Cycles         cycle     11515.21
    Total SM Elapsed Cycles          cycle      2844760
    Average SMSP Active Cycles       cycle     11029.52
    Total SMSP Elapsed Cycles        cycle     11379040
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.33%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.10% above the average, while the minimum instance value is 71.51% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.02%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.37% above the average, while the minimum instance value is 75.51% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.33%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.10% above the average, while the minimum instance value is 71.51% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22967
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.39
    L2 Cache Throughput                 %        20.22
    SM Active Cycles                cycle     11630.46
    Compute (SM) Throughput             %        13.01
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.18
    Achieved Active Warps Per SM           warp        12.09
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.63%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11630.46
    Total L1 Elapsed Cycles          cycle      2874024
    Average L2 Active Cycles         cycle     14522.75
    Total L2 Elapsed Cycles          cycle       727308
    Average SM Active Cycles         cycle     11630.46
    Total SM Elapsed Cycles          cycle      2874024
    Average SMSP Active Cycles       cycle     11115.44
    Total SMSP Elapsed Cycles        cycle     11496096
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.11%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.68% above the average, while the minimum instance value is 71.01% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.87%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.19% above the average, while the minimum instance value is 75.48% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.11%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.68% above the average, while the minimum instance value is 71.01% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.09
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9732
    Memory Throughput                   %         5.71
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.42
    L1/TEX Cache Throughput             %        14.01
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3825.76
    Compute (SM) Throughput             %         8.13
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.00
    Achieved Active Warps Per SM           warp        12.00
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.01%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3825.76
    Total L1 Elapsed Cycles          cycle      1201200
    Average L2 Active Cycles         cycle        80.31
    Total L2 Elapsed Cycles          cycle       307728
    Average SM Active Cycles         cycle      3825.76
    Total SM Elapsed Cycles          cycle      1201200
    Average SMSP Active Cycles       cycle      3229.92
    Total SMSP Elapsed Cycles        cycle      4804800
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.587%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.52% above the average, while the minimum instance value is 28.75% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.193%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.80% above the average, while the minimum instance value is 30.90% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.587%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.52% above the average, while the minimum instance value is 28.75% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62513
    Memory Throughput                   %        85.59
    DRAM Throughput                     %        85.59
    Duration                      usecond        28.10
    L1/TEX Cache Throughput             %        10.15
    L2 Cache Throughput                 %        37.22
    SM Active Cycles                cycle     56847.44
    Compute (SM) Throughput             %         9.62
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.85
    Achieved Active Warps Per SM           warp        45.53
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3446784
    Average L1 Active Cycles         cycle     56847.44
    Total L1 Elapsed Cycles          cycle      8002494
    Average L2 Active Cycles         cycle     50409.75
    Total L2 Elapsed Cycles          cycle      1980936
    Average SM Active Cycles         cycle     56847.44
    Total SM Elapsed Cycles          cycle      8002494
    Average SMSP Active Cycles       cycle     56961.18
    Total SMSP Elapsed Cycles        cycle     32009976
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22946
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.51
    L2 Cache Throughput                 %        20.21
    SM Active Cycles                cycle     11573.23
    Compute (SM) Throughput             %        12.80
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.13
    Achieved Active Warps Per SM           warp        12.06
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.75%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11573.23
    Total L1 Elapsed Cycles          cycle      2921932
    Average L2 Active Cycles         cycle     14403.81
    Total L2 Elapsed Cycles          cycle       727776
    Average SM Active Cycles         cycle     11573.23
    Total SM Elapsed Cycles          cycle      2921932
    Average SMSP Active Cycles       cycle     11374.10
    Total SMSP Elapsed Cycles        cycle     11687728
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.76%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.92% above the average, while the minimum instance value is 70.79% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.43%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.00% above the average, while the minimum instance value is 73.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.76%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.92% above the average, while the minimum instance value is 70.79% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22944
    Memory Throughput                   %        46.83
    DRAM Throughput                     %        46.83
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.58
    L2 Cache Throughput                 %        20.25
    SM Active Cycles                cycle     11554.25
    Compute (SM) Throughput             %        13.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.34
    Achieved Active Warps Per SM           warp        12.16
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.32%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1264640
    Average L1 Active Cycles         cycle     11554.25
    Total L1 Elapsed Cycles          cycle      2853506
    Average L2 Active Cycles         cycle     14341.03
    Total L2 Elapsed Cycles          cycle       726300
    Average SM Active Cycles         cycle     11554.25
    Total SM Elapsed Cycles          cycle      2853506
    Average SMSP Active Cycles       cycle     10983.83
    Total SMSP Elapsed Cycles        cycle     11414024
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.31%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.05% above the average, while the minimum instance value is 70.28% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.76%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.17% above the average, while the minimum instance value is 75.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.31%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.05% above the average, while the minimum instance value is 70.28% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22773
    Memory Throughput                   %        47.14
    DRAM Throughput                     %        47.14
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.78
    L2 Cache Throughput                 %        20.40
    SM Active Cycles                cycle     11501.22
    Compute (SM) Throughput             %        12.74
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.69
    Achieved Active Warps Per SM           warp        12.33
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.62%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1256448
    Average L1 Active Cycles         cycle     11501.22
    Total L1 Elapsed Cycles          cycle      2934874
    Average L2 Active Cycles         cycle     14425.69
    Total L2 Elapsed Cycles          cycle       721080
    Average SM Active Cycles         cycle     11501.22
    Total SM Elapsed Cycles          cycle      2934874
    Average SMSP Active Cycles       cycle     11117.89
    Total SMSP Elapsed Cycles        cycle     11739496
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.31%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.49% above the average, while the minimum instance value is 70.93% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.24%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.80% above the average, while the minimum instance value is 74.55% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.31%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.49% above the average, while the minimum instance value is 70.93% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.14
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9688
    Memory Throughput                   %         5.58
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.01
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3825.16
    Compute (SM) Throughput             %         7.93
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.66
    Achieved Active Warps Per SM           warp        11.84
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.68%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       533504
    Average L1 Active Cycles         cycle      3825.16
    Total L1 Elapsed Cycles          cycle      1230146
    Average L2 Active Cycles         cycle        85.53
    Total L2 Elapsed Cycles          cycle       306432
    Average SM Active Cycles         cycle      3825.16
    Total SM Elapsed Cycles          cycle      1230146
    Average SMSP Active Cycles       cycle      3215.82
    Total SMSP Elapsed Cycles        cycle      4920584
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.92%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 24.92% above the average, while the minimum instance value is 28.08% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.451%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 22.27% above the average, while the minimum instance value is 31.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.92%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 24.92% above the average, while the minimum instance value is 28.08% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22770
    Memory Throughput                   %        47.26
    DRAM Throughput                     %        47.26
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.80
    L2 Cache Throughput                 %        20.39
    SM Active Cycles                cycle     11481.30
    Compute (SM) Throughput             %        13.18
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.76
    Achieved Active Warps Per SM           warp        12.36
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.48%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1253376
    Average L1 Active Cycles         cycle     11481.30
    Total L1 Elapsed Cycles          cycle      2839040
    Average L2 Active Cycles         cycle     14504.56
    Total L2 Elapsed Cycles          cycle       721584
    Average SM Active Cycles         cycle     11481.30
    Total SM Elapsed Cycles          cycle      2839040
    Average SMSP Active Cycles       cycle     11120.26
    Total SMSP Elapsed Cycles        cycle     11356160
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.09%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.68% above the average, while the minimum instance value is 71.53% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.77%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.42% above the average, while the minimum instance value is 75.59% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.09%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.68% above the average, while the minimum instance value is 71.53% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        63372
    Memory Throughput                   %        84.59
    DRAM Throughput                     %        84.59
    Duration                      usecond        28.42
    L1/TEX Cache Throughput             %        10.17
    L2 Cache Throughput                 %        36.75
    SM Active Cycles                cycle     56738.64
    Compute (SM) Throughput             %         9.54
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        93.67
    Achieved Active Warps Per SM           warp        44.96
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3487744
    Average L1 Active Cycles         cycle     56738.64
    Total L1 Elapsed Cycles          cycle      8075880
    Average L2 Active Cycles         cycle     50179.53
    Total L2 Elapsed Cycles          cycle      2006136
    Average SM Active Cycles         cycle     56738.64
    Total SM Elapsed Cycles          cycle      8075880
    Average SMSP Active Cycles       cycle     56191.57
    Total SMSP Elapsed Cycles        cycle     32303520
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.757%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles.          
          Additionally, other SMs have a much lower number of active cycles than the average number of active cycles.   
          Maximum instance value is 6.40% above the average, while the minimum instance value is 7.02% below the        
          average.                                                                                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.7%                                                                                            
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 7.52% above the average, while the minimum instance value is 8.38% below    
          the average.                                                                                                  
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.757%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Additionally, other L1 Slices have a much lower number of active cycles than the average number of active     
          cycles. Maximum instance value is 6.40% above the average, while the minimum instance value is 7.02% below    
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22550
    Memory Throughput                   %        47.73
    DRAM Throughput                     %        47.73
    Duration                      usecond        10.14
    L1/TEX Cache Throughput             %        34.84
    L2 Cache Throughput                 %        20.60
    SM Active Cycles                cycle     11467.18
    Compute (SM) Throughput             %        12.99
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.53
    Achieved Active Warps Per SM           warp        12.26
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.94%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1241088
    Average L1 Active Cycles         cycle     11467.18
    Total L1 Elapsed Cycles          cycle      2879142
    Average L2 Active Cycles         cycle     14344.03
    Total L2 Elapsed Cycles          cycle       713952
    Average SM Active Cycles         cycle     11467.18
    Total SM Elapsed Cycles          cycle      2879142
    Average SMSP Active Cycles       cycle     10946.29
    Total SMSP Elapsed Cycles        cycle     11516568
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.58%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.33% above the average, while the minimum instance value is 71.41% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.44%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.05% above the average, while the minimum instance value is 75.77% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.58%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.33% above the average, while the minimum instance value is 71.41% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22823
    Memory Throughput                   %        46.68
    DRAM Throughput                     %        46.68
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.08
    L2 Cache Throughput                 %        20.30
    SM Active Cycles                cycle     11379.62
    Compute (SM) Throughput             %        12.81
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.68
    Achieved Active Warps Per SM           warp        12.33
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.63%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1268736
    Average L1 Active Cycles         cycle     11379.62
    Total L1 Elapsed Cycles          cycle      2919630
    Average L2 Active Cycles         cycle     14370.33
    Total L2 Elapsed Cycles          cycle       724752
    Average SM Active Cycles         cycle     11379.62
    Total SM Elapsed Cycles          cycle      2919630
    Average SMSP Active Cycles       cycle     11002.26
    Total SMSP Elapsed Cycles        cycle     11678520
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.73%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.56% above the average, while the minimum instance value is 72.19% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.96%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.46% above the average, while the minimum instance value is 75.39% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.73%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.56% above the average, while the minimum instance value is 72.19% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22705
    Memory Throughput                   %        46.99
    DRAM Throughput                     %        46.99
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.92
    L2 Cache Throughput                 %        20.39
    SM Active Cycles                cycle     11440.63
    Compute (SM) Throughput             %        12.89
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.56
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.88%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1260544
    Average L1 Active Cycles         cycle     11440.63
    Total L1 Elapsed Cycles          cycle      2900456
    Average L2 Active Cycles         cycle     14357.36
    Total L2 Elapsed Cycles          cycle       721476
    Average SM Active Cycles         cycle     11440.63
    Total SM Elapsed Cycles          cycle      2900456
    Average SMSP Active Cycles       cycle     11023.08
    Total SMSP Elapsed Cycles        cycle     11601824
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.68%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.93% above the average, while the minimum instance value is 70.24% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.68%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.57% above the average, while the minimum instance value is 75.23% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.68%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.93% above the average, while the minimum instance value is 70.24% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.12
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9660
    Memory Throughput                   %         5.66
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.16
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3785.76
    Compute (SM) Throughput             %         8.07
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.13
    Achieved Active Warps Per SM           warp        12.06
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.73%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       532480
    Average L1 Active Cycles         cycle      3785.76
    Total L1 Elapsed Cycles          cycle      1211212
    Average L2 Active Cycles         cycle        80.42
    Total L2 Elapsed Cycles          cycle       305676
    Average SM Active Cycles         cycle      3785.76
    Total SM Elapsed Cycles          cycle      1211212
    Average SMSP Active Cycles       cycle      3219.50
    Total SMSP Elapsed Cycles        cycle      4844848
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.624%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 21.55% above the average, while the minimum instance value is 28.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.986%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.47% above the average, while the minimum instance value is 31.51% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.624%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 21.55% above the average, while the minimum instance value is 28.47% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23358
    Memory Throughput                   %        46.01
    DRAM Throughput                     %        46.01
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        34.37
    L2 Cache Throughput                 %        19.90
    SM Active Cycles                cycle     11649.30
    Compute (SM) Throughput             %        12.86
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.21
    Achieved Active Warps Per SM           warp        12.10
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.58%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1287168
    Average L1 Active Cycles         cycle     11649.30
    Total L1 Elapsed Cycles          cycle      2909350
    Average L2 Active Cycles         cycle     14324.78
    Total L2 Elapsed Cycles          cycle       739296
    Average SM Active Cycles         cycle     11649.30
    Total SM Elapsed Cycles          cycle      2909350
    Average SMSP Active Cycles       cycle     11022.59
    Total SMSP Elapsed Cycles        cycle     11637400
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.36%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.63% above the average, while the minimum instance value is 71.69% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.44%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.21% above the average, while the minimum instance value is 76.18% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.36%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.63% above the average, while the minimum instance value is 71.69% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        63031
    Memory Throughput                   %        84.89
    DRAM Throughput                     %        84.89
    Duration                      usecond        28.32
    L1/TEX Cache Throughput             %        10.18
    L2 Cache Throughput                 %        36.91
    SM Active Cycles                cycle     56643.05
    Compute (SM) Throughput             %         9.64
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.72
    Achieved Active Warps Per SM           warp        45.46
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245856
    Total DRAM Elapsed Cycles        cycle      3475456
    Average L1 Active Cycles         cycle     56643.05
    Total L1 Elapsed Cycles          cycle      7989174
    Average L2 Active Cycles         cycle     50276.78
    Total L2 Elapsed Cycles          cycle      1997640
    Average SM Active Cycles         cycle     56643.05
    Total SM Elapsed Cycles          cycle      7989174
    Average SMSP Active Cycles       cycle     56847.16
    Total SMSP Elapsed Cycles        cycle     31956696
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.137%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles.          
          Additionally, other SMs have a much lower number of active cycles than the average number of active cycles.   
          Maximum instance value is 5.66% above the average, while the minimum instance value is 7.48% below the        
          average.                                                                                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.269%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 5.79% above the average, while the minimum instance value is 7.71% below    
          the average.                                                                                                  
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.137%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Additionally, other L1 Slices have a much lower number of active cycles than the average number of active     
          cycles. Maximum instance value is 5.66% above the average, while the minimum instance value is 7.48% below    
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        23042
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        34.50
    L2 Cache Throughput                 %        20.10
    SM Active Cycles                cycle     11585.09
    Compute (SM) Throughput             %        13.05
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.22
    Achieved Active Warps Per SM           warp        12.11
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.55%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11585.09
    Total L1 Elapsed Cycles          cycle      2865850
    Average L2 Active Cycles         cycle     14625.28
    Total L2 Elapsed Cycles          cycle       731736
    Average SM Active Cycles         cycle     11585.09
    Total SM Elapsed Cycles          cycle      2865850
    Average SMSP Active Cycles       cycle     11168.94
    Total SMSP Elapsed Cycles        cycle     11463400
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.21%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.91% above the average, while the minimum instance value is 71.55% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.78%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.65% above the average, while the minimum instance value is 76.10% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.21%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.91% above the average, while the minimum instance value is 71.55% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22937
    Memory Throughput                   %        46.68
    DRAM Throughput                     %        46.68
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.12
    L2 Cache Throughput                 %        20.22
    SM Active Cycles                cycle     11718.18
    Compute (SM) Throughput             %        12.94
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.15
    Achieved Active Warps Per SM           warp        12.07
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.7%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1268736
    Average L1 Active Cycles         cycle     11718.18
    Total L1 Elapsed Cycles          cycle      2890640
    Average L2 Active Cycles         cycle     14560.17
    Total L2 Elapsed Cycles          cycle       727488
    Average SM Active Cycles         cycle     11718.18
    Total SM Elapsed Cycles          cycle      2890640
    Average SMSP Active Cycles       cycle     11059.37
    Total SMSP Elapsed Cycles        cycle     11562560
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.87%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.16% above the average, while the minimum instance value is 69.77% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.65%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.20% above the average, while the minimum instance value is 75.11% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.87%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.16% above the average, while the minimum instance value is 69.77% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle         9720
    Memory Throughput                   %         5.67
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.01
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3824.85
    Compute (SM) Throughput             %         8.05
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.81
    Achieved Active Warps Per SM           warp        11.91
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.39%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3824.85
    Total L1 Elapsed Cycles          cycle      1210894
    Average L2 Active Cycles         cycle        92.67
    Total L2 Elapsed Cycles          cycle       307620
    Average SM Active Cycles         cycle      3824.85
    Total SM Elapsed Cycles          cycle      1210894
    Average SMSP Active Cycles       cycle      3254.59
    Total SMSP Elapsed Cycles        cycle      4843576
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.31%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.03% above the average, while the minimum instance value is 28.73% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.334%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.22% above the average, while the minimum instance value is 31.60% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.31%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.03% above the average, while the minimum instance value is 28.73% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23327
    Memory Throughput                   %        46.24
    DRAM Throughput                     %        46.24
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        33.48
    L2 Cache Throughput                 %        19.92
    SM Active Cycles                cycle     11962.94
    Compute (SM) Throughput             %        12.59
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.03
    Achieved Active Warps Per SM           warp        12.01
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.94%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1281024
    Average L1 Active Cycles         cycle     11962.94
    Total L1 Elapsed Cycles          cycle      2972398
    Average L2 Active Cycles         cycle     14369.97
    Total L2 Elapsed Cycles          cycle       738360
    Average SM Active Cycles         cycle     11962.94
    Total SM Elapsed Cycles          cycle      2972398
    Average SMSP Active Cycles       cycle     11053.26
    Total SMSP Elapsed Cycles        cycle     11889592
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.59%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.90% above the average, while the minimum instance value is 69.19% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.94%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.00% above the average, while the minimum instance value is 75.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.59%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.90% above the average, while the minimum instance value is 69.19% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23190
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.49
    L2 Cache Throughput                 %        20.04
    SM Active Cycles                cycle     11591.96
    Compute (SM) Throughput             %        12.78
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.77
    Achieved Active Warps Per SM           warp        12.37
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.45%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11591.96
    Total L1 Elapsed Cycles          cycle      2926688
    Average L2 Active Cycles         cycle     14550.03
    Total L2 Elapsed Cycles          cycle       734076
    Average SM Active Cycles         cycle     11591.96
    Total SM Elapsed Cycles          cycle      2926688
    Average SMSP Active Cycles       cycle     11177.61
    Total SMSP Elapsed Cycles        cycle     11706752
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.02%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.43% above the average, while the minimum instance value is 71.58% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.08%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.17% above the average, while the minimum instance value is 75.14% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.02%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.43% above the average, while the minimum instance value is 71.58% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        63286
    Memory Throughput                   %        84.76
    DRAM Throughput                     %        84.76
    Duration                      usecond        28.38
    L1/TEX Cache Throughput             %        10.13
    L2 Cache Throughput                 %        36.80
    SM Active Cycles                cycle     56948.55
    Compute (SM) Throughput             %         9.58
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.64
    Achieved Active Warps Per SM           warp        45.43
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245857.33
    Total DRAM Elapsed Cycles        cycle      3480576
    Average L1 Active Cycles         cycle     56948.55
    Total L1 Elapsed Cycles          cycle      8039056
    Average L2 Active Cycles         cycle     50175.39
    Total L2 Elapsed Cycles          cycle      2003508
    Average SM Active Cycles         cycle     56948.55
    Total SM Elapsed Cycles          cycle      8039056
    Average SMSP Active Cycles       cycle     56768.61
    Total SMSP Elapsed Cycles        cycle     32156224
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.204%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles. Maximum  
          instance value is 5.74% above the average, while the minimum instance value is 4.88% below the average.       
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.204%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Maximum instance value is 5.74% above the average, while the minimum instance value is 4.88% below the        
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22979
    Memory Throughput                   %        46.53
    DRAM Throughput                     %        46.53
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.53
    L2 Cache Throughput                 %        20.14
    SM Active Cycles                cycle     11602.44
    Compute (SM) Throughput             %        12.98
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.39
    Achieved Active Warps Per SM           warp        12.19
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.21%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1272832
    Average L1 Active Cycles         cycle     11602.44
    Total L1 Elapsed Cycles          cycle      2881104
    Average L2 Active Cycles         cycle     14497.47
    Total L2 Elapsed Cycles          cycle       730188
    Average SM Active Cycles         cycle     11602.44
    Total SM Elapsed Cycles          cycle      2881104
    Average SMSP Active Cycles       cycle     11040.09
    Total SMSP Elapsed Cycles        cycle     11524416
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.05%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.77% above the average, while the minimum instance value is 70.93% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.23%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.33% above the average, while the minimum instance value is 75.58% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.05%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.77% above the average, while the minimum instance value is 70.93% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22755
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        35.00
    L2 Cache Throughput                 %        20.34
    SM Active Cycles                cycle     11444.48
    Compute (SM) Throughput             %        12.65
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.45
    Achieved Active Warps Per SM           warp        12.21
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.11%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11444.48
    Total L1 Elapsed Cycles          cycle      2955432
    Average L2 Active Cycles         cycle     14323.61
    Total L2 Elapsed Cycles          cycle       723060
    Average SM Active Cycles         cycle     11444.48
    Total SM Elapsed Cycles          cycle      2955432
    Average SMSP Active Cycles       cycle     11198.40
    Total SMSP Elapsed Cycles        cycle     11821728
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.29%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.96% above the average, while the minimum instance value is 71.34% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.8%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 42.89% above the average, while the minimum instance value is 74.17% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.29%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.96% above the average, while the minimum instance value is 71.34% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.11
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9771
    Memory Throughput                   %         5.68
    DRAM Throughput                     %         0.74
    Duration                      usecond         4.42
    L1/TEX Cache Throughput             %        13.92
    L2 Cache Throughput                 %         1.89
    SM Active Cycles                cycle      3850.36
    Compute (SM) Throughput             %         8.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        27.53
    Achieved Active Warps Per SM           warp        13.21
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 44.95%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (27.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       330.67
    Total DRAM Elapsed Cycles        cycle       535552
    Average L1 Active Cycles         cycle      3850.36
    Total L1 Elapsed Cycles          cycle      1208780
    Average L2 Active Cycles         cycle        92.25
    Total L2 Elapsed Cycles          cycle       309132
    Average SM Active Cycles         cycle      3850.36
    Total SM Elapsed Cycles          cycle      1208780
    Average SMSP Active Cycles       cycle      3211.40
    Total SMSP Elapsed Cycles        cycle      4835120
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.771%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.97% above the average, while the minimum instance value is 28.08% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.213%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.15% above the average, while the minimum instance value is 33.33% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.771%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.97% above the average, while the minimum instance value is 28.08% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23074
    Memory Throughput                   %        46.61
    DRAM Throughput                     %        46.61
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.68
    L2 Cache Throughput                 %        20.14
    SM Active Cycles                cycle     11546.32
    Compute (SM) Throughput             %        12.96
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.79
    Achieved Active Warps Per SM           warp        12.38
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.42%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1270784
    Average L1 Active Cycles         cycle     11546.32
    Total L1 Elapsed Cycles          cycle      2885450
    Average L2 Active Cycles         cycle     14270.78
    Total L2 Elapsed Cycles          cycle       730332
    Average SM Active Cycles         cycle     11546.32
    Total SM Elapsed Cycles          cycle      2885450
    Average SMSP Active Cycles       cycle     10980.46
    Total SMSP Elapsed Cycles        cycle     11541800
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.16%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.27% above the average, while the minimum instance value is 71.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.72%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.60% above the average, while the minimum instance value is 74.96% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.16%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.27% above the average, while the minimum instance value is 71.47% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22846
    Memory Throughput                   %        46.72
    DRAM Throughput                     %        46.72
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.54
    L2 Cache Throughput                 %        20.25
    SM Active Cycles                cycle     11573.23
    Compute (SM) Throughput             %        13.02
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.65
    Achieved Active Warps Per SM           warp        12.31
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.7%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1267712
    Average L1 Active Cycles         cycle     11573.23
    Total L1 Elapsed Cycles          cycle      2874362
    Average L2 Active Cycles         cycle     14360.39
    Total L2 Elapsed Cycles          cycle       726192
    Average SM Active Cycles         cycle     11573.23
    Total SM Elapsed Cycles          cycle      2874362
    Average SMSP Active Cycles       cycle     11041.60
    Total SMSP Elapsed Cycles        cycle     11497448
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.85%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.40% above the average, while the minimum instance value is 69.94% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.65%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.04% above the average, while the minimum instance value is 75.17% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.85%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.40% above the average, while the minimum instance value is 69.94% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62868
    Memory Throughput                   %        85.14
    DRAM Throughput                     %        85.14
    Duration                      usecond        28.26
    L1/TEX Cache Throughput             %        10.13
    L2 Cache Throughput                 %        37.02
    SM Active Cycles                cycle     56948.56
    Compute (SM) Throughput             %         9.45
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.92
    Achieved Active Warps Per SM           warp        45.56
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245856
    Total DRAM Elapsed Cycles        cycle      3465216
    Average L1 Active Cycles         cycle     56948.56
    Total L1 Elapsed Cycles          cycle      8144694
    Average L2 Active Cycles         cycle     50154.28
    Total L2 Elapsed Cycles          cycle      1991772
    Average SM Active Cycles         cycle     56948.56
    Total SM Elapsed Cycles          cycle      8144694
    Average SMSP Active Cycles       cycle     56680.63
    Total SMSP Elapsed Cycles        cycle     32578776
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23216
    Memory Throughput                   %        46.20
    DRAM Throughput                     %        46.20
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        34.94
    L2 Cache Throughput                 %        19.98
    SM Active Cycles                cycle     11450.84
    Compute (SM) Throughput             %        12.86
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.51
    Achieved Active Warps Per SM           warp        12.25
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.97%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1282048
    Average L1 Active Cycles         cycle     11450.84
    Total L1 Elapsed Cycles          cycle      2907574
    Average L2 Active Cycles         cycle     14421.47
    Total L2 Elapsed Cycles          cycle       736380
    Average SM Active Cycles         cycle     11450.84
    Total SM Elapsed Cycles          cycle      2907574
    Average SMSP Active Cycles       cycle     11037.27
    Total SMSP Elapsed Cycles        cycle     11630296
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.13%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.91% above the average, while the minimum instance value is 70.88% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.8%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.87% above the average, while the minimum instance value is 75.42% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.13%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.91% above the average, while the minimum instance value is 70.88% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9710
    Memory Throughput                   %         5.66
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.14
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3791.41
    Compute (SM) Throughput             %         8.05
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.93
    Achieved Active Warps Per SM           warp        11.97
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.13%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3791.41
    Total L1 Elapsed Cycles          cycle      1212062
    Average L2 Active Cycles         cycle        88.56
    Total L2 Elapsed Cycles          cycle       307440
    Average SM Active Cycles         cycle      3791.41
    Total SM Elapsed Cycles          cycle      1212062
    Average SMSP Active Cycles       cycle      3231.95
    Total SMSP Elapsed Cycles        cycle      4848248
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.26%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.13% above the average, while the minimum instance value is 28.23% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.537%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 25.01% above the average, while the minimum instance value is 33.66% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.26%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.13% above the average, while the minimum instance value is 28.23% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23122
    Memory Throughput                   %        46.57
    DRAM Throughput                     %        46.57
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.77
    L2 Cache Throughput                 %        20.10
    SM Active Cycles                cycle     11500.12
    Compute (SM) Throughput             %        12.85
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.68
    Achieved Active Warps Per SM           warp        12.33
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.63%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1271808
    Average L1 Active Cycles         cycle     11500.12
    Total L1 Elapsed Cycles          cycle      2910156
    Average L2 Active Cycles         cycle     14502.97
    Total L2 Elapsed Cycles          cycle       731628
    Average SM Active Cycles         cycle     11500.12
    Total SM Elapsed Cycles          cycle      2910156
    Average SMSP Active Cycles       cycle     11081.70
    Total SMSP Elapsed Cycles        cycle     11640624
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.99%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.47% above the average, while the minimum instance value is 71.24% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.92%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.96% above the average, while the minimum instance value is 75.42% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.99%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.47% above the average, while the minimum instance value is 71.24% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23286
    Memory Throughput                   %        45.72
    DRAM Throughput                     %        45.72
    Duration                      usecond        10.56
    L1/TEX Cache Throughput             %        35.02
    L2 Cache Throughput                 %        19.88
    SM Active Cycles                cycle     11412.98
    Compute (SM) Throughput             %        12.98
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.88
    Achieved Active Warps Per SM           warp        12.42
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.23%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1295360
    Average L1 Active Cycles         cycle     11412.98
    Total L1 Elapsed Cycles          cycle      2880682
    Average L2 Active Cycles         cycle     14383.06
    Total L2 Elapsed Cycles          cycle       740052
    Average SM Active Cycles         cycle     11412.98
    Total SM Elapsed Cycles          cycle      2880682
    Average SMSP Active Cycles       cycle     11055.04
    Total SMSP Elapsed Cycles        cycle     11522728
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.51%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 44.40% above the average, while the minimum instance value is 71.02% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.8%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.39% above the average, while the minimum instance value is 74.78% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.51%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 44.40% above the average, while the minimum instance value is 71.02% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23087
    Memory Throughput                   %        46.39
    DRAM Throughput                     %        46.39
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.81
    L2 Cache Throughput                 %        20.09
    SM Active Cycles                cycle     11484.38
    Compute (SM) Throughput             %        12.85
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.42
    Achieved Active Warps Per SM           warp        12.20
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.15%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1276928
    Average L1 Active Cycles         cycle     11484.38
    Total L1 Elapsed Cycles          cycle      2911128
    Average L2 Active Cycles         cycle     14574.78
    Total L2 Elapsed Cycles          cycle       732204
    Average SM Active Cycles         cycle     11484.38
    Total SM Elapsed Cycles          cycle      2911128
    Average SMSP Active Cycles       cycle     11133.13
    Total SMSP Elapsed Cycles        cycle     11644512
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.67%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.91% above the average, while the minimum instance value is 70.62% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.89%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.71% above the average, while the minimum instance value is 75.07% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.67%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.91% above the average, while the minimum instance value is 70.62% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        63029
    Memory Throughput                   %        85.06
    DRAM Throughput                     %        85.06
    Duration                      usecond        28.29
    L1/TEX Cache Throughput             %        10.08
    L2 Cache Throughput                 %        36.94
    SM Active Cycles                cycle     57202.59
    Compute (SM) Throughput             %         9.58
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.27
    Achieved Active Warps Per SM           warp        45.73
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3468288
    Average L1 Active Cycles         cycle     57202.59
    Total L1 Elapsed Cycles          cycle      8041212
    Average L2 Active Cycles         cycle     50135.78
    Total L2 Elapsed Cycles          cycle      1995876
    Average SM Active Cycles         cycle     57202.59
    Total SM Elapsed Cycles          cycle      8041212
    Average SMSP Active Cycles       cycle     56734.93
    Total SMSP Elapsed Cycles        cycle     32164848
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22704
    Memory Throughput                   %        47.49
    DRAM Throughput                     %        47.49
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        34.81
    L2 Cache Throughput                 %        20.45
    SM Active Cycles                cycle     11495.76
    Compute (SM) Throughput             %        13.23
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.42
    Achieved Active Warps Per SM           warp        12.20
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.16%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1247232
    Average L1 Active Cycles         cycle     11495.76
    Total L1 Elapsed Cycles          cycle      2827178
    Average L2 Active Cycles         cycle     14386.75
    Total L2 Elapsed Cycles          cycle       719100
    Average SM Active Cycles         cycle     11495.76
    Total SM Elapsed Cycles          cycle      2827178
    Average SMSP Active Cycles       cycle     11061.44
    Total SMSP Elapsed Cycles        cycle     11308712
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.05%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.36% above the average, while the minimum instance value is 71.06% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.08%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.09% above the average, while the minimum instance value is 75.12% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.05%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.36% above the average, while the minimum instance value is 71.06% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.12
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9659
    Memory Throughput                   %         5.64
    DRAM Throughput                     %         0.77
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.14
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3791.66
    Compute (SM) Throughput             %         8.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.91
    Achieved Active Warps Per SM           warp        11.96
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.18%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          340
    Total DRAM Elapsed Cycles        cycle       532480
    Average L1 Active Cycles         cycle      3791.66
    Total L1 Elapsed Cycles          cycle      1216328
    Average L2 Active Cycles         cycle        84.36
    Total L2 Elapsed Cycles          cycle       305460
    Average SM Active Cycles         cycle      3791.66
    Total SM Elapsed Cycles          cycle      1216328
    Average SMSP Active Cycles       cycle      3260.96
    Total SMSP Elapsed Cycles        cycle      4865312
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.623%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 21.61% above the average, while the minimum instance value is 28.21% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.502%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.78% above the average, while the minimum instance value is 30.88% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.623%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 21.61% above the average, while the minimum instance value is 28.21% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22919
    Memory Throughput                   %        46.53
    DRAM Throughput                     %        46.53
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.88
    L2 Cache Throughput                 %        20.20
    SM Active Cycles                cycle     11466.96
    Compute (SM) Throughput             %        12.85
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.75
    Achieved Active Warps Per SM           warp        12.36
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.5%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1272832
    Average L1 Active Cycles         cycle     11466.96
    Total L1 Elapsed Cycles          cycle      2910704
    Average L2 Active Cycles         cycle     14401.44
    Total L2 Elapsed Cycles          cycle       728172
    Average SM Active Cycles         cycle     11466.96
    Total SM Elapsed Cycles          cycle      2910704
    Average SMSP Active Cycles       cycle     11111.25
    Total SMSP Elapsed Cycles        cycle     11642816
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.7%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.03% above the average, while the minimum instance value is 70.89% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.45%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.90% above the average, while the minimum instance value is 76.25% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.7%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.03% above the average, while the minimum instance value is 70.89% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22573
    Memory Throughput                   %        47.22
    DRAM Throughput                     %        47.22
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.96
    L2 Cache Throughput                 %        20.52
    SM Active Cycles                cycle     11438.20
    Compute (SM) Throughput             %        12.60
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.92
    Achieved Active Warps Per SM           warp        12.44
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.16%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1254400
    Average L1 Active Cycles         cycle     11438.20
    Total L1 Elapsed Cycles          cycle      2969876
    Average L2 Active Cycles         cycle     14335.36
    Total L2 Elapsed Cycles          cycle       716940
    Average SM Active Cycles         cycle     11438.20
    Total SM Elapsed Cycles          cycle      2969876
    Average SMSP Active Cycles       cycle     11001.64
    Total SMSP Elapsed Cycles        cycle     11879504
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 20.84%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.26% above the average, while the minimum instance value is 71.04% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.1%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.51% above the average, while the minimum instance value is 76.13% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.84%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.26% above the average, while the minimum instance value is 71.04% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22783
    Memory Throughput                   %        47.29
    DRAM Throughput                     %        47.29
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.64
    L2 Cache Throughput                 %        20.40
    SM Active Cycles                cycle     11534.16
    Compute (SM) Throughput             %        12.97
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.46
    Achieved Active Warps Per SM           warp        12.22
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.07%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1252352
    Average L1 Active Cycles         cycle     11534.16
    Total L1 Elapsed Cycles          cycle      2884358
    Average L2 Active Cycles         cycle     14407.25
    Total L2 Elapsed Cycles          cycle       720936
    Average SM Active Cycles         cycle     11534.16
    Total SM Elapsed Cycles          cycle      2884358
    Average SMSP Active Cycles       cycle     11039.46
    Total SMSP Elapsed Cycles        cycle     11537432
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.69%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.37% above the average, while the minimum instance value is 71.45% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.05%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.02% above the average, while the minimum instance value is 75.23% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.69%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.37% above the average, while the minimum instance value is 71.45% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62610
    Memory Throughput                   %        85.41
    DRAM Throughput                     %        85.41
    Duration                      usecond        28.16
    L1/TEX Cache Throughput             %        10.08
    L2 Cache Throughput                 %        37.15
    SM Active Cycles                cycle     57216.70
    Compute (SM) Throughput             %         9.59
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        96.35
    Achieved Active Warps Per SM           warp        46.25
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3453952
    Average L1 Active Cycles         cycle     57216.70
    Total L1 Elapsed Cycles          cycle      8033676
    Average L2 Active Cycles         cycle     50468.75
    Total L2 Elapsed Cycles          cycle      1984500
    Average SM Active Cycles         cycle     57216.70
    Total SM Elapsed Cycles          cycle      8033676
    Average SMSP Active Cycles       cycle     58004.99
    Total SMSP Elapsed Cycles        cycle     32134704
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.06
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9677
    Memory Throughput                   %         5.66
    DRAM Throughput                     %         0.76
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.11
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3797.91
    Compute (SM) Throughput             %         8.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.77
    Achieved Active Warps Per SM           warp        11.89
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.45%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       529408
    Average L1 Active Cycles         cycle      3797.91
    Total L1 Elapsed Cycles          cycle      1212536
    Average L2 Active Cycles         cycle        82.58
    Total L2 Elapsed Cycles          cycle       306108
    Average SM Active Cycles         cycle      3797.91
    Total SM Elapsed Cycles          cycle      1212536
    Average SMSP Active Cycles       cycle      3223.29
    Total SMSP Elapsed Cycles        cycle      4850144
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.684%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 21.66% above the average, while the minimum instance value is 28.70% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.19%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.07% above the average, while the minimum instance value is 31.75% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.684%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 21.66% above the average, while the minimum instance value is 28.70% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22615
    Memory Throughput                   %        47.14
    DRAM Throughput                     %        47.14
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.91
    L2 Cache Throughput                 %        20.48
    SM Active Cycles                cycle     11443.96
    Compute (SM) Throughput             %        13.15
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.10
    Achieved Active Warps Per SM           warp        12.53
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.8%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1256448
    Average L1 Active Cycles         cycle     11443.96
    Total L1 Elapsed Cycles          cycle      2845144
    Average L2 Active Cycles         cycle     14367.42
    Total L2 Elapsed Cycles          cycle       718344
    Average SM Active Cycles         cycle     11443.96
    Total SM Elapsed Cycles          cycle      2845144
    Average SMSP Active Cycles       cycle     10962.50
    Total SMSP Elapsed Cycles        cycle     11380576
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.96%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.66% above the average, while the minimum instance value is 71.49% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.18%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.97% above the average, while the minimum instance value is 74.67% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.96%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.66% above the average, while the minimum instance value is 71.49% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22845
    Memory Throughput                   %        47.14
    DRAM Throughput                     %        47.14
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.37
    L2 Cache Throughput                 %        20.33
    SM Active Cycles                cycle     11630.95
    Compute (SM) Throughput             %        12.88
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.29
    Achieved Active Warps Per SM           warp        12.14
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.41%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1256448
    Average L1 Active Cycles         cycle     11630.95
    Total L1 Elapsed Cycles          cycle      2904674
    Average L2 Active Cycles         cycle     14423.14
    Total L2 Elapsed Cycles          cycle       723492
    Average SM Active Cycles         cycle     11630.95
    Total SM Elapsed Cycles          cycle      2904674
    Average SMSP Active Cycles       cycle     11023.53
    Total SMSP Elapsed Cycles        cycle     11618696
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.6%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.14% above the average, while the minimum instance value is 70.72% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.49%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.23% above the average, while the minimum instance value is 74.79% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.6%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.14% above the average, while the minimum instance value is 70.72% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22711
    Memory Throughput                   %        46.99
    DRAM Throughput                     %        46.99
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        35.09
    L2 Cache Throughput                 %        20.40
    SM Active Cycles                cycle     11393.25
    Compute (SM) Throughput             %        13.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.90
    Achieved Active Warps Per SM           warp        12.43
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.2%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1260544
    Average L1 Active Cycles         cycle     11393.25
    Total L1 Elapsed Cycles          cycle      2871230
    Average L2 Active Cycles         cycle     14397.33
    Total L2 Elapsed Cycles          cycle       721152
    Average SM Active Cycles         cycle     11393.25
    Total SM Elapsed Cycles          cycle      2871230
    Average SMSP Active Cycles       cycle     11078.37
    Total SMSP Elapsed Cycles        cycle     11484920
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.81%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.95% above the average, while the minimum instance value is 71.26% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.05%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.64% above the average, while the minimum instance value is 75.10% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.81%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.95% above the average, while the minimum instance value is 71.26% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22740
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.73
    L2 Cache Throughput                 %        20.35
    SM Active Cycles                cycle     11510.30
    Compute (SM) Throughput             %        13.01
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.93
    Achieved Active Warps Per SM           warp        12.45
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.13%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11510.30
    Total L1 Elapsed Cycles          cycle      2876360
    Average L2 Active Cycles         cycle     14359.03
    Total L2 Elapsed Cycles          cycle       722700
    Average SM Active Cycles         cycle     11510.30
    Total SM Elapsed Cycles          cycle      2876360
    Average SMSP Active Cycles       cycle     11055.22
    Total SMSP Elapsed Cycles        cycle     11505440
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.6%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.18% above the average, while the minimum instance value is 70.83% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.67%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.05% above the average, while the minimum instance value is 76.41% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.6%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.18% above the average, while the minimum instance value is 70.83% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        63131
    Memory Throughput                   %        84.86
    DRAM Throughput                     %        84.86
    Duration                      usecond        28.35
    L1/TEX Cache Throughput             %        10.05
    L2 Cache Throughput                 %        36.88
    SM Active Cycles                cycle     57357.12
    Compute (SM) Throughput             %         9.60
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        96.40
    Achieved Active Warps Per SM           warp        46.27
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3476480
    Average L1 Active Cycles         cycle     57357.12
    Total L1 Elapsed Cycles          cycle      8020554
    Average L2 Active Cycles         cycle     50378.53
    Total L2 Elapsed Cycles          cycle      1999476
    Average SM Active Cycles         cycle     57357.12
    Total SM Elapsed Cycles          cycle      8020554
    Average SMSP Active Cycles       cycle     57202.89
    Total SMSP Elapsed Cycles        cycle     32082216
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.09
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9715
    Memory Throughput                   %         5.68
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.42
    L1/TEX Cache Throughput             %        14.04
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3817.76
    Compute (SM) Throughput             %         8.08
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.73
    Achieved Active Warps Per SM           warp        11.87
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.54%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3817.76
    Total L1 Elapsed Cycles          cycle      1208480
    Average L2 Active Cycles         cycle        86.75
    Total L2 Elapsed Cycles          cycle       307332
    Average SM Active Cycles         cycle      3817.76
    Total SM Elapsed Cycles          cycle      1208480
    Average SMSP Active Cycles       cycle      3226.63
    Total SMSP Elapsed Cycles        cycle      4833920
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.136%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.59% above the average, while the minimum instance value is 28.91% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.154%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 26.78% above the average, while the minimum instance value is 30.30% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.136%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.59% above the average, while the minimum instance value is 28.91% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22995
    Memory Throughput                   %        46.77
    DRAM Throughput                     %        46.77
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.78
    L2 Cache Throughput                 %        20.19
    SM Active Cycles                cycle     11486.47
    Compute (SM) Throughput             %        12.93
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.93
    Achieved Active Warps Per SM           warp        12.45
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.14%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49368
    Total DRAM Elapsed Cycles        cycle      1266688
    Average L1 Active Cycles         cycle     11486.47
    Total L1 Elapsed Cycles          cycle      2893812
    Average L2 Active Cycles         cycle     14258.22
    Total L2 Elapsed Cycles          cycle       728316
    Average SM Active Cycles         cycle     11486.47
    Total SM Elapsed Cycles          cycle      2893812
    Average SMSP Active Cycles       cycle     11035.80
    Total SMSP Elapsed Cycles        cycle     11575248
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22%                                                                                             
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.29% above the average, while the minimum instance value is 71.08% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.79%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.64% above the average, while the minimum instance value is 74.43% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22%                                                                                             
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.29% above the average, while the minimum instance value is 71.08% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        23054
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        35.07
    L2 Cache Throughput                 %        20.11
    SM Active Cycles                cycle     11406.36
    Compute (SM) Throughput             %        12.80
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.28
    Achieved Active Warps Per SM           warp        12.61
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.44%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11406.36
    Total L1 Elapsed Cycles          cycle      2923054
    Average L2 Active Cycles         cycle     14427.19
    Total L2 Elapsed Cycles          cycle       731592
    Average SM Active Cycles         cycle     11406.36
    Total SM Elapsed Cycles          cycle      2923054
    Average SMSP Active Cycles       cycle     11121.33
    Total SMSP Elapsed Cycles        cycle     11692216
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.84%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.72% above the average, while the minimum instance value is 71.35% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.88%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.92% above the average, while the minimum instance value is 75.83% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.84%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.72% above the average, while the minimum instance value is 71.35% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22703
    Memory Throughput                   %        47.22
    DRAM Throughput                     %        47.22
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.98
    L2 Cache Throughput                 %        20.43
    SM Active Cycles                cycle     11443.56
    Compute (SM) Throughput             %        12.83
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.63
    Achieved Active Warps Per SM           warp        12.30
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.73%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1254400
    Average L1 Active Cycles         cycle     11443.56
    Total L1 Elapsed Cycles          cycle      2914612
    Average L2 Active Cycles         cycle     14616.64
    Total L2 Elapsed Cycles          cycle       719964
    Average SM Active Cycles         cycle     11443.56
    Total SM Elapsed Cycles          cycle      2914612
    Average SMSP Active Cycles       cycle     11176.09
    Total SMSP Elapsed Cycles        cycle     11658448
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.29%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.37% above the average, while the minimum instance value is 71.66% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.91%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.65% above the average, while the minimum instance value is 76.12% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.29%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.37% above the average, while the minimum instance value is 71.66% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23346
    Memory Throughput                   %        46.13
    DRAM Throughput                     %        46.13
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        34.51
    L2 Cache Throughput                 %        19.91
    SM Active Cycles                cycle     11584.60
    Compute (SM) Throughput             %        13.02
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.54
    Achieved Active Warps Per SM           warp        12.26
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.92%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1284096
    Average L1 Active Cycles         cycle     11584.60
    Total L1 Elapsed Cycles          cycle      2872406
    Average L2 Active Cycles         cycle     14274.22
    Total L2 Elapsed Cycles          cycle       738756
    Average SM Active Cycles         cycle     11584.60
    Total SM Elapsed Cycles          cycle      2872406
    Average SMSP Active Cycles       cycle     11112.69
    Total SMSP Elapsed Cycles        cycle     11489624
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.51%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.60% above the average, while the minimum instance value is 72.11% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.08%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.58% above the average, while the minimum instance value is 74.58% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.51%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.60% above the average, while the minimum instance value is 72.11% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        62834
    Memory Throughput                   %        85.31
    DRAM Throughput                     %        85.31
    Duration                      usecond        28.19
    L1/TEX Cache Throughput             %        10.01
    L2 Cache Throughput                 %        37.06
    SM Active Cycles                cycle     57606.88
    Compute (SM) Throughput             %         9.61
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.97
    Achieved Active Warps Per SM           warp        46.06
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3458048
    Average L1 Active Cycles         cycle     57606.88
    Total L1 Elapsed Cycles          cycle      8015044
    Average L2 Active Cycles         cycle     50355.42
    Total L2 Elapsed Cycles          cycle      1989288
    Average SM Active Cycles         cycle     57606.88
    Total SM Elapsed Cycles          cycle      8015044
    Average SMSP Active Cycles       cycle     57195.52
    Total SMSP Elapsed Cycles        cycle     32060176
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22611
    Memory Throughput                   %        47.11
    DRAM Throughput                     %        47.11
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        35.11
    L2 Cache Throughput                 %        20.46
    SM Active Cycles                cycle     11385.90
    Compute (SM) Throughput             %        12.88
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.61
    Achieved Active Warps Per SM           warp        12.29
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.78%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1257472
    Average L1 Active Cycles         cycle     11385.90
    Total L1 Elapsed Cycles          cycle      2903218
    Average L2 Active Cycles         cycle     14401.39
    Total L2 Elapsed Cycles          cycle       718812
    Average SM Active Cycles         cycle     11385.90
    Total SM Elapsed Cycles          cycle      2903218
    Average SMSP Active Cycles       cycle     11025.45
    Total SMSP Elapsed Cycles        cycle     11612872
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.45%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.72% above the average, while the minimum instance value is 71.30% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.76%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.76% above the average, while the minimum instance value is 75.08% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.45%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.72% above the average, while the minimum instance value is 71.30% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22635
    Memory Throughput                   %        47.06
    DRAM Throughput                     %        47.06
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        35.19
    L2 Cache Throughput                 %        20.46
    SM Active Cycles                cycle     11365.21
    Compute (SM) Throughput             %        12.90
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.86
    Achieved Active Warps Per SM           warp        12.41
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.27%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1258496
    Average L1 Active Cycles         cycle     11365.21
    Total L1 Elapsed Cycles          cycle      2897958
    Average L2 Active Cycles         cycle     14230.92
    Total L2 Elapsed Cycles          cycle       719028
    Average SM Active Cycles         cycle     11365.21
    Total SM Elapsed Cycles          cycle      2897958
    Average SMSP Active Cycles       cycle     11012.96
    Total SMSP Elapsed Cycles        cycle     11591832
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.44%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.70% above the average, while the minimum instance value is 70.82% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.59%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.39% above the average, while the minimum instance value is 74.83% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.44%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.70% above the average, while the minimum instance value is 70.82% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23010
    Memory Throughput                   %        46.31
    DRAM Throughput                     %        46.31
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.98
    L2 Cache Throughput                 %        20.12
    SM Active Cycles                cycle     11434.48
    Compute (SM) Throughput             %        12.96
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.54
    Achieved Active Warps Per SM           warp        12.26
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.92%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1278976
    Average L1 Active Cycles         cycle     11434.48
    Total L1 Elapsed Cycles          cycle      2884968
    Average L2 Active Cycles         cycle     14347.92
    Total L2 Elapsed Cycles          cycle       731016
    Average SM Active Cycles         cycle     11434.48
    Total SM Elapsed Cycles          cycle      2884968
    Average SMSP Active Cycles       cycle     10965.46
    Total SMSP Elapsed Cycles        cycle     11539872
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22%                                                                                             
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.36% above the average, while the minimum instance value is 71.11% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.93%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.08% above the average, while the minimum instance value is 76.10% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22%                                                                                             
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.36% above the average, while the minimum instance value is 71.11% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23171
    Memory Throughput                   %        46.53
    DRAM Throughput                     %        46.53
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.30
    L2 Cache Throughput                 %        20.06
    SM Active Cycles                cycle     11666.03
    Compute (SM) Throughput             %        13.02
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.14
    Achieved Active Warps Per SM           warp        12.07
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.71%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1272832
    Average L1 Active Cycles         cycle     11666.03
    Total L1 Elapsed Cycles          cycle      2872596
    Average L2 Active Cycles         cycle     14314.53
    Total L2 Elapsed Cycles          cycle       733320
    Average SM Active Cycles         cycle     11666.03
    Total SM Elapsed Cycles          cycle      2872596
    Average SMSP Active Cycles       cycle     11026.72
    Total SMSP Elapsed Cycles        cycle     11490384
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.58%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.45% above the average, while the minimum instance value is 70.86% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.1%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.98% above the average, while the minimum instance value is 75.35% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.58%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.45% above the average, while the minimum instance value is 70.86% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23028
    Memory Throughput                   %        46.77
    DRAM Throughput                     %        46.77
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.78
    L2 Cache Throughput                 %        20.17
    SM Active Cycles                cycle     11497.84
    Compute (SM) Throughput             %        12.96
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.69
    Achieved Active Warps Per SM           warp        12.33
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.63%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1266688
    Average L1 Active Cycles         cycle     11497.84
    Total L1 Elapsed Cycles          cycle      2887032
    Average L2 Active Cycles         cycle     14286.44
    Total L2 Elapsed Cycles          cycle       729036
    Average SM Active Cycles         cycle     11497.84
    Total SM Elapsed Cycles          cycle      2887032
    Average SMSP Active Cycles       cycle     11070.52
    Total SMSP Elapsed Cycles        cycle     11548128
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.25%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.65% above the average, while the minimum instance value is 71.16% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.77%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.36% above the average, while the minimum instance value is 76.38% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.25%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.65% above the average, while the minimum instance value is 71.16% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        64275
    Memory Throughput                   %        83.10
    DRAM Throughput                     %        83.10
    Duration                      usecond        28.93
    L1/TEX Cache Throughput             %        10.20
    L2 Cache Throughput                 %        36.18
    SM Active Cycles                cycle     56557.20
    Compute (SM) Throughput             %         9.49
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.04
    Achieved Active Warps Per SM           warp        45.62
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3550208
    Average L1 Active Cycles         cycle     56557.20
    Total L1 Elapsed Cycles          cycle      8116154
    Average L2 Active Cycles         cycle     50257.81
    Total L2 Elapsed Cycles          cycle      2037852
    Average SM Active Cycles         cycle     56557.20
    Total SM Elapsed Cycles          cycle      8116154
    Average SMSP Active Cycles       cycle     56573.54
    Total SMSP Elapsed Cycles        cycle     32464616
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.964%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles. Maximum  
          instance value is 7.81% above the average, while the minimum instance value is 4.89% below the average.       
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.518%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 6.18% above the average, while the minimum instance value is 5.97% below    
          the average.                                                                                                  
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.964%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Maximum instance value is 7.81% above the average, while the minimum instance value is 4.89% below the        
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22884
    Memory Throughput                   %        46.53
    DRAM Throughput                     %        46.53
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        33.92
    L2 Cache Throughput                 %        20.24
    SM Active Cycles                cycle     11792.61
    Compute (SM) Throughput             %        12.79
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.72
    Achieved Active Warps Per SM           warp        11.87
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.56%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1272832
    Average L1 Active Cycles         cycle     11792.61
    Total L1 Elapsed Cycles          cycle      2923460
    Average L2 Active Cycles         cycle     14320.11
    Total L2 Elapsed Cycles          cycle       726696
    Average SM Active Cycles         cycle     11792.61
    Total SM Elapsed Cycles          cycle      2923460
    Average SMSP Active Cycles       cycle     10936.77
    Total SMSP Elapsed Cycles        cycle     11693840
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.3%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.26% above the average, while the minimum instance value is 68.76% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.81%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.54% above the average, while the minimum instance value is 75.60% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.3%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.26% above the average, while the minimum instance value is 68.76% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22606
    Memory Throughput                   %        47.18
    DRAM Throughput                     %        47.18
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.74
    L2 Cache Throughput                 %        20.46
    SM Active Cycles                cycle     11515.02
    Compute (SM) Throughput             %        12.92
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.33
    Achieved Active Warps Per SM           warp        12.16
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.35%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1255424
    Average L1 Active Cycles         cycle     11515.02
    Total L1 Elapsed Cycles          cycle      2894856
    Average L2 Active Cycles         cycle     14278.94
    Total L2 Elapsed Cycles          cycle       718776
    Average SM Active Cycles         cycle     11515.02
    Total SM Elapsed Cycles          cycle      2894856
    Average SMSP Active Cycles       cycle     11058.88
    Total SMSP Elapsed Cycles        cycle     11579424
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.49%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.20% above the average, while the minimum instance value is 70.52% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.73%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.43% above the average, while the minimum instance value is 75.77% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.49%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.20% above the average, while the minimum instance value is 70.52% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23260
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        34.32
    L2 Cache Throughput                 %        19.98
    SM Active Cycles                cycle     11667.07
    Compute (SM) Throughput             %        12.94
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.27
    Achieved Active Warps Per SM           warp        12.13
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.47%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11667.07
    Total L1 Elapsed Cycles          cycle      2889678
    Average L2 Active Cycles         cycle     14372.83
    Total L2 Elapsed Cycles          cycle       736164
    Average SM Active Cycles         cycle     11667.07
    Total SM Elapsed Cycles          cycle      2889678
    Average SMSP Active Cycles       cycle     11035.96
    Total SMSP Elapsed Cycles        cycle     11558712
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.33%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.20% above the average, while the minimum instance value is 71.30% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.3%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.57% above the average, while the minimum instance value is 75.40% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.33%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.20% above the average, while the minimum instance value is 71.30% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22902
    Memory Throughput                   %        46.57
    DRAM Throughput                     %        46.57
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.92
    L2 Cache Throughput                 %        20.35
    SM Active Cycles                cycle     11456.05
    Compute (SM) Throughput             %        13.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.33
    Achieved Active Warps Per SM           warp        12.64
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.33%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1271808
    Average L1 Active Cycles         cycle     11456.05
    Total L1 Elapsed Cycles          cycle      2873144
    Average L2 Active Cycles         cycle     14396.42
    Total L2 Elapsed Cycles          cycle       727668
    Average SM Active Cycles         cycle     11456.05
    Total SM Elapsed Cycles          cycle      2873144
    Average SMSP Active Cycles       cycle     11002.86
    Total SMSP Elapsed Cycles        cycle     11492576
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.96%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.02% above the average, while the minimum instance value is 70.93% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.84%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.54% above the average, while the minimum instance value is 75.32% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.96%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.02% above the average, while the minimum instance value is 70.93% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22649
    Memory Throughput                   %        47.06
    DRAM Throughput                     %        47.06
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.91
    L2 Cache Throughput                 %        20.45
    SM Active Cycles                cycle     11448.12
    Compute (SM) Throughput             %        12.65
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.67
    Achieved Active Warps Per SM           warp        12.32
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.67%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1258496
    Average L1 Active Cycles         cycle     11448.12
    Total L1 Elapsed Cycles          cycle      2956474
    Average L2 Active Cycles         cycle     14311.22
    Total L2 Elapsed Cycles          cycle       719532
    Average SM Active Cycles         cycle     11448.12
    Total SM Elapsed Cycles          cycle      2956474
    Average SMSP Active Cycles       cycle     11012.48
    Total SMSP Elapsed Cycles        cycle     11825896
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 20.77%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.90% above the average, while the minimum instance value is 71.05% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.88%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.80% above the average, while the minimum instance value is 74.83% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.77%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.90% above the average, while the minimum instance value is 71.05% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        62805
    Memory Throughput                   %        85.01
    DRAM Throughput                     %        85.01
    Duration                      usecond        28.29
    L1/TEX Cache Throughput             %        10.13
    L2 Cache Throughput                 %        37.00
    SM Active Cycles                cycle     56933.10
    Compute (SM) Throughput             %         9.50
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.06
    Achieved Active Warps Per SM           warp        45.63
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3470336
    Average L1 Active Cycles         cycle     56933.10
    Total L1 Elapsed Cycles          cycle      8105792
    Average L2 Active Cycles         cycle     50074.06
    Total L2 Elapsed Cycles          cycle      1992528
    Average SM Active Cycles         cycle     56933.10
    Total SM Elapsed Cycles          cycle      8105792
    Average SMSP Active Cycles       cycle     56902.96
    Total SMSP Elapsed Cycles        cycle     32423168
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22865
    Memory Throughput                   %        46.61
    DRAM Throughput                     %        46.61
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.61
    L2 Cache Throughput                 %        20.24
    SM Active Cycles                cycle     11557.59
    Compute (SM) Throughput             %        12.79
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.04
    Achieved Active Warps Per SM           warp        12.02
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.91%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1270784
    Average L1 Active Cycles         cycle     11557.59
    Total L1 Elapsed Cycles          cycle      2923478
    Average L2 Active Cycles         cycle     14380.64
    Total L2 Elapsed Cycles          cycle       726840
    Average SM Active Cycles         cycle     11557.59
    Total SM Elapsed Cycles          cycle      2923478
    Average SMSP Active Cycles       cycle     10963.64
    Total SMSP Elapsed Cycles        cycle     11693912
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.33%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.15% above the average, while the minimum instance value is 70.64% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.29%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.35% above the average, while the minimum instance value is 75.14% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.33%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.15% above the average, while the minimum instance value is 70.64% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22754
    Memory Throughput                   %        47.26
    DRAM Throughput                     %        47.26
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.72
    L2 Cache Throughput                 %        20.40
    SM Active Cycles                cycle     11522.05
    Compute (SM) Throughput             %        13.12
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.36
    Achieved Active Warps Per SM           warp        12.17
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.28%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1253376
    Average L1 Active Cycles         cycle     11522.05
    Total L1 Elapsed Cycles          cycle      2850370
    Average L2 Active Cycles         cycle     14399.36
    Total L2 Elapsed Cycles          cycle       721008
    Average SM Active Cycles         cycle     11522.05
    Total SM Elapsed Cycles          cycle      2850370
    Average SMSP Active Cycles       cycle     11017.71
    Total SMSP Elapsed Cycles        cycle     11401480
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.91%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.35% above the average, while the minimum instance value is 70.94% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.1%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.67% above the average, while the minimum instance value is 75.28% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.91%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.35% above the average, while the minimum instance value is 70.94% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22839
    Memory Throughput                   %        47.19
    DRAM Throughput                     %        47.19
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.83
    L2 Cache Throughput                 %        20.35
    SM Active Cycles                cycle     11496.36
    Compute (SM) Throughput             %        13.06
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.41
    Achieved Active Warps Per SM           warp        12.20
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.18%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1255424
    Average L1 Active Cycles         cycle     11496.36
    Total L1 Elapsed Cycles          cycle      2862752
    Average L2 Active Cycles         cycle     14531.33
    Total L2 Elapsed Cycles          cycle       722844
    Average SM Active Cycles         cycle     11496.36
    Total SM Elapsed Cycles          cycle      2862752
    Average SMSP Active Cycles       cycle     11022.06
    Total SMSP Elapsed Cycles        cycle     11451008
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.96%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.72% above the average, while the minimum instance value is 71.65% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.35%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.35% above the average, while the minimum instance value is 75.39% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.96%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.72% above the average, while the minimum instance value is 71.65% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22889
    Memory Throughput                   %        46.57
    DRAM Throughput                     %        46.57
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.86
    L2 Cache Throughput                 %        20.24
    SM Active Cycles                cycle     11471.22
    Compute (SM) Throughput             %        12.96
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.48
    Achieved Active Warps Per SM           warp        12.23
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.04%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1271808
    Average L1 Active Cycles         cycle     11471.22
    Total L1 Elapsed Cycles          cycle      2885090
    Average L2 Active Cycles         cycle     14275.08
    Total L2 Elapsed Cycles          cycle       726624
    Average SM Active Cycles         cycle     11471.22
    Total SM Elapsed Cycles          cycle      2885090
    Average SMSP Active Cycles       cycle     10893.60
    Total SMSP Elapsed Cycles        cycle     11540360
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.61%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.47% above the average, while the minimum instance value is 70.97% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.29%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.05% above the average, while the minimum instance value is 75.09% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.61%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.47% above the average, while the minimum instance value is 70.97% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9700
    Memory Throughput                   %         5.72
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.00
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3827.28
    Compute (SM) Throughput             %         8.15
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.98
    Achieved Active Warps Per SM           warp        11.99
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.04%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3827.28
    Total L1 Elapsed Cycles          cycle      1199284
    Average L2 Active Cycles         cycle        87.06
    Total L2 Elapsed Cycles          cycle       306900
    Average SM Active Cycles         cycle      3827.28
    Total SM Elapsed Cycles          cycle      1199284
    Average SMSP Active Cycles       cycle      3267.10
    Total SMSP Elapsed Cycles        cycle      4797136
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 10.22%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 25.01% above the average, while the minimum instance value is 28.77% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.729%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 25.03% above the average, while the minimum instance value is 30.27% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 10.22%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 25.01% above the average, while the minimum instance value is 28.77% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        62485
    Memory Throughput                   %        85.77
    DRAM Throughput                     %        85.77
    Duration                      usecond           28
    L1/TEX Cache Throughput             %        10.14
    L2 Cache Throughput                 %        37.26
    SM Active Cycles                cycle     56887.36
    Compute (SM) Throughput             %         9.66
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.29
    Achieved Active Warps Per SM           warp        45.74
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3439616
    Average L1 Active Cycles         cycle     56887.36
    Total L1 Elapsed Cycles          cycle      7968376
    Average L2 Active Cycles         cycle     49913.36
    Total L2 Elapsed Cycles          cycle      1978668
    Average SM Active Cycles         cycle     56887.36
    Total SM Elapsed Cycles          cycle      7968376
    Average SMSP Active Cycles       cycle     56788.66
    Total SMSP Elapsed Cycles        cycle     31873504
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22734
    Memory Throughput                   %        47.29
    DRAM Throughput                     %        47.29
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        34.69
    L2 Cache Throughput                 %        20.44
    SM Active Cycles                cycle     11509.02
    Compute (SM) Throughput             %        13.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.98
    Achieved Active Warps Per SM           warp        12.47
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.03%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1252352
    Average L1 Active Cycles         cycle     11509.02
    Total L1 Elapsed Cycles          cycle      2871916
    Average L2 Active Cycles         cycle     14378.17
    Total L2 Elapsed Cycles          cycle       719676
    Average SM Active Cycles         cycle     11509.02
    Total SM Elapsed Cycles          cycle      2871916
    Average SMSP Active Cycles       cycle     11021.78
    Total SMSP Elapsed Cycles        cycle     11487664
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.68%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.26% above the average, while the minimum instance value is 71.14% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.75%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.28% above the average, while the minimum instance value is 75.37% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.68%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.26% above the average, while the minimum instance value is 71.14% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22513
    Memory Throughput                   %        47.46
    DRAM Throughput                     %        47.46
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        34.95
    L2 Cache Throughput                 %        20.57
    SM Active Cycles                cycle     11433.59
    Compute (SM) Throughput             %        12.81
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.68
    Achieved Active Warps Per SM           warp        12.33
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.64%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49364
    Total DRAM Elapsed Cycles        cycle      1248256
    Average L1 Active Cycles         cycle     11433.59
    Total L1 Elapsed Cycles          cycle      2919850
    Average L2 Active Cycles         cycle     14503.53
    Total L2 Elapsed Cycles          cycle       715176
    Average SM Active Cycles         cycle     11433.59
    Total SM Elapsed Cycles          cycle      2919850
    Average SMSP Active Cycles       cycle     11017.13
    Total SMSP Elapsed Cycles        cycle     11679400
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.33%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.55% above the average, while the minimum instance value is 71.21% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.58%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.68% above the average, while the minimum instance value is 75.21% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.33%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.55% above the average, while the minimum instance value is 71.21% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22681
    Memory Throughput                   %        47.02
    DRAM Throughput                     %        47.02
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.85
    L2 Cache Throughput                 %        20.41
    SM Active Cycles                cycle     11455.79
    Compute (SM) Throughput             %        13.12
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.39
    Achieved Active Warps Per SM           warp        12.19
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.23%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11455.79
    Total L1 Elapsed Cycles          cycle      2851412
    Average L2 Active Cycles         cycle     14399.06
    Total L2 Elapsed Cycles          cycle       720756
    Average SM Active Cycles         cycle     11455.79
    Total SM Elapsed Cycles          cycle      2851412
    Average SMSP Active Cycles       cycle     10961.09
    Total SMSP Elapsed Cycles        cycle     11405648
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.01%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.79% above the average, while the minimum instance value is 71.46% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.63%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.95% above the average, while the minimum instance value is 75.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.01%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.79% above the average, while the minimum instance value is 71.46% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22550
    Memory Throughput                   %        47.53
    DRAM Throughput                     %        47.53
    Duration                      usecond        10.18
    L1/TEX Cache Throughput             %        34.73
    L2 Cache Throughput                 %        20.57
    SM Active Cycles                cycle     11504.61
    Compute (SM) Throughput             %        12.91
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.44
    Achieved Active Warps Per SM           warp        12.21
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.12%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1246208
    Average L1 Active Cycles         cycle     11504.61
    Total L1 Elapsed Cycles          cycle      2897674
    Average L2 Active Cycles         cycle     14514.36
    Total L2 Elapsed Cycles          cycle       715176
    Average SM Active Cycles         cycle     11504.61
    Total SM Elapsed Cycles          cycle      2897674
    Average SMSP Active Cycles       cycle     10969.00
    Total SMSP Elapsed Cycles        cycle     11590696
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.28%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.88% above the average, while the minimum instance value is 70.91% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.56%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.49% above the average, while the minimum instance value is 75.16% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.28%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.88% above the average, while the minimum instance value is 70.91% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9704
    Memory Throughput                   %         5.69
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.07
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3809.31
    Compute (SM) Throughput             %         8.08
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.84
    Achieved Active Warps Per SM           warp        11.92
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.33%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3809.31
    Total L1 Elapsed Cycles          cycle      1206468
    Average L2 Active Cycles         cycle        87.11
    Total L2 Elapsed Cycles          cycle       307116
    Average SM Active Cycles         cycle      3809.31
    Total SM Elapsed Cycles          cycle      1206468
    Average SMSP Active Cycles       cycle      3244.59
    Total SMSP Elapsed Cycles        cycle      4825872
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.288%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.98% above the average, while the minimum instance value is 28.39% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.162%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.71% above the average, while the minimum instance value is 32.13% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.288%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.98% above the average, while the minimum instance value is 28.39% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        62694
    Memory Throughput                   %        85.57
    DRAM Throughput                     %        85.57
    Duration                      usecond        28.10
    L1/TEX Cache Throughput             %        10.03
    L2 Cache Throughput                 %        37.15
    SM Active Cycles                cycle     57498.09
    Compute (SM) Throughput             %         9.62
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.97
    Achieved Active Warps Per SM           warp        45.58
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3447808
    Average L1 Active Cycles         cycle     57498.09
    Total L1 Elapsed Cycles          cycle      8000686
    Average L2 Active Cycles         cycle     50334.94
    Total L2 Elapsed Cycles          cycle      1984572
    Average SM Active Cycles         cycle     57498.09
    Total SM Elapsed Cycles          cycle      8000686
    Average SMSP Active Cycles       cycle     56949.27
    Total SMSP Elapsed Cycles        cycle     32002744
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22742
    Memory Throughput                   %        46.95
    DRAM Throughput                     %        46.95
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.97
    L2 Cache Throughput                 %        20.37
    SM Active Cycles                cycle     11432.91
    Compute (SM) Throughput             %        13.00
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.40
    Achieved Active Warps Per SM           warp        12.19
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.19%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1261568
    Average L1 Active Cycles         cycle     11432.91
    Total L1 Elapsed Cycles          cycle      2876850
    Average L2 Active Cycles         cycle     14335.86
    Total L2 Elapsed Cycles          cycle       722088
    Average SM Active Cycles         cycle     11432.91
    Total SM Elapsed Cycles          cycle      2876850
    Average SMSP Active Cycles       cycle     11085.24
    Total SMSP Elapsed Cycles        cycle     11507400
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.67%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.60% above the average, while the minimum instance value is 71.97% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.53%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.65% above the average, while the minimum instance value is 75.53% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.67%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.60% above the average, while the minimum instance value is 71.97% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22598
    Memory Throughput                   %        47.45
    DRAM Throughput                     %        47.45
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        34.98
    L2 Cache Throughput                 %        20.53
    SM Active Cycles                cycle     11434.88
    Compute (SM) Throughput             %        12.78
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.36
    Achieved Active Warps Per SM           warp        12.18
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.27%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1248256
    Average L1 Active Cycles         cycle     11434.88
    Total L1 Elapsed Cycles          cycle      2925606
    Average L2 Active Cycles         cycle     14493.17
    Total L2 Elapsed Cycles          cycle       716544
    Average SM Active Cycles         cycle     11434.88
    Total SM Elapsed Cycles          cycle      2925606
    Average SMSP Active Cycles       cycle     11097.66
    Total SMSP Elapsed Cycles        cycle     11702424
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.29%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.56% above the average, while the minimum instance value is 71.26% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.2%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.66% above the average, while the minimum instance value is 75.49% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.29%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.56% above the average, while the minimum instance value is 71.26% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23195
    Memory Throughput                   %        46.27
    DRAM Throughput                     %        46.27
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        34.36
    L2 Cache Throughput                 %        20.00
    SM Active Cycles                cycle     11643.98
    Compute (SM) Throughput             %        13.13
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.09
    Achieved Active Warps Per SM           warp        12.04
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.82%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1280000
    Average L1 Active Cycles         cycle     11643.98
    Total L1 Elapsed Cycles          cycle      2848736
    Average L2 Active Cycles         cycle     14418.69
    Total L2 Elapsed Cycles          cycle       735408
    Average SM Active Cycles         cycle     11643.98
    Total SM Elapsed Cycles          cycle      2848736
    Average SMSP Active Cycles       cycle     10995.30
    Total SMSP Elapsed Cycles        cycle     11394944
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.61%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.23% above the average, while the minimum instance value is 70.92% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.91%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.34% above the average, while the minimum instance value is 75.84% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.61%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.23% above the average, while the minimum instance value is 70.92% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.07
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9717
    Memory Throughput                   %         5.68
    DRAM Throughput                     %         0.74
    Duration                      usecond         4.42
    L1/TEX Cache Throughput             %        14.02
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3824.01
    Compute (SM) Throughput             %         8.09
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.26
    Achieved Active Warps Per SM           warp        12.61
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.48%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       330.67
    Total DRAM Elapsed Cycles        cycle       533504
    Average L1 Active Cycles         cycle      3824.01
    Total L1 Elapsed Cycles          cycle      1207158
    Average L2 Active Cycles         cycle        88.28
    Total L2 Elapsed Cycles          cycle       307440
    Average SM Active Cycles         cycle      3824.01
    Total SM Elapsed Cycles          cycle      1207158
    Average SMSP Active Cycles       cycle      3299.17
    Total SMSP Elapsed Cycles        cycle      4828632
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.274%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.87% above the average, while the minimum instance value is 28.50% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.656%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.75% above the average, while the minimum instance value is 31.13% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.274%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.87% above the average, while the minimum instance value is 28.50% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22548
    Memory Throughput                   %        47.34
    DRAM Throughput                     %        47.34
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        35.11
    L2 Cache Throughput                 %        20.55
    SM Active Cycles                cycle     11390.95
    Compute (SM) Throughput             %        12.78
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.87
    Achieved Active Warps Per SM           warp        12.42
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.25%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49364
    Total DRAM Elapsed Cycles        cycle      1251328
    Average L1 Active Cycles         cycle     11390.95
    Total L1 Elapsed Cycles          cycle      2925806
    Average L2 Active Cycles         cycle     14410.33
    Total L2 Elapsed Cycles          cycle       715752
    Average SM Active Cycles         cycle     11390.95
    Total SM Elapsed Cycles          cycle      2925806
    Average SMSP Active Cycles       cycle     11109.23
    Total SMSP Elapsed Cycles        cycle     11703224
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.17%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.49% above the average, while the minimum instance value is 71.32% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.23%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.69% above the average, while the minimum instance value is 76.32% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.17%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.49% above the average, while the minimum instance value is 71.32% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62765
    Memory Throughput                   %        85.26
    DRAM Throughput                     %        85.26
    Duration                      usecond        28.19
    L1/TEX Cache Throughput             %        10.22
    L2 Cache Throughput                 %        37.08
    SM Active Cycles                cycle     56440.57
    Compute (SM) Throughput             %         9.68
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        93.80
    Achieved Active Warps Per SM           warp        45.02
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3460096
    Average L1 Active Cycles         cycle     56440.57
    Total L1 Elapsed Cycles          cycle      7953954
    Average L2 Active Cycles         cycle     49947.97
    Total L2 Elapsed Cycles          cycle      1988208
    Average SM Active Cycles         cycle     56440.57
    Total SM Elapsed Cycles          cycle      7953954
    Average SMSP Active Cycles       cycle     56279.74
    Total SMSP Elapsed Cycles        cycle     31815816
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.084%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles.          
          Additionally, other SMs have a much lower number of active cycles than the average number of active cycles.   
          Maximum instance value is 5.60% above the average, while the minimum instance value is 7.34% below the        
          average.                                                                                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.471%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 6.04% above the average, while the minimum instance value is 8.03% below    
          the average.                                                                                                  
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.084%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Additionally, other L1 Slices have a much lower number of active cycles than the average number of active     
          cycles. Maximum instance value is 5.60% above the average, while the minimum instance value is 7.34% below    
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22629
    Memory Throughput                   %        47.41
    DRAM Throughput                     %        47.41
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        34.94
    L2 Cache Throughput                 %        20.49
    SM Active Cycles                cycle     11450.84
    Compute (SM) Throughput             %        12.92
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.55
    Achieved Active Warps Per SM           warp        12.26
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.9%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1249280
    Average L1 Active Cycles         cycle     11450.84
    Total L1 Elapsed Cycles          cycle      2894692
    Average L2 Active Cycles         cycle     14330.92
    Total L2 Elapsed Cycles          cycle       718020
    Average SM Active Cycles         cycle     11450.84
    Total SM Elapsed Cycles          cycle      2894692
    Average SMSP Active Cycles       cycle     10878.79
    Total SMSP Elapsed Cycles        cycle     11578768
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.14%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.76% above the average, while the minimum instance value is 71.04% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.08%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.83% above the average, while the minimum instance value is 76.42% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.14%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.76% above the average, while the minimum instance value is 71.04% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22495
    Memory Throughput                   %        47.89
    DRAM Throughput                     %        47.89
    Duration                      usecond        10.14
    L1/TEX Cache Throughput             %        34.55
    L2 Cache Throughput                 %        20.66
    SM Active Cycles                cycle     11569.84
    Compute (SM) Throughput             %        12.86
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.12
    Achieved Active Warps Per SM           warp        12.06
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.76%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49368
    Total DRAM Elapsed Cycles        cycle      1236992
    Average L1 Active Cycles         cycle     11569.84
    Total L1 Elapsed Cycles          cycle      2906728
    Average L2 Active Cycles         cycle     14357.11
    Total L2 Elapsed Cycles          cycle       712044
    Average SM Active Cycles         cycle     11569.84
    Total SM Elapsed Cycles          cycle      2906728
    Average SMSP Active Cycles       cycle     11089.20
    Total SMSP Elapsed Cycles        cycle     11626912
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.13%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.48% above the average, while the minimum instance value is 70.41% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.73%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.51% above the average, while the minimum instance value is 75.17% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.13%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.48% above the average, while the minimum instance value is 70.41% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22582
    Memory Throughput                   %        47.22
    DRAM Throughput                     %        47.22
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.94
    L2 Cache Throughput                 %        20.52
    SM Active Cycles                cycle     11456.80
    Compute (SM) Throughput             %        12.93
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.32
    Achieved Active Warps Per SM           warp        12.15
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.36%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1254400
    Average L1 Active Cycles         cycle     11456.80
    Total L1 Elapsed Cycles          cycle      2891306
    Average L2 Active Cycles         cycle     14254.22
    Total L2 Elapsed Cycles          cycle       716904
    Average SM Active Cycles         cycle     11456.80
    Total SM Elapsed Cycles          cycle      2891306
    Average SMSP Active Cycles       cycle     11016.29
    Total SMSP Elapsed Cycles        cycle     11565224
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.39%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.17% above the average, while the minimum instance value is 72.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.5%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.09% above the average, while the minimum instance value is 75.02% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.39%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.17% above the average, while the minimum instance value is 72.15% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.09
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9746
    Memory Throughput                   %         5.65
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.42
    L1/TEX Cache Throughput             %        14.05
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3815.75
    Compute (SM) Throughput             %         8.04
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.01
    Achieved Active Warps Per SM           warp        12.01
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.97%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3815.75
    Total L1 Elapsed Cycles          cycle      1214394
    Average L2 Active Cycles         cycle        82.72
    Total L2 Elapsed Cycles          cycle       308196
    Average SM Active Cycles         cycle      3815.75
    Total SM Elapsed Cycles          cycle      1214394
    Average SMSP Active Cycles       cycle      3220.08
    Total SMSP Elapsed Cycles        cycle      4857576
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.989%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.35% above the average, while the minimum instance value is 28.24% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.968%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.48% above the average, while the minimum instance value is 31.03% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.989%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.35% above the average, while the minimum instance value is 28.24% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.15
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22715
    Memory Throughput                   %        47.03
    DRAM Throughput                     %        47.03
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        35.03
    L2 Cache Throughput                 %        20.40
    SM Active Cycles                cycle     11426.61
    Compute (SM) Throughput             %        13.02
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.03
    Achieved Active Warps Per SM           warp        12.50
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.93%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11426.61
    Total L1 Elapsed Cycles          cycle      2873044
    Average L2 Active Cycles         cycle     14365.03
    Total L2 Elapsed Cycles          cycle       721152
    Average SM Active Cycles         cycle     11426.61
    Total SM Elapsed Cycles          cycle      2873044
    Average SMSP Active Cycles       cycle     11009.52
    Total SMSP Elapsed Cycles        cycle     11492176
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.8%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.83% above the average, while the minimum instance value is 71.49% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.29%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.40% above the average, while the minimum instance value is 74.94% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.8%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.83% above the average, while the minimum instance value is 71.49% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        62364
    Memory Throughput                   %        85.98
    DRAM Throughput                     %        85.98
    Duration                      usecond        27.97
    L1/TEX Cache Throughput             %        10.11
    L2 Cache Throughput                 %        37.34
    SM Active Cycles                cycle     57020.95
    Compute (SM) Throughput             %         9.56
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        93.66
    Achieved Active Warps Per SM           warp        44.96
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3431424
    Average L1 Active Cycles         cycle     57020.95
    Total L1 Elapsed Cycles          cycle      8050872
    Average L2 Active Cycles         cycle     50053.89
    Total L2 Elapsed Cycles          cycle      1974564
    Average SM Active Cycles         cycle     57020.95
    Total SM Elapsed Cycles          cycle      8050872
    Average SMSP Active Cycles       cycle     56489.68
    Total SMSP Elapsed Cycles        cycle     32203488
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.405%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 6.02% above the average, while the minimum instance value is 6.40% below    
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22880
    Memory Throughput                   %        47.03
    DRAM Throughput                     %        47.03
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.51
    L2 Cache Throughput                 %        20.29
    SM Active Cycles                cycle     11593.83
    Compute (SM) Throughput             %        12.67
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.37
    Achieved Active Warps Per SM           warp        12.18
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.27%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11593.83
    Total L1 Elapsed Cycles          cycle      2951338
    Average L2 Active Cycles         cycle     14575.47
    Total L2 Elapsed Cycles          cycle       724752
    Average SM Active Cycles         cycle     11593.83
    Total SM Elapsed Cycles          cycle      2951338
    Average SMSP Active Cycles       cycle     11119.55
    Total SMSP Elapsed Cycles        cycle     11805352
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.61%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.97% above the average, while the minimum instance value is 70.79% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.54%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.67% above the average, while the minimum instance value is 75.34% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.61%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.97% above the average, while the minimum instance value is 70.79% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        23263
    Memory Throughput                   %        45.91
    DRAM Throughput                     %        45.91
    Duration                      usecond        10.56
    L1/TEX Cache Throughput             %        34.50
    L2 Cache Throughput                 %        19.91
    SM Active Cycles                cycle     11579.98
    Compute (SM) Throughput             %        13.04
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.43
    Achieved Active Warps Per SM           warp        12.20
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.15%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1290240
    Average L1 Active Cycles         cycle     11579.98
    Total L1 Elapsed Cycles          cycle      2867786
    Average L2 Active Cycles         cycle     14395.72
    Total L2 Elapsed Cycles          cycle       738576
    Average SM Active Cycles         cycle     11579.98
    Total SM Elapsed Cycles          cycle      2867786
    Average SMSP Active Cycles       cycle     10959.99
    Total SMSP Elapsed Cycles        cycle     11471144
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.62%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.77% above the average, while the minimum instance value is 71.74% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.9%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.77% above the average, while the minimum instance value is 74.95% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.62%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.77% above the average, while the minimum instance value is 71.74% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.14
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9706
    Memory Throughput                   %         5.67
    DRAM Throughput                     %         0.79
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.12
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3797.31
    Compute (SM) Throughput             %         8.08
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        30.23
    Achieved Active Warps Per SM           warp        14.51
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 39.55%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (30.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          352
    Total DRAM Elapsed Cycles        cycle       533504
    Average L1 Active Cycles         cycle      3797.31
    Total L1 Elapsed Cycles          cycle      1210320
    Average L2 Active Cycles         cycle        88.56
    Total L2 Elapsed Cycles          cycle       306864
    Average SM Active Cycles         cycle      3797.31
    Total SM Elapsed Cycles          cycle      1210320
    Average SMSP Active Cycles       cycle      3289.83
    Total SMSP Elapsed Cycles        cycle      4841280
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.164%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.82% above the average, while the minimum instance value is 28.77% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.093%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.26% above the average, while the minimum instance value is 29.97% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.164%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.82% above the average, while the minimum instance value is 28.77% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22997
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.68
    L2 Cache Throughput                 %        20.20
    SM Active Cycles                cycle     11527.25
    Compute (SM) Throughput             %        12.85
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.57
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.86%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11527.25
    Total L1 Elapsed Cycles          cycle      2911096
    Average L2 Active Cycles         cycle     14657.22
    Total L2 Elapsed Cycles          cycle       728208
    Average SM Active Cycles         cycle     11527.25
    Total SM Elapsed Cycles          cycle      2911096
    Average SMSP Active Cycles       cycle     11199.63
    Total SMSP Elapsed Cycles        cycle     11644384
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.89%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.19% above the average, while the minimum instance value is 71.49% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.94%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.56% above the average, while the minimum instance value is 76.84% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.89%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.19% above the average, while the minimum instance value is 71.49% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22877
    Memory Throughput                   %        46.91
    DRAM Throughput                     %        46.91
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.87
    L2 Cache Throughput                 %        20.27
    SM Active Cycles                cycle     11470.23
    Compute (SM) Throughput             %        12.83
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.71
    Achieved Active Warps Per SM           warp        12.34
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.59%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1262592
    Average L1 Active Cycles         cycle     11470.23
    Total L1 Elapsed Cycles          cycle      2914316
    Average L2 Active Cycles         cycle     14363.28
    Total L2 Elapsed Cycles          cycle       725724
    Average SM Active Cycles         cycle     11470.23
    Total SM Elapsed Cycles          cycle      2914316
    Average SMSP Active Cycles       cycle     11051.21
    Total SMSP Elapsed Cycles        cycle     11657264
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.64%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.96% above the average, while the minimum instance value is 71.22% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.59%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.49% above the average, while the minimum instance value is 75.23% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.64%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.96% above the average, while the minimum instance value is 71.22% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        63134
    Memory Throughput                   %        84.94
    DRAM Throughput                     %        84.94
    Duration                      usecond        28.32
    L1/TEX Cache Throughput             %        10.11
    L2 Cache Throughput                 %        36.88
    SM Active Cycles                cycle     57063.35
    Compute (SM) Throughput             %         9.59
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.11
    Achieved Active Warps Per SM           warp        45.65
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245857.33
    Total DRAM Elapsed Cycles        cycle      3473408
    Average L1 Active Cycles         cycle     57063.35
    Total L1 Elapsed Cycles          cycle      8028234
    Average L2 Active Cycles         cycle     50229.69
    Total L2 Elapsed Cycles          cycle      1999332
    Average SM Active Cycles         cycle     57063.35
    Total SM Elapsed Cycles          cycle      8028234
    Average SMSP Active Cycles       cycle     56836.14
    Total SMSP Elapsed Cycles        cycle     32112936
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.239%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 5.78% above the average, while the minimum instance value is 5.12% below    
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22477
    Memory Throughput                   %        47.37
    DRAM Throughput                     %        47.37
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        35.14
    L2 Cache Throughput                 %        20.58
    SM Active Cycles                cycle     11387.85
    Compute (SM) Throughput             %        12.89
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.83
    Achieved Active Warps Per SM           warp        12.40
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.35%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1250304
    Average L1 Active Cycles         cycle     11387.85
    Total L1 Elapsed Cycles          cycle      2901428
    Average L2 Active Cycles         cycle     14360.17
    Total L2 Elapsed Cycles          cycle       714600
    Average SM Active Cycles         cycle     11387.85
    Total SM Elapsed Cycles          cycle      2901428
    Average SMSP Active Cycles       cycle     10997.63
    Total SMSP Elapsed Cycles        cycle     11605712
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.23%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.26% above the average, while the minimum instance value is 70.95% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.54%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.39% above the average, while the minimum instance value is 75.29% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.23%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.26% above the average, while the minimum instance value is 70.95% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22486
    Memory Throughput                   %        47.26
    DRAM Throughput                     %        47.26
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        35.16
    L2 Cache Throughput                 %        20.58
    SM Active Cycles                cycle     11385.82
    Compute (SM) Throughput             %        13.13
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.55
    Achieved Active Warps Per SM           warp        12.26
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.91%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1253376
    Average L1 Active Cycles         cycle     11385.82
    Total L1 Elapsed Cycles          cycle      2849050
    Average L2 Active Cycles         cycle     14306.94
    Total L2 Elapsed Cycles          cycle       714636
    Average SM Active Cycles         cycle     11385.82
    Total SM Elapsed Cycles          cycle      2849050
    Average SMSP Active Cycles       cycle     10938.36
    Total SMSP Elapsed Cycles        cycle     11396200
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.51%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.06% above the average, while the minimum instance value is 70.57% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.05%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.87% above the average, while the minimum instance value is 75.63% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.51%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.06% above the average, while the minimum instance value is 70.57% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.10
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9679
    Memory Throughput                   %         5.66
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.12
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3795.05
    Compute (SM) Throughput             %         8.06
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.92
    Achieved Active Warps Per SM           warp        11.96
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.17%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       531456
    Average L1 Active Cycles         cycle      3795.05
    Total L1 Elapsed Cycles          cycle      1212164
    Average L2 Active Cycles         cycle        93.39
    Total L2 Elapsed Cycles          cycle       306324
    Average SM Active Cycles         cycle      3795.05
    Total SM Elapsed Cycles          cycle      1212164
    Average SMSP Active Cycles       cycle      3226.45
    Total SMSP Elapsed Cycles        cycle      4848656
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.024%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.52% above the average, while the minimum instance value is 28.99% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.144%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.90% above the average, while the minimum instance value is 30.26% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.024%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.52% above the average, while the minimum instance value is 28.99% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23346
    Memory Throughput                   %        46.09
    DRAM Throughput                     %        46.09
    Duration                      usecond        10.53
    L1/TEX Cache Throughput             %        35.03
    L2 Cache Throughput                 %        19.88
    SM Active Cycles                cycle     11430.62
    Compute (SM) Throughput             %        12.84
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.04
    Achieved Active Warps Per SM           warp        12.50
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.91%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1285120
    Average L1 Active Cycles         cycle     11430.62
    Total L1 Elapsed Cycles          cycle      2912318
    Average L2 Active Cycles         cycle     14319.78
    Total L2 Elapsed Cycles          cycle       739764
    Average SM Active Cycles         cycle     11430.62
    Total SM Elapsed Cycles          cycle      2912318
    Average SMSP Active Cycles       cycle     11041.29
    Total SMSP Elapsed Cycles        cycle     11649272
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.08%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.95% above the average, while the minimum instance value is 71.18% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.7%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.72% above the average, while the minimum instance value is 76.22% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.08%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.95% above the average, while the minimum instance value is 71.18% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        22579
    Memory Throughput                   %        47.72
    DRAM Throughput                     %        47.72
    Duration                      usecond        10.14
    L1/TEX Cache Throughput             %        34.48
    L2 Cache Throughput                 %        20.58
    SM Active Cycles                cycle     11592.26
    Compute (SM) Throughput             %        12.96
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.35
    Achieved Active Warps Per SM           warp        12.17
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.31%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1241088
    Average L1 Active Cycles         cycle     11592.26
    Total L1 Elapsed Cycles          cycle      2884854
    Average L2 Active Cycles         cycle     14268.81
    Total L2 Elapsed Cycles          cycle       714600
    Average SM Active Cycles         cycle     11592.26
    Total SM Elapsed Cycles          cycle      2884854
    Average SMSP Active Cycles       cycle     10998.49
    Total SMSP Elapsed Cycles        cycle     11539416
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.38%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.58% above the average, while the minimum instance value is 71.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.4%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.86% above the average, while the minimum instance value is 74.68% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.38%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.58% above the average, while the minimum instance value is 71.15% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        63197
    Memory Throughput                   %        84.64
    DRAM Throughput                     %        84.64
    Duration                      usecond        28.42
    L1/TEX Cache Throughput             %        10.10
    L2 Cache Throughput                 %        36.80
    SM Active Cycles                cycle     57137.83
    Compute (SM) Throughput             %         9.61
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.16
    Achieved Active Warps Per SM           warp        45.20
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245856
    Total DRAM Elapsed Cycles        cycle      3485696
    Average L1 Active Cycles         cycle     57137.83
    Total L1 Elapsed Cycles          cycle      8015406
    Average L2 Active Cycles         cycle     50467.69
    Total L2 Elapsed Cycles          cycle      2003292
    Average SM Active Cycles         cycle     57137.83
    Total SM Elapsed Cycles          cycle      8015406
    Average SMSP Active Cycles       cycle     57009.73
    Total SMSP Elapsed Cycles        cycle     32061624
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.636%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 6.19% above the average, while the minimum instance value is 5.36% below    
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23331
    Memory Throughput                   %        46.13
    DRAM Throughput                     %        46.13
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        34.64
    L2 Cache Throughput                 %        19.91
    SM Active Cycles                cycle     11561.74
    Compute (SM) Throughput             %        13.07
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.37
    Achieved Active Warps Per SM           warp        12.18
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.27%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1284096
    Average L1 Active Cycles         cycle     11561.74
    Total L1 Elapsed Cycles          cycle      2861880
    Average L2 Active Cycles         cycle     14377.67
    Total L2 Elapsed Cycles          cycle       738900
    Average SM Active Cycles         cycle     11561.74
    Total SM Elapsed Cycles          cycle      2861880
    Average SMSP Active Cycles       cycle     10959.42
    Total SMSP Elapsed Cycles        cycle     11447520
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.42%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.36% above the average, while the minimum instance value is 72.02% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.74%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.36% above the average, while the minimum instance value is 75.98% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.42%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.36% above the average, while the minimum instance value is 72.02% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.14
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle         9670
    Memory Throughput                   %         5.65
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.35
    L1/TEX Cache Throughput             %        14.11
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3797.70
    Compute (SM) Throughput             %         8.04
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.13
    Achieved Active Warps Per SM           warp        12.06
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.74%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       330.67
    Total DRAM Elapsed Cycles        cycle       529408
    Average L1 Active Cycles         cycle      3797.70
    Total L1 Elapsed Cycles          cycle      1214396
    Average L2 Active Cycles         cycle       532.94
    Total L2 Elapsed Cycles          cycle       306108
    Average SM Active Cycles         cycle      3797.70
    Total SM Elapsed Cycles          cycle      1214396
    Average SMSP Active Cycles       cycle      3495.07
    Total SMSP Elapsed Cycles        cycle      4857584
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.71%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 24.26% above the average, while the minimum instance value is 28.69% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.073%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 21.92% above the average, while the minimum instance value is 28.76% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.71%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 24.26% above the average, while the minimum instance value is 28.69% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23143
    Memory Throughput                   %        46.42
    DRAM Throughput                     %        46.42
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.88
    L2 Cache Throughput                 %        20.07
    SM Active Cycles                cycle     11460.31
    Compute (SM) Throughput             %        12.97
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.71
    Achieved Active Warps Per SM           warp        12.34
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.58%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1275904
    Average L1 Active Cycles         cycle     11460.31
    Total L1 Elapsed Cycles          cycle      2883850
    Average L2 Active Cycles         cycle     14508.44
    Total L2 Elapsed Cycles          cycle       732744
    Average SM Active Cycles         cycle     11460.31
    Total SM Elapsed Cycles          cycle      2883850
    Average SMSP Active Cycles       cycle     11088.54
    Total SMSP Elapsed Cycles        cycle     11535400
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.06%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.38% above the average, while the minimum instance value is 71.06% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.05%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.81% above the average, while the minimum instance value is 75.39% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.06%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.38% above the average, while the minimum instance value is 71.06% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22620
    Memory Throughput                   %        47.18
    DRAM Throughput                     %        47.18
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.69
    L2 Cache Throughput                 %        20.47
    SM Active Cycles                cycle     11516.78
    Compute (SM) Throughput             %        12.79
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.70
    Achieved Active Warps Per SM           warp        12.34
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.59%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1255424
    Average L1 Active Cycles         cycle     11516.78
    Total L1 Elapsed Cycles          cycle      2925610
    Average L2 Active Cycles         cycle     14453.33
    Total L2 Elapsed Cycles          cycle       718524
    Average SM Active Cycles         cycle     11516.78
    Total SM Elapsed Cycles          cycle      2925610
    Average SMSP Active Cycles       cycle     11158.83
    Total SMSP Elapsed Cycles        cycle     11702440
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.01%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.70% above the average, while the minimum instance value is 71.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.14%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.31% above the average, while the minimum instance value is 74.33% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.01%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.70% above the average, while the minimum instance value is 71.15% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22850
    Memory Throughput                   %        46.72
    DRAM Throughput                     %        46.72
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.80
    L2 Cache Throughput                 %        20.25
    SM Active Cycles                cycle     11481.89
    Compute (SM) Throughput             %        12.69
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.59
    Achieved Active Warps Per SM           warp        12.28
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.83%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1267712
    Average L1 Active Cycles         cycle     11481.89
    Total L1 Elapsed Cycles          cycle      2948052
    Average L2 Active Cycles         cycle     14421.42
    Total L2 Elapsed Cycles          cycle       726192
    Average SM Active Cycles         cycle     11481.89
    Total SM Elapsed Cycles          cycle      2948052
    Average SMSP Active Cycles       cycle     11174.27
    Total SMSP Elapsed Cycles        cycle     11792208
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.51%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.15% above the average, while the minimum instance value is 70.98% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.71%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.75% above the average, while the minimum instance value is 75.18% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.51%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.15% above the average, while the minimum instance value is 70.98% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        63401
    Memory Throughput                   %        84.36
    DRAM Throughput                     %        84.36
    Duration                      usecond        28.51
    L1/TEX Cache Throughput             %        10.11
    L2 Cache Throughput                 %        36.70
    SM Active Cycles                cycle     57062.12
    Compute (SM) Throughput             %         9.61
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.34
    Achieved Active Warps Per SM           warp        45.76
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3496960
    Average L1 Active Cycles         cycle     57062.12
    Total L1 Elapsed Cycles          cycle      8011838
    Average L2 Active Cycles         cycle     50363.06
    Total L2 Elapsed Cycles          cycle      2009124
    Average SM Active Cycles         cycle     57062.12
    Total SM Elapsed Cycles          cycle      8011838
    Average SMSP Active Cycles       cycle     56970.67
    Total SMSP Elapsed Cycles        cycle     32047352
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22596
    Memory Throughput                   %        47.68
    DRAM Throughput                     %        47.68
    Duration                      usecond        10.18
    L1/TEX Cache Throughput             %        35.13
    L2 Cache Throughput                 %        20.57
    SM Active Cycles                cycle     11397.15
    Compute (SM) Throughput             %        13.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.71
    Achieved Active Warps Per SM           warp        12.34
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.57%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1242112
    Average L1 Active Cycles         cycle     11397.15
    Total L1 Elapsed Cycles          cycle      2852734
    Average L2 Active Cycles         cycle     14422.94
    Total L2 Elapsed Cycles          cycle       715068
    Average SM Active Cycles         cycle     11397.15
    Total SM Elapsed Cycles          cycle      2852734
    Average SMSP Active Cycles       cycle     11086.40
    Total SMSP Elapsed Cycles        cycle     11410936
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.8%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.62% above the average, while the minimum instance value is 70.83% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.84%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.90% above the average, while the minimum instance value is 75.03% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.8%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.62% above the average, while the minimum instance value is 70.83% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle         9663
    Memory Throughput                   %         5.70
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.35
    L1/TEX Cache Throughput             %        14.14
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3790.85
    Compute (SM) Throughput             %         8.12
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.15
    Achieved Active Warps Per SM           warp        12.07
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.7%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       530432
    Average L1 Active Cycles         cycle      3790.85
    Total L1 Elapsed Cycles          cycle      1202734
    Average L2 Active Cycles         cycle        87.53
    Total L2 Elapsed Cycles          cycle       305748
    Average SM Active Cycles         cycle      3790.85
    Total SM Elapsed Cycles          cycle      1202734
    Average SMSP Active Cycles       cycle      3228.02
    Total SMSP Elapsed Cycles        cycle      4810936
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.215%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.84% above the average, while the minimum instance value is 28.43% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.088%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.54% above the average, while the minimum instance value is 31.69% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.215%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.84% above the average, while the minimum instance value is 28.43% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22747
    Memory Throughput                   %        46.83
    DRAM Throughput                     %        46.83
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.93
    L2 Cache Throughput                 %        20.35
    SM Active Cycles                cycle     11446.19
    Compute (SM) Throughput             %        13.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.73
    Achieved Active Warps Per SM           warp        12.35
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.53%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1264640
    Average L1 Active Cycles         cycle     11446.19
    Total L1 Elapsed Cycles          cycle      2870088
    Average L2 Active Cycles         cycle     14415.39
    Total L2 Elapsed Cycles          cycle       722664
    Average SM Active Cycles         cycle     11446.19
    Total SM Elapsed Cycles          cycle      2870088
    Average SMSP Active Cycles       cycle     11074.53
    Total SMSP Elapsed Cycles        cycle     11480352
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.78%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.67% above the average, while the minimum instance value is 71.30% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22%                                                                                             
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.55% above the average, while the minimum instance value is 76.69% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.78%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.67% above the average, while the minimum instance value is 71.30% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.15
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22726
    Memory Throughput                   %        47.02
    DRAM Throughput                     %        47.02
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        35.07
    L2 Cache Throughput                 %        20.38
    SM Active Cycles                cycle     11394.98
    Compute (SM) Throughput             %        12.91
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.64
    Achieved Active Warps Per SM           warp        12.31
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.73%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49354.67
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11394.98
    Total L1 Elapsed Cycles          cycle      2897982
    Average L2 Active Cycles         cycle     14460.69
    Total L2 Elapsed Cycles          cycle       721728
    Average SM Active Cycles         cycle     11394.98
    Total SM Elapsed Cycles          cycle      2897982
    Average SMSP Active Cycles       cycle     11006.83
    Total SMSP Elapsed Cycles        cycle     11591928
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.54%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.80% above the average, while the minimum instance value is 70.69% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.02%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.30% above the average, while the minimum instance value is 76.41% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.54%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.80% above the average, while the minimum instance value is 70.69% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22888
    Memory Throughput                   %        47.10
    DRAM Throughput                     %        47.10
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.89
    L2 Cache Throughput                 %        20.30
    SM Active Cycles                cycle     11453.53
    Compute (SM) Throughput             %        12.93
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.72
    Achieved Active Warps Per SM           warp        12.35
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.56%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1257472
    Average L1 Active Cycles         cycle     11453.53
    Total L1 Elapsed Cycles          cycle      2892840
    Average L2 Active Cycles         cycle     14513.75
    Total L2 Elapsed Cycles          cycle       724464
    Average SM Active Cycles         cycle     11453.53
    Total SM Elapsed Cycles          cycle      2892840
    Average SMSP Active Cycles       cycle     11088.75
    Total SMSP Elapsed Cycles        cycle     11571360
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.77%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.97% above the average, while the minimum instance value is 71.28% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.95%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.73% above the average, while the minimum instance value is 75.32% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.77%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.97% above the average, while the minimum instance value is 71.28% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        62674
    Memory Throughput                   %        85.47
    DRAM Throughput                     %        85.47
    Duration                      usecond        28.10
    L1/TEX Cache Throughput             %         9.98
    L2 Cache Throughput                 %        37.14
    SM Active Cycles                cycle     57778.91
    Compute (SM) Throughput             %         9.55
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.12
    Achieved Active Warps Per SM           warp        45.66
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245856
    Total DRAM Elapsed Cycles        cycle      3451904
    Average L1 Active Cycles         cycle     57778.91
    Total L1 Elapsed Cycles          cycle      8060918
    Average L2 Active Cycles         cycle     50173.31
    Total L2 Elapsed Cycles          cycle      1985436
    Average SM Active Cycles         cycle     57778.91
    Total SM Elapsed Cycles          cycle      8060918
    Average SMSP Active Cycles       cycle     57405.86
    Total SMSP Elapsed Cycles        cycle     32243672
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.08
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9678
    Memory Throughput                   %         5.72
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.22
    L2 Cache Throughput                 %         1.92
    SM Active Cycles                cycle      3769.63
    Compute (SM) Throughput             %         8.13
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.13
    Achieved Active Warps Per SM           warp        12.06
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.73%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       530432
    Average L1 Active Cycles         cycle      3769.63
    Total L1 Elapsed Cycles          cycle      1199544
    Average L2 Active Cycles         cycle        82.44
    Total L2 Elapsed Cycles          cycle       306072
    Average SM Active Cycles         cycle      3769.63
    Total SM Elapsed Cycles          cycle      1199544
    Average SMSP Active Cycles       cycle      3245.81
    Total SMSP Elapsed Cycles        cycle      4798176
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.443%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.47% above the average, while the minimum instance value is 28.43% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.289%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.93% above the average, while the minimum instance value is 31.23% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.443%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.47% above the average, while the minimum instance value is 28.43% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23109
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        34.94
    L2 Cache Throughput                 %        20.06
    SM Active Cycles                cycle     11457.38
    Compute (SM) Throughput             %        12.76
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.62
    Achieved Active Warps Per SM           warp        12.30
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.77%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11457.38
    Total L1 Elapsed Cycles          cycle      2931094
    Average L2 Active Cycles         cycle     14314.97
    Total L2 Elapsed Cycles          cycle       733248
    Average SM Active Cycles         cycle     11457.38
    Total SM Elapsed Cycles          cycle      2931094
    Average SMSP Active Cycles       cycle     11035.48
    Total SMSP Elapsed Cycles        cycle     11724376
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.83%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.63% above the average, while the minimum instance value is 70.41% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.94%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.45% above the average, while the minimum instance value is 74.84% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.83%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.63% above the average, while the minimum instance value is 70.41% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23084
    Memory Throughput                   %        46.65
    DRAM Throughput                     %        46.65
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.35
    L2 Cache Throughput                 %        20.13
    SM Active Cycles                cycle     11637.34
    Compute (SM) Throughput             %        12.87
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.39
    Achieved Active Warps Per SM           warp        12.19
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.23%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11637.34
    Total L1 Elapsed Cycles          cycle      2906058
    Average L2 Active Cycles         cycle     14430.78
    Total L2 Elapsed Cycles          cycle       730584
    Average SM Active Cycles         cycle     11637.34
    Total SM Elapsed Cycles          cycle      2906058
    Average SMSP Active Cycles       cycle     11084.26
    Total SMSP Elapsed Cycles        cycle     11624232
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.81%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.54% above the average, while the minimum instance value is 71.62% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.17%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.40% above the average, while the minimum instance value is 76.32% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.81%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.54% above the average, while the minimum instance value is 71.62% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23003
    Memory Throughput                   %        46.84
    DRAM Throughput                     %        46.84
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.86
    L2 Cache Throughput                 %        20.20
    SM Active Cycles                cycle     11461.48
    Compute (SM) Throughput             %        12.76
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.81
    Achieved Active Warps Per SM           warp        12.39
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.39%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1264640
    Average L1 Active Cycles         cycle     11461.48
    Total L1 Elapsed Cycles          cycle      2932588
    Average L2 Active Cycles         cycle     14354.31
    Total L2 Elapsed Cycles          cycle       728136
    Average SM Active Cycles         cycle     11461.48
    Total SM Elapsed Cycles          cycle      2932588
    Average SMSP Active Cycles       cycle     11008.53
    Total SMSP Elapsed Cycles        cycle     11730352
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.71%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.39% above the average, while the minimum instance value is 71.30% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.03%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.77% above the average, while the minimum instance value is 76.02% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.71%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.39% above the average, while the minimum instance value is 71.30% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23927
    Memory Throughput                   %        44.64
    DRAM Throughput                     %        44.64
    Duration                      usecond        10.85
    L1/TEX Cache Throughput             %        34.55
    L2 Cache Throughput                 %        19.35
    SM Active Cycles                cycle     11571.81
    Compute (SM) Throughput             %        12.90
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.48
    Achieved Active Warps Per SM           warp        12.23
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.03%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49364
    Total DRAM Elapsed Cycles        cycle      1327104
    Average L1 Active Cycles         cycle     11571.81
    Total L1 Elapsed Cycles          cycle      2898194
    Average L2 Active Cycles         cycle     14481.06
    Total L2 Elapsed Cycles          cycle       760068
    Average SM Active Cycles         cycle     11571.81
    Total SM Elapsed Cycles          cycle      2898194
    Average SMSP Active Cycles       cycle     11023.54
    Total SMSP Elapsed Cycles        cycle     11592776
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 23.12%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 45.25% above the average, while the minimum instance value is 71.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.9%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.99% above the average, while the minimum instance value is 75.56% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 23.12%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 45.25% above the average, while the minimum instance value is 71.47% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62877
    Memory Throughput                   %        85.04
    DRAM Throughput                     %        85.04
    Duration                      usecond        28.29
    L1/TEX Cache Throughput             %        10.08
    L2 Cache Throughput                 %        37.00
    SM Active Cycles                cycle     57224.62
    Compute (SM) Throughput             %         9.60
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        96.02
    Achieved Active Warps Per SM           warp        46.09
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3469312
    Average L1 Active Cycles         cycle     57224.62
    Total L1 Elapsed Cycles          cycle      8017932
    Average L2 Active Cycles         cycle     50392.94
    Total L2 Elapsed Cycles          cycle      1992420
    Average SM Active Cycles         cycle     57224.62
    Total SM Elapsed Cycles          cycle      8017932
    Average SMSP Active Cycles       cycle     57212.22
    Total SMSP Elapsed Cycles        cycle     32071728
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.03
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9702
    Memory Throughput                   %         5.66
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.42
    L1/TEX Cache Throughput             %        14.06
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3812.84
    Compute (SM) Throughput             %         8.06
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.89
    Achieved Active Warps Per SM           warp        11.95
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.22%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       531456
    Average L1 Active Cycles         cycle      3812.84
    Total L1 Elapsed Cycles          cycle      1211340
    Average L2 Active Cycles         cycle       161.58
    Total L2 Elapsed Cycles          cycle       306972
    Average SM Active Cycles         cycle      3812.84
    Total SM Elapsed Cycles          cycle      1211340
    Average SMSP Active Cycles       cycle      3477.55
    Total SMSP Elapsed Cycles        cycle      4845360
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.743%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 24.18% above the average, while the minimum instance value is 28.32% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.139%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 22.15% above the average, while the minimum instance value is 32.08% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.743%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 24.18% above the average, while the minimum instance value is 28.32% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22781
    Memory Throughput                   %        46.99
    DRAM Throughput                     %        46.99
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.94
    L2 Cache Throughput                 %        20.35
    SM Active Cycles                cycle     11447.30
    Compute (SM) Throughput             %        13.09
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.79
    Achieved Active Warps Per SM           warp        12.38
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.43%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1260544
    Average L1 Active Cycles         cycle     11447.30
    Total L1 Elapsed Cycles          cycle      2858764
    Average L2 Active Cycles         cycle     14337.92
    Total L2 Elapsed Cycles          cycle       722700
    Average SM Active Cycles         cycle     11447.30
    Total SM Elapsed Cycles          cycle      2858764
    Average SMSP Active Cycles       cycle     11038.44
    Total SMSP Elapsed Cycles        cycle     11435056
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.91%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.75% above the average, while the minimum instance value is 71.28% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.81%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.14% above the average, while the minimum instance value is 75.18% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.91%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.75% above the average, while the minimum instance value is 71.28% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22935
    Memory Throughput                   %        46.87
    DRAM Throughput                     %        46.87
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.48
    L2 Cache Throughput                 %        20.25
    SM Active Cycles                cycle     11600.46
    Compute (SM) Throughput             %        13.17
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.41
    Achieved Active Warps Per SM           warp        12.20
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.18%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1263616
    Average L1 Active Cycles         cycle     11600.46
    Total L1 Elapsed Cycles          cycle      2839718
    Average L2 Active Cycles         cycle     14653.33
    Total L2 Elapsed Cycles          cycle       726228
    Average SM Active Cycles         cycle     11600.46
    Total SM Elapsed Cycles          cycle      2839718
    Average SMSP Active Cycles       cycle     11243.75
    Total SMSP Elapsed Cycles        cycle     11358872
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.26%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.58% above the average, while the minimum instance value is 70.26% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.48%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.36% above the average, while the minimum instance value is 75.27% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.26%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.58% above the average, while the minimum instance value is 70.26% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23069
    Memory Throughput                   %        46.31
    DRAM Throughput                     %        46.31
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.34
    L2 Cache Throughput                 %        20.09
    SM Active Cycles                cycle     11644.57
    Compute (SM) Throughput             %        12.74
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.27
    Achieved Active Warps Per SM           warp        12.13
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.46%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1278976
    Average L1 Active Cycles         cycle     11644.57
    Total L1 Elapsed Cycles          cycle      2934650
    Average L2 Active Cycles         cycle     14336.17
    Total L2 Elapsed Cycles          cycle       732096
    Average SM Active Cycles         cycle     11644.57
    Total SM Elapsed Cycles          cycle      2934650
    Average SMSP Active Cycles       cycle     11114.00
    Total SMSP Elapsed Cycles        cycle     11738600
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.68%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.68% above the average, while the minimum instance value is 71.31% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.82%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.00% above the average, while the minimum instance value is 76.62% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.68%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.68% above the average, while the minimum instance value is 71.31% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23022
    Memory Throughput                   %        46.46
    DRAM Throughput                     %        46.46
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.92
    L2 Cache Throughput                 %        20.14
    SM Active Cycles                cycle     11447.36
    Compute (SM) Throughput             %        13.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.66
    Achieved Active Warps Per SM           warp        12.31
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.69%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1274880
    Average L1 Active Cycles         cycle     11447.36
    Total L1 Elapsed Cycles          cycle      2869864
    Average L2 Active Cycles         cycle     14533.58
    Total L2 Elapsed Cycles          cycle       730260
    Average SM Active Cycles         cycle     11447.36
    Total SM Elapsed Cycles          cycle      2869864
    Average SMSP Active Cycles       cycle     11107.48
    Total SMSP Elapsed Cycles        cycle     11479456
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.19%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.47% above the average, while the minimum instance value is 70.72% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.04%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.48% above the average, while the minimum instance value is 76.06% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.19%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.47% above the average, while the minimum instance value is 70.72% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        63434
    Memory Throughput                   %        84.44
    DRAM Throughput                     %        84.44
    Duration                      usecond        28.48
    L1/TEX Cache Throughput             %        10.06
    L2 Cache Throughput                 %        36.70
    SM Active Cycles                cycle     57332.38
    Compute (SM) Throughput             %         9.50
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        96.05
    Achieved Active Warps Per SM           warp        46.10
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3493888
    Average L1 Active Cycles         cycle     57332.38
    Total L1 Elapsed Cycles          cycle      8101674
    Average L2 Active Cycles         cycle     50449.03
    Total L2 Elapsed Cycles          cycle      2009232
    Average SM Active Cycles         cycle     57332.38
    Total SM Elapsed Cycles          cycle      8101674
    Average SMSP Active Cycles       cycle     57404.33
    Total SMSP Elapsed Cycles        cycle     32406696
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22945
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.95
    L2 Cache Throughput                 %        20.24
    SM Active Cycles                cycle     11438.61
    Compute (SM) Throughput             %        12.90
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.68
    Achieved Active Warps Per SM           warp        12.32
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.65%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11438.61
    Total L1 Elapsed Cycles          cycle      2899384
    Average L2 Active Cycles         cycle     14374.36
    Total L2 Elapsed Cycles          cycle       726516
    Average SM Active Cycles         cycle     11438.61
    Total SM Elapsed Cycles          cycle      2899384
    Average SMSP Active Cycles       cycle     11036.35
    Total SMSP Elapsed Cycles        cycle     11597536
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.04%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.64% above the average, while the minimum instance value is 71.17% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.89%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.92% above the average, while the minimum instance value is 75.09% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.04%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.64% above the average, while the minimum instance value is 71.17% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22475
    Memory Throughput                   %        47.38
    DRAM Throughput                     %        47.38
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        35.11
    L2 Cache Throughput                 %        20.60
    SM Active Cycles                cycle     11386.92
    Compute (SM) Throughput             %        12.86
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.72
    Achieved Active Warps Per SM           warp        12.34
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.56%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1250304
    Average L1 Active Cycles         cycle     11386.92
    Total L1 Elapsed Cycles          cycle      2907538
    Average L2 Active Cycles         cycle     14456.86
    Total L2 Elapsed Cycles          cycle       714060
    Average SM Active Cycles         cycle     11386.92
    Total SM Elapsed Cycles          cycle      2907538
    Average SMSP Active Cycles       cycle     11045.78
    Total SMSP Elapsed Cycles        cycle     11630152
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 20.98%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.84% above the average, while the minimum instance value is 71.12% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.75%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.72% above the average, while the minimum instance value is 75.71% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.98%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.84% above the average, while the minimum instance value is 71.12% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22467
    Memory Throughput                   %        47.37
    DRAM Throughput                     %        47.37
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        34.66
    L2 Cache Throughput                 %        20.61
    SM Active Cycles                cycle     11534.74
    Compute (SM) Throughput             %        12.81
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.30
    Achieved Active Warps Per SM           warp        12.15
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.39%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1250304
    Average L1 Active Cycles         cycle     11534.74
    Total L1 Elapsed Cycles          cycle      2920516
    Average L2 Active Cycles         cycle     14314.86
    Total L2 Elapsed Cycles          cycle       713484
    Average SM Active Cycles         cycle     11534.74
    Total SM Elapsed Cycles          cycle      2920516
    Average SMSP Active Cycles       cycle     11033.87
    Total SMSP Elapsed Cycles        cycle     11682064
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.23%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.99% above the average, while the minimum instance value is 70.45% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.11%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.66% above the average, while the minimum instance value is 76.14% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.23%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.99% above the average, while the minimum instance value is 70.45% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23055
    Memory Throughput                   %        46.65
    DRAM Throughput                     %        46.65
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.50
    L2 Cache Throughput                 %        20.13
    SM Active Cycles                cycle     11591.36
    Compute (SM) Throughput             %        12.86
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.54
    Achieved Active Warps Per SM           warp        12.26
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.91%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11591.36
    Total L1 Elapsed Cycles          cycle      2907270
    Average L2 Active Cycles         cycle     14346.89
    Total L2 Elapsed Cycles          cycle       730764
    Average SM Active Cycles         cycle     11591.36
    Total SM Elapsed Cycles          cycle      2907270
    Average SMSP Active Cycles       cycle     11061.80
    Total SMSP Elapsed Cycles        cycle     11629080
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.05%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.20% above the average, while the minimum instance value is 71.62% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22%                                                                                             
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.16% above the average, while the minimum instance value is 76.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.05%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.20% above the average, while the minimum instance value is 71.62% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22783
    Memory Throughput                   %        47.18
    DRAM Throughput                     %        47.18
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.73
    L2 Cache Throughput                 %        20.36
    SM Active Cycles                cycle     11516.56
    Compute (SM) Throughput             %        12.96
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.46
    Achieved Active Warps Per SM           warp        12.22
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.07%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1255424
    Average L1 Active Cycles         cycle     11516.56
    Total L1 Elapsed Cycles          cycle      2886072
    Average L2 Active Cycles         cycle     14319.22
    Total L2 Elapsed Cycles          cycle       722412
    Average SM Active Cycles         cycle     11516.56
    Total SM Elapsed Cycles          cycle      2886072
    Average SMSP Active Cycles       cycle     11064.01
    Total SMSP Elapsed Cycles        cycle     11544288
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.72%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.53% above the average, while the minimum instance value is 71.66% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.66%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.13% above the average, while the minimum instance value is 75.67% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.72%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.53% above the average, while the minimum instance value is 71.66% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        63201
    Memory Throughput                   %        84.54
    DRAM Throughput                     %        84.54
    Duration                      usecond        28.42
    L1/TEX Cache Throughput             %        10.18
    L2 Cache Throughput                 %        36.81
    SM Active Cycles                cycle     56658.81
    Compute (SM) Throughput             %         9.38
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.34
    Achieved Active Warps Per SM           warp        45.29
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3489792
    Average L1 Active Cycles         cycle     56658.81
    Total L1 Elapsed Cycles          cycle      8213568
    Average L2 Active Cycles         cycle     50243.42
    Total L2 Elapsed Cycles          cycle      2002788
    Average SM Active Cycles         cycle     56658.81
    Total SM Elapsed Cycles          cycle      8213568
    Average SMSP Active Cycles       cycle     56630.29
    Total SMSP Elapsed Cycles        cycle     32854272
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.199%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles.          
          Additionally, other SMs have a much lower number of active cycles than the average number of active cycles.   
          Maximum instance value is 5.89% above the average, while the minimum instance value is 5.27% below the        
          average.                                                                                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.608%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 6.35% above the average, while the minimum instance value is 6.71% below    
          the average.                                                                                                  
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.199%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Additionally, other L1 Slices have a much lower number of active cycles than the average number of active     
          cycles. Maximum instance value is 5.89% above the average, while the minimum instance value is 5.27% below    
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22702
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.88
    L2 Cache Throughput                 %        20.38
    SM Active Cycles                cycle     11465.04
    Compute (SM) Throughput             %        12.91
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.35
    Achieved Active Warps Per SM           warp        12.17
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.29%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11465.04
    Total L1 Elapsed Cycles          cycle      2897762
    Average L2 Active Cycles         cycle     14583.75
    Total L2 Elapsed Cycles          cycle       721692
    Average SM Active Cycles         cycle     11465.04
    Total SM Elapsed Cycles          cycle      2897762
    Average SMSP Active Cycles       cycle     11195.46
    Total SMSP Elapsed Cycles        cycle     11591048
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.6%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.65% above the average, while the minimum instance value is 70.78% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.68%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.83% above the average, while the minimum instance value is 75.44% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.6%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.65% above the average, while the minimum instance value is 70.78% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22923
    Memory Throughput                   %        46.65
    DRAM Throughput                     %        46.65
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.60
    L2 Cache Throughput                 %        20.23
    SM Active Cycles                cycle     11559.10
    Compute (SM) Throughput             %        12.99
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.34
    Achieved Active Warps Per SM           warp        12.16
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.32%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11559.10
    Total L1 Elapsed Cycles          cycle      2879934
    Average L2 Active Cycles         cycle     14309.97
    Total L2 Elapsed Cycles          cycle       727200
    Average SM Active Cycles         cycle     11559.10
    Total SM Elapsed Cycles          cycle      2879934
    Average SMSP Active Cycles       cycle     11043.71
    Total SMSP Elapsed Cycles        cycle     11519736
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.88%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.60% above the average, while the minimum instance value is 71.02% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.54%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.89% above the average, while the minimum instance value is 75.49% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.88%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.60% above the average, while the minimum instance value is 71.02% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22804
    Memory Throughput                   %        46.84
    DRAM Throughput                     %        46.84
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.86
    L2 Cache Throughput                 %        20.32
    SM Active Cycles                cycle     11471.52
    Compute (SM) Throughput             %        12.87
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.79
    Achieved Active Warps Per SM           warp        12.38
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.41%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1264640
    Average L1 Active Cycles         cycle     11471.52
    Total L1 Elapsed Cycles          cycle      2906674
    Average L2 Active Cycles         cycle     14477.39
    Total L2 Elapsed Cycles          cycle       723852
    Average SM Active Cycles         cycle     11471.52
    Total SM Elapsed Cycles          cycle      2906674
    Average SMSP Active Cycles       cycle     11052.62
    Total SMSP Elapsed Cycles        cycle     11626696
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.76%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.08% above the average, while the minimum instance value is 71.43% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.58%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.33% above the average, while the minimum instance value is 75.09% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.76%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.08% above the average, while the minimum instance value is 71.43% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22906
    Memory Throughput                   %        46.99
    DRAM Throughput                     %        46.99
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.61
    L2 Cache Throughput                 %        20.27
    SM Active Cycles                cycle     11562.15
    Compute (SM) Throughput             %        12.94
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.46
    Achieved Active Warps Per SM           warp        12.22
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.09%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1260544
    Average L1 Active Cycles         cycle     11562.15
    Total L1 Elapsed Cycles          cycle      2890058
    Average L2 Active Cycles         cycle     14362.25
    Total L2 Elapsed Cycles          cycle       725616
    Average SM Active Cycles         cycle     11562.15
    Total SM Elapsed Cycles          cycle      2890058
    Average SMSP Active Cycles       cycle     11018.37
    Total SMSP Elapsed Cycles        cycle     11560232
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.97%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.91% above the average, while the minimum instance value is 71.52% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.72%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.51% above the average, while the minimum instance value is 75.16% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.97%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.91% above the average, while the minimum instance value is 71.52% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22821
    Memory Throughput                   %        46.77
    DRAM Throughput                     %        46.77
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.54
    L2 Cache Throughput                 %        20.28
    SM Active Cycles                cycle     11573.86
    Compute (SM) Throughput             %        12.88
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.37
    Achieved Active Warps Per SM           warp        12.18
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.26%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1266688
    Average L1 Active Cycles         cycle     11573.86
    Total L1 Elapsed Cycles          cycle      2903712
    Average L2 Active Cycles         cycle     14232.19
    Total L2 Elapsed Cycles          cycle       725328
    Average SM Active Cycles         cycle     11573.86
    Total SM Elapsed Cycles          cycle      2903712
    Average SMSP Active Cycles       cycle     11043.91
    Total SMSP Elapsed Cycles        cycle     11614848
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.82%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.76% above the average, while the minimum instance value is 71.23% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.26%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.67% above the average, while the minimum instance value is 74.66% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.82%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.76% above the average, while the minimum instance value is 71.23% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        63453
    Memory Throughput                   %        84.12
    DRAM Throughput                     %        84.12
    Duration                      usecond        28.58
    L1/TEX Cache Throughput             %        10.16
    L2 Cache Throughput                 %        36.65
    SM Active Cycles                cycle     56761.91
    Compute (SM) Throughput             %         9.51
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.36
    Achieved Active Warps Per SM           warp        45.77
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3507200
    Average L1 Active Cycles         cycle     56761.91
    Total L1 Elapsed Cycles          cycle      8095370
    Average L2 Active Cycles         cycle     50240.78
    Total L2 Elapsed Cycles          cycle      2011860
    Average SM Active Cycles         cycle     56761.91
    Total SM Elapsed Cycles          cycle      8095370
    Average SMSP Active Cycles       cycle     57474.85
    Total SMSP Elapsed Cycles        cycle     32381480
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.231%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles. Maximum  
          instance value is 5.83% above the average, while the minimum instance value is 3.33% below the average.       
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.78%                                                                                           
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Maximum instance value is 6.36% above the average, while the minimum instance value is 3.39% below the        
          average.                                                                                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.231%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Maximum instance value is 5.83% above the average, while the minimum instance value is 3.33% below the        
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22940
    Memory Throughput                   %        46.50
    DRAM Throughput                     %        46.50
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.83
    L2 Cache Throughput                 %        20.18
    SM Active Cycles                cycle     11473.91
    Compute (SM) Throughput             %        12.77
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.91
    Achieved Active Warps Per SM           warp        12.44
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.18%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1273856
    Average L1 Active Cycles         cycle     11473.91
    Total L1 Elapsed Cycles          cycle      2930416
    Average L2 Active Cycles         cycle     14344.33
    Total L2 Elapsed Cycles          cycle       729108
    Average SM Active Cycles         cycle     11473.91
    Total SM Elapsed Cycles          cycle      2930416
    Average SMSP Active Cycles       cycle     10927.55
    Total SMSP Elapsed Cycles        cycle     11721664
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.73%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.35% above the average, while the minimum instance value is 70.96% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.32%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.67% above the average, while the minimum instance value is 76.51% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.73%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.35% above the average, while the minimum instance value is 70.96% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23045
    Memory Throughput                   %        46.72
    DRAM Throughput                     %        46.72
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.74
    L2 Cache Throughput                 %        20.16
    SM Active Cycles                cycle     11513.38
    Compute (SM) Throughput             %        12.98
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.07
    Achieved Active Warps Per SM           warp        12.51
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.86%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1267712
    Average L1 Active Cycles         cycle     11513.38
    Total L1 Elapsed Cycles          cycle      2880618
    Average L2 Active Cycles         cycle     14333.31
    Total L2 Elapsed Cycles          cycle       729684
    Average SM Active Cycles         cycle     11513.38
    Total SM Elapsed Cycles          cycle      2880618
    Average SMSP Active Cycles       cycle     11008.57
    Total SMSP Elapsed Cycles        cycle     11522472
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.13%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.25% above the average, while the minimum instance value is 71.33% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.25%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.45% above the average, while the minimum instance value is 75.23% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.13%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.25% above the average, while the minimum instance value is 71.33% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22846
    Memory Throughput                   %        47.07
    DRAM Throughput                     %        47.07
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.55
    L2 Cache Throughput                 %        20.35
    SM Active Cycles                cycle     11584.18
    Compute (SM) Throughput             %        12.92
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.27
    Achieved Active Warps Per SM           warp        12.13
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.47%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49369.33
    Total DRAM Elapsed Cycles        cycle      1258496
    Average L1 Active Cycles         cycle     11584.18
    Total L1 Elapsed Cycles          cycle      2895396
    Average L2 Active Cycles         cycle        14313
    Total L2 Elapsed Cycles          cycle       722772
    Average SM Active Cycles         cycle     11584.18
    Total SM Elapsed Cycles          cycle      2895396
    Average SMSP Active Cycles       cycle     10981.81
    Total SMSP Elapsed Cycles        cycle     11581584
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.69%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.36% above the average, while the minimum instance value is 70.96% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.67%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.63% above the average, while the minimum instance value is 76.30% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.69%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.36% above the average, while the minimum instance value is 70.96% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22428
    Memory Throughput                   %        47.49
    DRAM Throughput                     %        47.49
    Duration                      usecond        10.18
    L1/TEX Cache Throughput             %        34.89
    L2 Cache Throughput                 %        20.65
    SM Active Cycles                cycle     11461.94
    Compute (SM) Throughput             %        12.93
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.49
    Achieved Active Warps Per SM           warp        12.24
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.02%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1247232
    Average L1 Active Cycles         cycle     11461.94
    Total L1 Elapsed Cycles          cycle      2891490
    Average L2 Active Cycles         cycle     14513.39
    Total L2 Elapsed Cycles          cycle       712476
    Average SM Active Cycles         cycle     11461.94
    Total SM Elapsed Cycles          cycle      2891490
    Average SMSP Active Cycles       cycle     11091.42
    Total SMSP Elapsed Cycles        cycle     11565960
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.24%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.87% above the average, while the minimum instance value is 70.65% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.68%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.16% above the average, while the minimum instance value is 75.36% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.24%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.87% above the average, while the minimum instance value is 70.65% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9687
    Memory Throughput                   %         5.63
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.01
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3825.49
    Compute (SM) Throughput             %         8.00
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.57
    Achieved Active Warps Per SM           warp        11.79
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.86%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3825.49
    Total L1 Elapsed Cycles          cycle      1218392
    Average L2 Active Cycles         cycle        86.19
    Total L2 Elapsed Cycles          cycle       306504
    Average SM Active Cycles         cycle      3825.49
    Total SM Elapsed Cycles          cycle      1218392
    Average SMSP Active Cycles       cycle      3262.57
    Total SMSP Elapsed Cycles        cycle      4873568
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.124%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.70% above the average, while the minimum instance value is 28.56% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.533%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.89% above the average, while the minimum instance value is 31.37% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.124%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.70% above the average, while the minimum instance value is 28.56% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        62485
    Memory Throughput                   %        85.49
    DRAM Throughput                     %        85.49
    Duration                      usecond        28.13
    L1/TEX Cache Throughput             %        10.16
    L2 Cache Throughput                 %        37.22
    SM Active Cycles                cycle     56768.70
    Compute (SM) Throughput             %         9.70
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.52
    Achieved Active Warps Per SM           warp        45.85
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3450880
    Average L1 Active Cycles         cycle     56768.70
    Total L1 Elapsed Cycles          cycle      7940148
    Average L2 Active Cycles         cycle     49753.83
    Total L2 Elapsed Cycles          cycle      1980756
    Average SM Active Cycles         cycle     56768.70
    Total SM Elapsed Cycles          cycle      7940148
    Average SMSP Active Cycles       cycle     56564.66
    Total SMSP Elapsed Cycles        cycle     31760592
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22801
    Memory Throughput                   %        47.02
    DRAM Throughput                     %        47.02
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.61
    L2 Cache Throughput                 %        20.34
    SM Active Cycles                cycle     11538.86
    Compute (SM) Throughput             %        13.20
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.24
    Achieved Active Warps Per SM           warp        12.12
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.51%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11538.86
    Total L1 Elapsed Cycles          cycle      2833394
    Average L2 Active Cycles         cycle     14397.92
    Total L2 Elapsed Cycles          cycle       722952
    Average SM Active Cycles         cycle     11538.86
    Total SM Elapsed Cycles          cycle      2833394
    Average SMSP Active Cycles       cycle     10973.13
    Total SMSP Elapsed Cycles        cycle     11333576
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.98%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.16% above the average, while the minimum instance value is 70.88% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.21%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.80% above the average, while the minimum instance value is 75.18% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.98%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.16% above the average, while the minimum instance value is 70.88% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22769
    Memory Throughput                   %        47.37
    DRAM Throughput                     %        47.37
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.64
    L2 Cache Throughput                 %        20.40
    SM Active Cycles                cycle     11550.47
    Compute (SM) Throughput             %        12.95
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.23
    Achieved Active Warps Per SM           warp        12.11
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.55%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1250304
    Average L1 Active Cycles         cycle     11550.47
    Total L1 Elapsed Cycles          cycle      2886930
    Average L2 Active Cycles         cycle     14507.33
    Total L2 Elapsed Cycles          cycle       720864
    Average SM Active Cycles         cycle     11550.47
    Total SM Elapsed Cycles          cycle      2886930
    Average SMSP Active Cycles       cycle     11114.36
    Total SMSP Elapsed Cycles        cycle     11547720
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.62%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.22% above the average, while the minimum instance value is 71.32% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.57%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.78% above the average, while the minimum instance value is 75.22% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.62%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.22% above the average, while the minimum instance value is 71.32% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22563
    Memory Throughput                   %        47.29
    DRAM Throughput                     %        47.29
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.60
    L2 Cache Throughput                 %        20.54
    SM Active Cycles                cycle     11551.36
    Compute (SM) Throughput             %        13.09
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.14
    Achieved Active Warps Per SM           warp        12.07
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.72%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1252352
    Average L1 Active Cycles         cycle     11551.36
    Total L1 Elapsed Cycles          cycle      2857258
    Average L2 Active Cycles         cycle     14537.58
    Total L2 Elapsed Cycles          cycle       716148
    Average SM Active Cycles         cycle     11551.36
    Total SM Elapsed Cycles          cycle      2857258
    Average SMSP Active Cycles       cycle     11107.98
    Total SMSP Elapsed Cycles        cycle     11429032
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.62%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.78% above the average, while the minimum instance value is 70.63% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.27%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.75% above the average, while the minimum instance value is 76.01% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.62%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.78% above the average, while the minimum instance value is 70.63% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22424
    Memory Throughput                   %        47.61
    DRAM Throughput                     %        47.61
    Duration                      usecond        10.18
    L1/TEX Cache Throughput             %        34.90
    L2 Cache Throughput                 %        20.65
    SM Active Cycles                cycle     11456.08
    Compute (SM) Throughput             %        12.94
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.84
    Achieved Active Warps Per SM           warp        12.88
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 46.32%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1244160
    Average L1 Active Cycles         cycle     11456.08
    Total L1 Elapsed Cycles          cycle      2893114
    Average L2 Active Cycles         cycle     14478.47
    Total L2 Elapsed Cycles          cycle       712548
    Average SM Active Cycles         cycle     11456.08
    Total SM Elapsed Cycles          cycle      2893114
    Average SMSP Active Cycles       cycle     11080.45
    Total SMSP Elapsed Cycles        cycle     11572456
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.31%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.05% above the average, while the minimum instance value is 72.08% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.51%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.89% above the average, while the minimum instance value is 74.91% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.31%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.05% above the average, while the minimum instance value is 72.08% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.09
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9712
    Memory Throughput                   %         5.64
    DRAM Throughput                     %         0.74
    Duration                      usecond         4.42
    L1/TEX Cache Throughput             %        14.24
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3763.66
    Compute (SM) Throughput             %         8.02
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.14
    Achieved Active Warps Per SM           warp        12.07
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.71%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       330.67
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3763.66
    Total L1 Elapsed Cycles          cycle      1217406
    Average L2 Active Cycles         cycle        84.14
    Total L2 Elapsed Cycles          cycle       307080
    Average SM Active Cycles         cycle      3763.66
    Total SM Elapsed Cycles          cycle      1217406
    Average SMSP Active Cycles       cycle      3253.68
    Total SMSP Elapsed Cycles        cycle      4869624
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.052%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.88% above the average, while the minimum instance value is 28.71% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.161%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.85% above the average, while the minimum instance value is 30.63% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.052%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.88% above the average, while the minimum instance value is 28.71% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        62867
    Memory Throughput                   %        85.29
    DRAM Throughput                     %        85.29
    Duration                      usecond        28.19
    L1/TEX Cache Throughput             %        10.10
    L2 Cache Throughput                 %        37.05
    SM Active Cycles                cycle     57099.81
    Compute (SM) Throughput             %         9.59
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.11
    Achieved Active Warps Per SM           warp        45.65
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245857.33
    Total DRAM Elapsed Cycles        cycle      3459072
    Average L1 Active Cycles         cycle     57099.81
    Total L1 Elapsed Cycles          cycle      8033462
    Average L2 Active Cycles         cycle     50158.25
    Total L2 Elapsed Cycles          cycle      1990188
    Average SM Active Cycles         cycle     57099.81
    Total SM Elapsed Cycles          cycle      8033462
    Average SMSP Active Cycles       cycle     56869.96
    Total SMSP Elapsed Cycles        cycle     32133848
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22822
    Memory Throughput                   %        46.65
    DRAM Throughput                     %        46.65
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        35.07
    L2 Cache Throughput                 %        20.28
    SM Active Cycles                cycle     11409.13
    Compute (SM) Throughput             %        13.00
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.73
    Achieved Active Warps Per SM           warp        12.35
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.54%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11409.13
    Total L1 Elapsed Cycles          cycle      2876658
    Average L2 Active Cycles         cycle     14497.31
    Total L2 Elapsed Cycles          cycle       725148
    Average SM Active Cycles         cycle     11409.13
    Total SM Elapsed Cycles          cycle      2876658
    Average SMSP Active Cycles       cycle     11082.05
    Total SMSP Elapsed Cycles        cycle     11506632
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.66%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.67% above the average, while the minimum instance value is 71.33% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.91%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.43% above the average, while the minimum instance value is 75.59% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.66%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.67% above the average, while the minimum instance value is 71.33% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22764
    Memory Throughput                   %        46.83
    DRAM Throughput                     %        46.83
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.82
    L2 Cache Throughput                 %        20.35
    SM Active Cycles                cycle     11496.16
    Compute (SM) Throughput             %        12.99
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.98
    Achieved Active Warps Per SM           warp        12.47
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.03%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.0%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1264640
    Average L1 Active Cycles         cycle     11496.16
    Total L1 Elapsed Cycles          cycle      2881826
    Average L2 Active Cycles         cycle     14328.25
    Total L2 Elapsed Cycles          cycle       722772
    Average SM Active Cycles         cycle     11496.16
    Total SM Elapsed Cycles          cycle      2881826
    Average SMSP Active Cycles       cycle     11026.54
    Total SMSP Elapsed Cycles        cycle     11527304
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.69%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.49% above the average, while the minimum instance value is 70.35% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.18%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.29% above the average, while the minimum instance value is 75.69% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.69%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.49% above the average, while the minimum instance value is 70.35% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22677
    Memory Throughput                   %        47.03
    DRAM Throughput                     %        47.03
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.81
    L2 Cache Throughput                 %        20.41
    SM Active Cycles                cycle     11465.09
    Compute (SM) Throughput             %        13.01
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.32
    Achieved Active Warps Per SM           warp        12.15
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.37%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11465.09
    Total L1 Elapsed Cycles          cycle      2875730
    Average L2 Active Cycles         cycle     14497.08
    Total L2 Elapsed Cycles          cycle       720468
    Average SM Active Cycles         cycle     11465.09
    Total SM Elapsed Cycles          cycle      2875730
    Average SMSP Active Cycles       cycle     11037.96
    Total SMSP Elapsed Cycles        cycle     11502920
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.57%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.27% above the average, while the minimum instance value is 70.63% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.74%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.24% above the average, while the minimum instance value is 75.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.57%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.27% above the average, while the minimum instance value is 70.63% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle         9752
    Memory Throughput                   %         5.65
    DRAM Throughput                     %         0.74
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.07
    L2 Cache Throughput                 %         1.90
    SM Active Cycles                cycle      3808.36
    Compute (SM) Throughput             %         8.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.91
    Achieved Active Warps Per SM           warp        11.96
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.18%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       330.67
    Total DRAM Elapsed Cycles        cycle       535552
    Average L1 Active Cycles         cycle      3808.36
    Total L1 Elapsed Cycles          cycle      1213606
    Average L2 Active Cycles         cycle        85.69
    Total L2 Elapsed Cycles          cycle       308376
    Average SM Active Cycles         cycle      3808.36
    Total SM Elapsed Cycles          cycle      1213606
    Average SMSP Active Cycles       cycle      3219.49
    Total SMSP Elapsed Cycles        cycle      4854424
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.239%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.00% above the average, while the minimum instance value is 28.58% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.276%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.37% above the average, while the minimum instance value is 31.54% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.239%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.00% above the average, while the minimum instance value is 28.58% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22734
    Memory Throughput                   %        47.41
    DRAM Throughput                     %        47.41
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.90
    L2 Cache Throughput                 %        20.45
    SM Active Cycles                cycle     11465.39
    Compute (SM) Throughput             %        12.93
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.67
    Achieved Active Warps Per SM           warp        12.32
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.67%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1249280
    Average L1 Active Cycles         cycle     11465.39
    Total L1 Elapsed Cycles          cycle      2893752
    Average L2 Active Cycles         cycle     14460.64
    Total L2 Elapsed Cycles          cycle       719316
    Average SM Active Cycles         cycle     11465.39
    Total SM Elapsed Cycles          cycle      2893752
    Average SMSP Active Cycles       cycle     11052.72
    Total SMSP Elapsed Cycles        cycle     11575008
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.69%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.77% above the average, while the minimum instance value is 70.85% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.37%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.70% above the average, while the minimum instance value is 75.91% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.69%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.77% above the average, while the minimum instance value is 70.85% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62701
    Memory Throughput                   %        85.37
    DRAM Throughput                     %        85.37
    Duration                      usecond        28.16
    L1/TEX Cache Throughput             %        10.21
    L2 Cache Throughput                 %        37.12
    SM Active Cycles                cycle     56489.76
    Compute (SM) Throughput             %         9.62
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.59
    Achieved Active Warps Per SM           warp        45.40
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245856
    Total DRAM Elapsed Cycles        cycle      3456000
    Average L1 Active Cycles         cycle     56489.76
    Total L1 Elapsed Cycles          cycle      8005588
    Average L2 Active Cycles         cycle     50084.47
    Total L2 Elapsed Cycles          cycle      1986084
    Average SM Active Cycles         cycle     56489.76
    Total SM Elapsed Cycles          cycle      8005588
    Average SMSP Active Cycles       cycle     56512.96
    Total SMSP Elapsed Cycles        cycle     32022352
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.054%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 5.59% above the average, while the minimum instance value is 8.18% below the average.       

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22467
    Memory Throughput                   %        47.43
    DRAM Throughput                     %        47.43
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        34.92
    L2 Cache Throughput                 %        20.60
    SM Active Cycles                cycle     11446.98
    Compute (SM) Throughput             %        12.93
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.38
    Achieved Active Warps Per SM           warp        12.18
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.25%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49377.33
    Total DRAM Elapsed Cycles        cycle      1249280
    Average L1 Active Cycles         cycle     11446.98
    Total L1 Elapsed Cycles          cycle      2892374
    Average L2 Active Cycles         cycle     14363.83
    Total L2 Elapsed Cycles          cycle       714168
    Average SM Active Cycles         cycle     11446.98
    Total SM Elapsed Cycles          cycle      2892374
    Average SMSP Active Cycles       cycle     11076.39
    Total SMSP Elapsed Cycles        cycle     11569496
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.26%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.97% above the average, while the minimum instance value is 70.48% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.36%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.58% above the average, while the minimum instance value is 76.13% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.26%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.97% above the average, while the minimum instance value is 70.48% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23006
    Memory Throughput                   %        46.65
    DRAM Throughput                     %        46.65
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.82
    L2 Cache Throughput                 %        20.15
    SM Active Cycles                cycle     11496.37
    Compute (SM) Throughput             %        12.76
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.31
    Achieved Active Warps Per SM           warp        12.15
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.38%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49360
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11496.37
    Total L1 Elapsed Cycles          cycle      2929630
    Average L2 Active Cycles         cycle     14600.19
    Total L2 Elapsed Cycles          cycle       730116
    Average SM Active Cycles         cycle     11496.37
    Total SM Elapsed Cycles          cycle      2929630
    Average SMSP Active Cycles       cycle     11189.86
    Total SMSP Elapsed Cycles        cycle     11718520
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.85%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.50% above the average, while the minimum instance value is 71.49% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.25%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.47% above the average, while the minimum instance value is 75.71% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.85%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.50% above the average, while the minimum instance value is 71.49% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22982
    Memory Throughput                   %        46.57
    DRAM Throughput                     %        46.57
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.09
    L2 Cache Throughput                 %        20.17
    SM Active Cycles                cycle     11384.76
    Compute (SM) Throughput             %        12.95
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.61
    Achieved Active Warps Per SM           warp        12.29
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.78%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1271808
    Average L1 Active Cycles         cycle     11384.76
    Total L1 Elapsed Cycles          cycle      2888472
    Average L2 Active Cycles         cycle     14387.64
    Total L2 Elapsed Cycles          cycle       729396
    Average SM Active Cycles         cycle     11384.76
    Total SM Elapsed Cycles          cycle      2888472
    Average SMSP Active Cycles       cycle     10905.48
    Total SMSP Elapsed Cycles        cycle     11553888
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.94%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.49% above the average, while the minimum instance value is 72.33% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.17%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.81% above the average, while the minimum instance value is 75.64% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.94%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.49% above the average, while the minimum instance value is 72.33% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.08
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle         9666
    Memory Throughput                   %         5.66
    DRAM Throughput                     %         0.77
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.14
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3790.23
    Compute (SM) Throughput             %         8.06
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.37
    Achieved Active Warps Per SM           warp        12.18
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.27%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          340
    Total DRAM Elapsed Cycles        cycle       530432
    Average L1 Active Cycles         cycle      3790.23
    Total L1 Elapsed Cycles          cycle      1212676
    Average L2 Active Cycles         cycle        83.75
    Total L2 Elapsed Cycles          cycle       305460
    Average SM Active Cycles         cycle      3790.23
    Total SM Elapsed Cycles          cycle      1212676
    Average SMSP Active Cycles       cycle      3219.37
    Total SMSP Elapsed Cycles        cycle      4850704
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 10.36%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles.          
          Additionally, other SMs have a much lower number of active cycles than the average number of active cycles.   
          Maximum instance value is 25.89% above the average, while the minimum instance value is 27.76% below the      
          average.                                                                                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.119%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.89% above the average, while the minimum instance value is 30.76% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 10.36%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Additionally, other L1 Slices have a much lower number of active cycles than the average number of active     
          cycles. Maximum instance value is 25.89% above the average, while the minimum instance value is 27.76% below  
          the average.                                                                                                  

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22602
    Memory Throughput                   %        47.22
    DRAM Throughput                     %        47.22
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.89
    L2 Cache Throughput                 %        20.48
    SM Active Cycles                cycle     11460.59
    Compute (SM) Throughput             %        12.83
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.35
    Achieved Active Warps Per SM           warp        12.17
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.29%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1254400
    Average L1 Active Cycles         cycle     11460.59
    Total L1 Elapsed Cycles          cycle      2914798
    Average L2 Active Cycles         cycle     14224.47
    Total L2 Elapsed Cycles          cycle       718272
    Average SM Active Cycles         cycle     11460.59
    Total SM Elapsed Cycles          cycle      2914798
    Average SMSP Active Cycles       cycle     11010.69
    Total SMSP Elapsed Cycles        cycle     11659192
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.27%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.26% above the average, while the minimum instance value is 71.10% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.94%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.31% above the average, while the minimum instance value is 75.18% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.27%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.26% above the average, while the minimum instance value is 71.10% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62716
    Memory Throughput                   %        85.31
    DRAM Throughput                     %        85.31
    Duration                      usecond        28.19
    L1/TEX Cache Throughput             %        10.19
    L2 Cache Throughput                 %        37.10
    SM Active Cycles                cycle     56568.09
    Compute (SM) Throughput             %         9.59
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.23
    Achieved Active Warps Per SM           warp        45.23
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3458048
    Average L1 Active Cycles         cycle     56568.09
    Total L1 Elapsed Cycles          cycle      8032064
    Average L2 Active Cycles         cycle     50136.36
    Total L2 Elapsed Cycles          cycle      1987380
    Average SM Active Cycles         cycle     56568.09
    Total SM Elapsed Cycles          cycle      8032064
    Average SMSP Active Cycles       cycle     56598.07
    Total SMSP Elapsed Cycles        cycle     32128256
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22541
    Memory Throughput                   %        47.72
    DRAM Throughput                     %        47.72
    Duration                      usecond        10.18
    L1/TEX Cache Throughput             %        34.84
    L2 Cache Throughput                 %        20.58
    SM Active Cycles                cycle     11487.58
    Compute (SM) Throughput             %        12.94
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.78
    Achieved Active Warps Per SM           warp        12.37
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.45%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1241088
    Average L1 Active Cycles         cycle     11487.58
    Total L1 Elapsed Cycles          cycle      2889674
    Average L2 Active Cycles         cycle     14459.97
    Total L2 Elapsed Cycles          cycle       714852
    Average SM Active Cycles         cycle     11487.58
    Total SM Elapsed Cycles          cycle      2889674
    Average SMSP Active Cycles       cycle     11091.85
    Total SMSP Elapsed Cycles        cycle     11558696
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.39%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.03% above the average, while the minimum instance value is 70.99% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.5%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.79% above the average, while the minimum instance value is 75.82% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.39%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.03% above the average, while the minimum instance value is 70.99% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22759
    Memory Throughput                   %        47.26
    DRAM Throughput                     %        47.26
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.77
    L2 Cache Throughput                 %        20.40
    SM Active Cycles                cycle     11504.73
    Compute (SM) Throughput             %        13.06
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.47
    Achieved Active Warps Per SM           warp        12.23
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.05%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1253376
    Average L1 Active Cycles         cycle     11504.73
    Total L1 Elapsed Cycles          cycle      2864140
    Average L2 Active Cycles         cycle     14512.67
    Total L2 Elapsed Cycles          cycle       720828
    Average SM Active Cycles         cycle     11504.73
    Total SM Elapsed Cycles          cycle      2864140
    Average SMSP Active Cycles       cycle     11064.55
    Total SMSP Elapsed Cycles        cycle     11456560
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22%                                                                                             
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.78% above the average, while the minimum instance value is 71.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.98%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.46% above the average, while the minimum instance value is 76.37% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22%                                                                                             
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.78% above the average, while the minimum instance value is 71.15% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle         9676
    Memory Throughput                   %         5.65
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.35
    L1/TEX Cache Throughput             %        14.07
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3809.67
    Compute (SM) Throughput             %         8.04
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.89
    Achieved Active Warps Per SM           warp        11.95
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.21%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       333.33
    Total DRAM Elapsed Cycles        cycle       530432
    Average L1 Active Cycles         cycle      3809.67
    Total L1 Elapsed Cycles          cycle      1213558
    Average L2 Active Cycles         cycle        86.08
    Total L2 Elapsed Cycles          cycle       305964
    Average SM Active Cycles         cycle      3809.67
    Total SM Elapsed Cycles          cycle      1213558
    Average SMSP Active Cycles       cycle      3224.55
    Total SMSP Elapsed Cycles        cycle      4854232
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.138%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.74% above the average, while the minimum instance value is 29.02% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.381%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.64% above the average, while the minimum instance value is 31.34% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.138%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.74% above the average, while the minimum instance value is 29.02% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23120
    Memory Throughput                   %        46.21
    DRAM Throughput                     %        46.21
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        34.67
    L2 Cache Throughput                 %        20.04
    SM Active Cycles                cycle     11527.52
    Compute (SM) Throughput             %        12.83
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.64
    Achieved Active Warps Per SM           warp        12.31
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.71%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1282048
    Average L1 Active Cycles         cycle     11527.52
    Total L1 Elapsed Cycles          cycle      2915720
    Average L2 Active Cycles         cycle     14539.17
    Total L2 Elapsed Cycles          cycle       734184
    Average SM Active Cycles         cycle     11527.52
    Total SM Elapsed Cycles          cycle      2915720
    Average SMSP Active Cycles       cycle     11207.43
    Total SMSP Elapsed Cycles        cycle     11662880
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.69%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.87% above the average, while the minimum instance value is 71.27% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.7%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.11% above the average, while the minimum instance value is 74.66% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.69%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.87% above the average, while the minimum instance value is 71.27% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.17
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22884
    Memory Throughput                   %        46.64
    DRAM Throughput                     %        46.64
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        35.08
    L2 Cache Throughput                 %        20.25
    SM Active Cycles                cycle     11401.01
    Compute (SM) Throughput             %        12.85
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.91
    Achieved Active Warps Per SM           warp        12.44
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.17%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11401.01
    Total L1 Elapsed Cycles          cycle      2911012
    Average L2 Active Cycles         cycle     14551.56
    Total L2 Elapsed Cycles          cycle       726408
    Average SM Active Cycles         cycle     11401.01
    Total SM Elapsed Cycles          cycle      2911012
    Average SMSP Active Cycles       cycle     11204.54
    Total SMSP Elapsed Cycles        cycle     11644048
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.74%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.37% above the average, while the minimum instance value is 71.30% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.74%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.12% above the average, while the minimum instance value is 75.38% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.74%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.37% above the average, while the minimum instance value is 71.30% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62937
    Memory Throughput                   %        85.01
    DRAM Throughput                     %        85.01
    Duration                      usecond        28.29
    L1/TEX Cache Throughput             %        10.15
    L2 Cache Throughput                 %        36.97
    SM Active Cycles                cycle     56829.68
    Compute (SM) Throughput             %         9.64
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.13
    Achieved Active Warps Per SM           warp        45.66
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245845.33
    Total DRAM Elapsed Cycles        cycle      3470336
    Average L1 Active Cycles         cycle     56829.68
    Total L1 Elapsed Cycles          cycle      7985926
    Average L2 Active Cycles         cycle     50012.50
    Total L2 Elapsed Cycles          cycle      1994616
    Average SM Active Cycles         cycle     56829.68
    Total SM Elapsed Cycles          cycle      7985926
    Average SMSP Active Cycles       cycle     56354.84
    Total SMSP Elapsed Cycles        cycle     31943704
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22781
    Memory Throughput                   %        47.26
    DRAM Throughput                     %        47.26
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.52
    L2 Cache Throughput                 %        20.39
    SM Active Cycles                cycle     11578.19
    Compute (SM) Throughput             %        12.91
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.26
    Achieved Active Warps Per SM           warp        12.13
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.48%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1253376
    Average L1 Active Cycles         cycle     11578.19
    Total L1 Elapsed Cycles          cycle      2896420
    Average L2 Active Cycles         cycle     14237.67
    Total L2 Elapsed Cycles          cycle       721368
    Average SM Active Cycles         cycle     11578.19
    Total SM Elapsed Cycles          cycle      2896420
    Average SMSP Active Cycles       cycle     10917.91
    Total SMSP Elapsed Cycles        cycle     11585680
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.69%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.39% above the average, while the minimum instance value is 71.64% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.08%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.68% above the average, while the minimum instance value is 75.28% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.69%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.39% above the average, while the minimum instance value is 71.64% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23122
    Memory Throughput                   %        46.12
    DRAM Throughput                     %        46.12
    Duration                      usecond        10.50
    L1/TEX Cache Throughput             %        34.60
    L2 Cache Throughput                 %        20.01
    SM Active Cycles                cycle     11564.94
    Compute (SM) Throughput             %        12.79
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.76
    Achieved Active Warps Per SM           warp        12.36
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.48%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1284096
    Average L1 Active Cycles         cycle     11564.94
    Total L1 Elapsed Cycles          cycle      2923856
    Average L2 Active Cycles         cycle     14311.75
    Total L2 Elapsed Cycles          cycle       735048
    Average SM Active Cycles         cycle     11564.94
    Total SM Elapsed Cycles          cycle      2923856
    Average SMSP Active Cycles       cycle     11028.79
    Total SMSP Elapsed Cycles        cycle     11695424
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.61%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.68% above the average, while the minimum instance value is 70.84% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.31%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.14% above the average, while the minimum instance value is 75.16% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.61%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.68% above the average, while the minimum instance value is 70.84% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.12
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9679
    Memory Throughput                   %         5.71
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.15
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3787.05
    Compute (SM) Throughput             %         8.13
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.08
    Achieved Active Warps Per SM           warp        12.04
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.84%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       532480
    Average L1 Active Cycles         cycle      3787.05
    Total L1 Elapsed Cycles          cycle      1201672
    Average L2 Active Cycles         cycle        86.58
    Total L2 Elapsed Cycles          cycle       305820
    Average SM Active Cycles         cycle      3787.05
    Total SM Elapsed Cycles          cycle      1201672
    Average SMSP Active Cycles       cycle      3231.90
    Total SMSP Elapsed Cycles        cycle      4806688
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.763%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 21.72% above the average, while the minimum instance value is 28.60% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.363%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 24.29% above the average, while the minimum instance value is 29.73% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.763%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 21.72% above the average, while the minimum instance value is 28.60% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23355
    Memory Throughput                   %        45.69
    DRAM Throughput                     %        45.69
    Duration                      usecond        10.59
    L1/TEX Cache Throughput             %        34.49
    L2 Cache Throughput                 %        19.83
    SM Active Cycles                cycle     11603.52
    Compute (SM) Throughput             %        12.90
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.24
    Achieved Active Warps Per SM           warp        12.12
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.52%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1296384
    Average L1 Active Cycles         cycle     11603.52
    Total L1 Elapsed Cycles          cycle      2899556
    Average L2 Active Cycles         cycle     14369.47
    Total L2 Elapsed Cycles          cycle       741708
    Average SM Active Cycles         cycle     11603.52
    Total SM Elapsed Cycles          cycle      2899556
    Average SMSP Active Cycles       cycle     11085.01
    Total SMSP Elapsed Cycles        cycle     11598224
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.44%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.80% above the average, while the minimum instance value is 71.33% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.37%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.66% above the average, while the minimum instance value is 75.34% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.44%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.80% above the average, while the minimum instance value is 71.33% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22999
    Memory Throughput                   %        46.61
    DRAM Throughput                     %        46.61
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.85
    L2 Cache Throughput                 %        20.16
    SM Active Cycles                cycle     11486.05
    Compute (SM) Throughput             %        12.92
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.44
    Achieved Active Warps Per SM           warp        12.21
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.11%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1270784
    Average L1 Active Cycles         cycle     11486.05
    Total L1 Elapsed Cycles          cycle      2895230
    Average L2 Active Cycles         cycle     14434.64
    Total L2 Elapsed Cycles          cycle       729468
    Average SM Active Cycles         cycle     11486.05
    Total SM Elapsed Cycles          cycle      2895230
    Average SMSP Active Cycles       cycle     11012.12
    Total SMSP Elapsed Cycles        cycle     11580920
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.89%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.10% above the average, while the minimum instance value is 71.34% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.94%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.07% above the average, while the minimum instance value is 74.81% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.89%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.10% above the average, while the minimum instance value is 71.34% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        63557
    Memory Throughput                   %        84.39
    DRAM Throughput                     %        84.39
    Duration                      usecond        28.51
    L1/TEX Cache Throughput             %        10.10
    L2 Cache Throughput                 %        36.65
    SM Active Cycles                cycle     57117.37
    Compute (SM) Throughput             %         9.50
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.42
    Achieved Active Warps Per SM           warp        45.80
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245856
    Total DRAM Elapsed Cycles        cycle      3495936
    Average L1 Active Cycles         cycle     57117.37
    Total L1 Elapsed Cycles          cycle      8109034
    Average L2 Active Cycles         cycle     50159.28
    Total L2 Elapsed Cycles          cycle      2011824
    Average SM Active Cycles         cycle     57117.37
    Total SM Elapsed Cycles          cycle      8109034
    Average SMSP Active Cycles       cycle     56781.20
    Total SMSP Elapsed Cycles        cycle     32436136
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.059%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles. Maximum  
          instance value is 5.61% above the average, while the minimum instance value is 4.90% below the average.       
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.261%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 5.87% above the average, while the minimum instance value is 5.37% below    
          the average.                                                                                                  
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.059%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Maximum instance value is 5.61% above the average, while the minimum instance value is 4.90% below the        
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23000
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.77
    L2 Cache Throughput                 %        20.14
    SM Active Cycles                cycle     11479.59
    Compute (SM) Throughput             %        12.76
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.41
    Achieved Active Warps Per SM           warp        12.20
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.18%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49364
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11479.59
    Total L1 Elapsed Cycles          cycle      2930806
    Average L2 Active Cycles         cycle     14655.89
    Total L2 Elapsed Cycles          cycle       730260
    Average SM Active Cycles         cycle     11479.59
    Total SM Elapsed Cycles          cycle      2930806
    Average SMSP Active Cycles       cycle     11130.34
    Total SMSP Elapsed Cycles        cycle     11723224
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.65%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.18% above the average, while the minimum instance value is 71.11% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.51%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.26% above the average, while the minimum instance value is 75.61% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.65%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.18% above the average, while the minimum instance value is 71.11% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.12
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9685
    Memory Throughput                   %         5.72
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.03
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3819.24
    Compute (SM) Throughput             %         8.15
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.07
    Achieved Active Warps Per SM           warp        12.03
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.85%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       330.67
    Total DRAM Elapsed Cycles        cycle       532480
    Average L1 Active Cycles         cycle      3819.24
    Total L1 Elapsed Cycles          cycle      1198504
    Average L2 Active Cycles         cycle        87.28
    Total L2 Elapsed Cycles          cycle       306108
    Average SM Active Cycles         cycle      3819.24
    Total SM Elapsed Cycles          cycle      1198504
    Average SMSP Active Cycles       cycle      3240.00
    Total SMSP Elapsed Cycles        cycle      4794016
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.318%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.84% above the average, while the minimum instance value is 28.49% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.248%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.84% above the average, while the minimum instance value is 30.46% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.318%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.84% above the average, while the minimum instance value is 28.49% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23008
    Memory Throughput                   %        46.35
    DRAM Throughput                     %        46.35
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.95
    L2 Cache Throughput                 %        20.13
    SM Active Cycles                cycle     11436.57
    Compute (SM) Throughput             %        13.11
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.59
    Achieved Active Warps Per SM           warp        12.28
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.82%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11436.57
    Total L1 Elapsed Cycles          cycle      2853192
    Average L2 Active Cycles         cycle     14403.50
    Total L2 Elapsed Cycles          cycle       730944
    Average SM Active Cycles         cycle     11436.57
    Total SM Elapsed Cycles          cycle      2853192
    Average SMSP Active Cycles       cycle     11062.41
    Total SMSP Elapsed Cycles        cycle     11412768
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.29%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.44% above the average, while the minimum instance value is 71.17% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.91%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.15% above the average, while the minimum instance value is 75.67% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.29%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.44% above the average, while the minimum instance value is 71.17% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23004
    Memory Throughput                   %        46.53
    DRAM Throughput                     %        46.53
    Duration                      usecond        10.40
    L1/TEX Cache Throughput             %        34.99
    L2 Cache Throughput                 %        20.15
    SM Active Cycles                cycle     11428.56
    Compute (SM) Throughput             %        12.68
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.85
    Achieved Active Warps Per SM           warp        12.41
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.29%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1272832
    Average L1 Active Cycles         cycle     11428.56
    Total L1 Elapsed Cycles          cycle      2948638
    Average L2 Active Cycles         cycle     14505.17
    Total L2 Elapsed Cycles          cycle       729900
    Average SM Active Cycles         cycle     11428.56
    Total SM Elapsed Cycles          cycle      2948638
    Average SMSP Active Cycles       cycle     11037.48
    Total SMSP Elapsed Cycles        cycle     11794552
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.69%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.72% above the average, while the minimum instance value is 70.91% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.64%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.16% above the average, while the minimum instance value is 75.84% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.69%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.72% above the average, while the minimum instance value is 70.91% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22903
    Memory Throughput                   %        47.02
    DRAM Throughput                     %        47.02
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.74
    L2 Cache Throughput                 %        20.27
    SM Active Cycles                cycle     11513.53
    Compute (SM) Throughput             %        12.57
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        26.08
    Achieved Active Warps Per SM           warp        12.52
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 47.84%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (26.1%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11513.53
    Total L1 Elapsed Cycles          cycle      2976854
    Average L2 Active Cycles         cycle     14452.78
    Total L2 Elapsed Cycles          cycle       725472
    Average SM Active Cycles         cycle     11513.53
    Total SM Elapsed Cycles          cycle      2976854
    Average SMSP Active Cycles       cycle     11129.95
    Total SMSP Elapsed Cycles        cycle     11907416
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.33%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.08% above the average, while the minimum instance value is 71.44% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.04%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.97% above the average, while the minimum instance value is 75.15% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.33%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.08% above the average, while the minimum instance value is 71.44% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        63438
    Memory Throughput                   %        84.66
    DRAM Throughput                     %        84.66
    Duration                      usecond        28.42
    L1/TEX Cache Throughput             %        10.10
    L2 Cache Throughput                 %        36.72
    SM Active Cycles                cycle     57123.30
    Compute (SM) Throughput             %         9.58
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.71
    Achieved Active Warps Per SM           warp        45.94
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3484672
    Average L1 Active Cycles         cycle     57123.30
    Total L1 Elapsed Cycles          cycle      8039900
    Average L2 Active Cycles         cycle     50491.89
    Total L2 Elapsed Cycles          cycle      2007864
    Average SM Active Cycles         cycle     57123.30
    Total SM Elapsed Cycles          cycle      8039900
    Average SMSP Active Cycles       cycle     57241.42
    Total SMSP Elapsed Cycles        cycle     32159600
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.487%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles. Maximum  
          instance value is 6.03% above the average, while the minimum instance value is 4.21% below the average.       
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.487%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Maximum instance value is 6.03% above the average, while the minimum instance value is 4.21% below the        
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22853
    Memory Throughput                   %        46.64
    DRAM Throughput                     %        46.64
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.71
    L2 Cache Throughput                 %        20.26
    SM Active Cycles                cycle     11540.75
    Compute (SM) Throughput             %        13.00
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.59
    Achieved Active Warps Per SM           warp        12.28
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.82%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11540.75
    Total L1 Elapsed Cycles          cycle      2876706
    Average L2 Active Cycles         cycle     14597.83
    Total L2 Elapsed Cycles          cycle       726192
    Average SM Active Cycles         cycle     11540.75
    Total SM Elapsed Cycles          cycle      2876706
    Average SMSP Active Cycles       cycle     11096.92
    Total SMSP Elapsed Cycles        cycle     11506824
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.09%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.03% above the average, while the minimum instance value is 70.70% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.69%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.92% above the average, while the minimum instance value is 76.18% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.09%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.03% above the average, while the minimum instance value is 70.70% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle         9718
    Memory Throughput                   %         5.61
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        13.96
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3840.05
    Compute (SM) Throughput             %         7.98
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.68
    Achieved Active Warps Per SM           warp        11.85
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.63%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       534528
    Average L1 Active Cycles         cycle      3840.05
    Total L1 Elapsed Cycles          cycle      1223864
    Average L2 Active Cycles         cycle        84.22
    Total L2 Elapsed Cycles          cycle       307548
    Average SM Active Cycles         cycle      3840.05
    Total SM Elapsed Cycles          cycle      1223864
    Average SMSP Active Cycles       cycle      3265.16
    Total SMSP Elapsed Cycles        cycle      4895456
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.125%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.72% above the average, while the minimum instance value is 28.67% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.14%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.84% above the average, while the minimum instance value is 30.88% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.125%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.72% above the average, while the minimum instance value is 28.67% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22803
    Memory Throughput                   %        47.06
    DRAM Throughput                     %        47.06
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.86
    L2 Cache Throughput                 %        20.35
    SM Active Cycles                cycle     11460.91
    Compute (SM) Throughput             %        12.95
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.71
    Achieved Active Warps Per SM           warp        12.34
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.58%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1258496
    Average L1 Active Cycles         cycle     11460.91
    Total L1 Elapsed Cycles          cycle      2888418
    Average L2 Active Cycles         cycle     14372.97
    Total L2 Elapsed Cycles          cycle       722700
    Average SM Active Cycles         cycle     11460.91
    Total SM Elapsed Cycles          cycle      2888418
    Average SMSP Active Cycles       cycle     11080.10
    Total SMSP Elapsed Cycles        cycle     11553672
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.93%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.18% above the average, while the minimum instance value is 71.21% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.21%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.22% above the average, while the minimum instance value is 75.96% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.93%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.18% above the average, while the minimum instance value is 71.21% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22433
    Memory Throughput                   %        47.96
    DRAM Throughput                     %        47.96
    Duration                      usecond        10.08
    L1/TEX Cache Throughput             %        34.92
    L2 Cache Throughput                 %        20.70
    SM Active Cycles                cycle     11465.48
    Compute (SM) Throughput             %        12.31
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.70
    Achieved Active Warps Per SM           warp        12.34
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.59%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1234944
    Average L1 Active Cycles         cycle     11465.48
    Total L1 Elapsed Cycles          cycle      3038220
    Average L2 Active Cycles         cycle     14259.58
    Total L2 Elapsed Cycles          cycle       710424
    Average SM Active Cycles         cycle     11465.48
    Total SM Elapsed Cycles          cycle      3038220
    Average SMSP Active Cycles       cycle     10966.90
    Total SMSP Elapsed Cycles        cycle     12152880
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 20.05%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.51% above the average, while the minimum instance value is 71.69% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.2%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.72% above the average, while the minimum instance value is 75.04% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 20.05%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.51% above the average, while the minimum instance value is 71.69% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22796
    Memory Throughput                   %        46.84
    DRAM Throughput                     %        46.84
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.75
    L2 Cache Throughput                 %        20.32
    SM Active Cycles                cycle     11504.46
    Compute (SM) Throughput             %        12.92
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.88
    Achieved Active Warps Per SM           warp        12.42
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.24%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49366.67
    Total DRAM Elapsed Cycles        cycle      1264640
    Average L1 Active Cycles         cycle     11504.46
    Total L1 Elapsed Cycles          cycle      2893638
    Average L2 Active Cycles         cycle     14374.86
    Total L2 Elapsed Cycles          cycle       723852
    Average SM Active Cycles         cycle     11504.46
    Total SM Elapsed Cycles          cycle      2893638
    Average SMSP Active Cycles       cycle     11087.72
    Total SMSP Elapsed Cycles        cycle     11574552
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.72%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.68% above the average, while the minimum instance value is 70.90% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.78%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.41% above the average, while the minimum instance value is 76.05% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.72%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.68% above the average, while the minimum instance value is 70.90% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        62678
    Memory Throughput                   %        85.30
    DRAM Throughput                     %        85.30
    Duration                      usecond        28.19
    L1/TEX Cache Throughput             %        10.00
    L2 Cache Throughput                 %        37.10
    SM Active Cycles                cycle     57693.59
    Compute (SM) Throughput             %         9.54
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.87
    Achieved Active Warps Per SM           warp        46.02
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245869.33
    Total DRAM Elapsed Cycles        cycle      3459072
    Average L1 Active Cycles         cycle     57693.59
    Total L1 Elapsed Cycles          cycle      8072004
    Average L2 Active Cycles         cycle        50413
    Total L2 Elapsed Cycles          cycle      1987056
    Average SM Active Cycles         cycle     57693.59
    Total SM Elapsed Cycles          cycle      8072004
    Average SMSP Active Cycles       cycle     57575.30
    Total SMSP Elapsed Cycles        cycle     32288016
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.14
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9645
    Memory Throughput                   %         5.63
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.35
    L1/TEX Cache Throughput             %        14.24
    L2 Cache Throughput                 %         1.92
    SM Active Cycles                cycle      3764.01
    Compute (SM) Throughput             %         8.01
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.35
    Achieved Active Warps Per SM           warp        12.17
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.3%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       529408
    Average L1 Active Cycles         cycle      3764.01
    Total L1 Elapsed Cycles          cycle      1219354
    Average L2 Active Cycles         cycle       151.47
    Total L2 Elapsed Cycles          cycle       304884
    Average SM Active Cycles         cycle      3764.01
    Total SM Elapsed Cycles          cycle      1219354
    Average SMSP Active Cycles       cycle      3217.85
    Total SMSP Elapsed Cycles        cycle      4877416
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 9.265%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 23.45% above the average, while the minimum instance value is 28.99% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.991%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 23.66% above the average, while the minimum instance value is 30.98% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 9.265%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 23.45% above the average, while the minimum instance value is 28.99% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.16
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22933
    Memory Throughput                   %        46.99
    DRAM Throughput                     %        46.99
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.42
    L2 Cache Throughput                 %        20.27
    SM Active Cycles                cycle     11615.79
    Compute (SM) Throughput             %        12.91
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.65
    Achieved Active Warps Per SM           warp        12.31
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.7%                                                                                     
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1260544
    Average L1 Active Cycles         cycle     11615.79
    Total L1 Elapsed Cycles          cycle      2897188
    Average L2 Active Cycles         cycle     14363.72
    Total L2 Elapsed Cycles          cycle       725688
    Average SM Active Cycles         cycle     11615.79
    Total SM Elapsed Cycles          cycle      2897188
    Average SMSP Active Cycles       cycle     10995.27
    Total SMSP Elapsed Cycles        cycle     11588752
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.73%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.34% above the average, while the minimum instance value is 70.84% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.12%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.49% above the average, while the minimum instance value is 76.42% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.73%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.34% above the average, while the minimum instance value is 70.84% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22733
    Memory Throughput                   %        46.80
    DRAM Throughput                     %        46.80
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.94
    L2 Cache Throughput                 %        20.36
    SM Active Cycles                cycle     11432.31
    Compute (SM) Throughput             %        13.00
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.82
    Achieved Active Warps Per SM           warp        12.39
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.36%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1265664
    Average L1 Active Cycles         cycle     11432.31
    Total L1 Elapsed Cycles          cycle      2877674
    Average L2 Active Cycles         cycle     14481.53
    Total L2 Elapsed Cycles          cycle       722484
    Average SM Active Cycles         cycle     11432.31
    Total SM Elapsed Cycles          cycle      2877674
    Average SMSP Active Cycles       cycle     11032.02
    Total SMSP Elapsed Cycles        cycle     11510696
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.55%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.37% above the average, while the minimum instance value is 71.52% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.9%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.64% above the average, while the minimum instance value is 75.14% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.55%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.37% above the average, while the minimum instance value is 71.52% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.20
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22661
    Memory Throughput                   %        47.10
    DRAM Throughput                     %        47.10
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        35.16
    L2 Cache Throughput                 %        20.45
    SM Active Cycles                cycle     11379.02
    Compute (SM) Throughput             %        13.05
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.63
    Achieved Active Warps Per SM           warp        12.30
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.75%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1257472
    Average L1 Active Cycles         cycle     11379.02
    Total L1 Elapsed Cycles          cycle      2865938
    Average L2 Active Cycles         cycle     14447.61
    Total L2 Elapsed Cycles          cycle       719244
    Average SM Active Cycles         cycle     11379.02
    Total SM Elapsed Cycles          cycle      2865938
    Average SMSP Active Cycles       cycle     11133.72
    Total SMSP Elapsed Cycles        cycle     11463752
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.73%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.76% above the average, while the minimum instance value is 70.98% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.78%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.80% above the average, while the minimum instance value is 75.24% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.73%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.76% above the average, while the minimum instance value is 70.98% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        22690
    Memory Throughput                   %        47.52
    DRAM Throughput                     %        47.52
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        34.66
    L2 Cache Throughput                 %        20.48
    SM Active Cycles                cycle     11529.37
    Compute (SM) Throughput             %        12.92
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.46
    Achieved Active Warps Per SM           warp        12.22
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.08%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49394.67
    Total DRAM Elapsed Cycles        cycle      1247232
    Average L1 Active Cycles         cycle     11529.37
    Total L1 Elapsed Cycles          cycle      2893956
    Average L2 Active Cycles         cycle     14290.83
    Total L2 Elapsed Cycles          cycle       718056
    Average SM Active Cycles         cycle     11529.37
    Total SM Elapsed Cycles          cycle      2893956
    Average SMSP Active Cycles       cycle     11024.36
    Total SMSP Elapsed Cycles        cycle     11575824
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.7%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.55% above the average, while the minimum instance value is 71.21% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.64%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.37% above the average, while the minimum instance value is 74.83% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.7%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.55% above the average, while the minimum instance value is 71.21% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        62740
    Memory Throughput                   %        85.44
    DRAM Throughput                     %        85.44
    Duration                      usecond        28.13
    L1/TEX Cache Throughput             %        10.06
    L2 Cache Throughput                 %        37.10
    SM Active Cycles                cycle     57305.52
    Compute (SM) Throughput             %         9.61
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.87
    Achieved Active Warps Per SM           warp        46.02
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3452928
    Average L1 Active Cycles         cycle     57305.52
    Total L1 Elapsed Cycles          cycle      8010218
    Average L2 Active Cycles         cycle     50356.69
    Total L2 Elapsed Cycles          cycle      1987128
    Average SM Active Cycles         cycle     57305.52
    Total SM Elapsed Cycles          cycle      8010218
    Average SMSP Active Cycles       cycle     57120.69
    Total SMSP Elapsed Cycles        cycle     32040872
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.12
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle         9688
    Memory Throughput                   %         5.68
    DRAM Throughput                     %         0.75
    Duration                      usecond         4.38
    L1/TEX Cache Throughput             %        14.28
    L2 Cache Throughput                 %         1.91
    SM Active Cycles                cycle      3754.66
    Compute (SM) Throughput             %         8.08
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.53
    Achieved Active Warps Per SM           warp        12.25
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.95%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle          332
    Total DRAM Elapsed Cycles        cycle       532480
    Average L1 Active Cycles         cycle      3754.66
    Total L1 Elapsed Cycles          cycle      1208854
    Average L2 Active Cycles         cycle        86.19
    Total L2 Elapsed Cycles          cycle       306216
    Average SM Active Cycles         cycle      3754.66
    Total SM Elapsed Cycles          cycle      1208854
    Average SMSP Active Cycles       cycle      3221.19
    Total SMSP Elapsed Cycles        cycle      4835416
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 8.774%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 22.07% above the average, while the minimum instance value is 28.57% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.621%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 22.34% above the average, while the minimum instance value is 31.80% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.774%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 22.07% above the average, while the minimum instance value is 28.57% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        23237
    Memory Throughput                   %        45.91
    DRAM Throughput                     %        45.91
    Duration                      usecond        10.56
    L1/TEX Cache Throughput             %        34.76
    L2 Cache Throughput                 %        19.93
    SM Active Cycles                cycle     11519.97
    Compute (SM) Throughput             %        12.69
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.77
    Achieved Active Warps Per SM           warp        12.37
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.46%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49364
    Total DRAM Elapsed Cycles        cycle      1290240
    Average L1 Active Cycles         cycle     11519.97
    Total L1 Elapsed Cycles          cycle      2947538
    Average L2 Active Cycles         cycle     14413.75
    Total L2 Elapsed Cycles          cycle       738252
    Average SM Active Cycles         cycle     11519.97
    Total SM Elapsed Cycles          cycle      2947538
    Average SMSP Active Cycles       cycle     11068.18
    Total SMSP Elapsed Cycles        cycle     11790152
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.6%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.18% above the average, while the minimum instance value is 71.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.38%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.48% above the average, while the minimum instance value is 75.12% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.6%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.18% above the average, while the minimum instance value is 71.47% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23041
    Memory Throughput                   %        46.38
    DRAM Throughput                     %        46.38
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        33.83
    L2 Cache Throughput                 %        20.09
    SM Active Cycles                cycle     11819.20
    Compute (SM) Throughput             %        13.02
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        24.92
    Achieved Active Warps Per SM           warp        11.96
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50.16%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (24.9%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49393.33
    Total DRAM Elapsed Cycles        cycle      1277952
    Average L1 Active Cycles         cycle     11819.20
    Total L1 Elapsed Cycles          cycle      2872842
    Average L2 Active Cycles         cycle     14413.19
    Total L2 Elapsed Cycles          cycle       732240
    Average SM Active Cycles         cycle     11819.20
    Total SM Elapsed Cycles          cycle      2872842
    Average SMSP Active Cycles       cycle     11125.06
    Total SMSP Elapsed Cycles        cycle     11491368
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.06%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.89% above the average, while the minimum instance value is 68.74% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.33%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.05% above the average, while the minimum instance value is 74.64% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.06%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.89% above the average, while the minimum instance value is 68.74% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        23062
    Memory Throughput                   %        46.16
    DRAM Throughput                     %        46.16
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        35.06
    L2 Cache Throughput                 %        20.08
    SM Active Cycles                cycle     11404.53
    Compute (SM) Throughput             %        12.99
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.83
    Achieved Active Warps Per SM           warp        12.40
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.35%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1283072
    Average L1 Active Cycles         cycle     11404.53
    Total L1 Elapsed Cycles          cycle      2878460
    Average L2 Active Cycles         cycle     14430.44
    Total L2 Elapsed Cycles          cycle       732744
    Average SM Active Cycles         cycle     11404.53
    Total SM Elapsed Cycles          cycle      2878460
    Average SMSP Active Cycles       cycle     10999.01
    Total SMSP Elapsed Cycles        cycle     11513840
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.23%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.84% above the average, while the minimum instance value is 71.36% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.87%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.72% above the average, while the minimum instance value is 74.82% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.23%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.84% above the average, while the minimum instance value is 71.36% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        23265
    Memory Throughput                   %        46.20
    DRAM Throughput                     %        46.20
    Duration                      usecond        10.46
    L1/TEX Cache Throughput             %        35.00
    L2 Cache Throughput                 %        19.96
    SM Active Cycles                cycle     11420.10
    Compute (SM) Throughput             %        13.01
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.82
    Achieved Active Warps Per SM           warp        12.39
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.37%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1282048
    Average L1 Active Cycles         cycle     11420.10
    Total L1 Elapsed Cycles          cycle      2875016
    Average L2 Active Cycles         cycle     14581.39
    Total L2 Elapsed Cycles          cycle       736812
    Average SM Active Cycles         cycle     11420.10
    Total SM Elapsed Cycles          cycle      2875016
    Average SMSP Active Cycles       cycle     11204.68
    Total SMSP Elapsed Cycles        cycle     11500064
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.53%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 44.31% above the average, while the minimum instance value is 71.36% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.23%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.56% above the average, while the minimum instance value is 75.09% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.53%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 44.31% above the average, while the minimum instance value is 71.36% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        62880
    Memory Throughput                   %        85.21
    DRAM Throughput                     %        85.21
    Duration                      usecond        28.19
    L1/TEX Cache Throughput             %        10.01
    L2 Cache Throughput                 %        37.02
    SM Active Cycles                cycle     57629.18
    Compute (SM) Throughput             %         9.53
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.72
    Achieved Active Warps Per SM           warp        45.95
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245854.67
    Total DRAM Elapsed Cycles        cycle      3462144
    Average L1 Active Cycles         cycle     57629.18
    Total L1 Elapsed Cycles          cycle      8077278
    Average L2 Active Cycles         cycle     50385.58
    Total L2 Elapsed Cycles          cycle      1991592
    Average SM Active Cycles         cycle     57629.18
    Total SM Elapsed Cycles          cycle      8077278
    Average SMSP Active Cycles       cycle     57274.40
    Total SMSP Elapsed Cycles        cycle     32309112
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22960
    Memory Throughput                   %        46.42
    DRAM Throughput                     %        46.42
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.86
    L2 Cache Throughput                 %        20.16
    SM Active Cycles                cycle     11475.01
    Compute (SM) Throughput             %        12.95
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.53
    Achieved Active Warps Per SM           warp        12.25
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.95%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1275904
    Average L1 Active Cycles         cycle     11475.01
    Total L1 Elapsed Cycles          cycle      2887876
    Average L2 Active Cycles         cycle     14380.50
    Total L2 Elapsed Cycles          cycle       729540
    Average SM Active Cycles         cycle     11475.01
    Total SM Elapsed Cycles          cycle      2887876
    Average SMSP Active Cycles       cycle     11146.30
    Total SMSP Elapsed Cycles        cycle     11551504
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.84%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.94% above the average, while the minimum instance value is 70.97% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.06%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.65% above the average, while the minimum instance value is 74.22% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.84%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.94% above the average, while the minimum instance value is 70.97% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        22581
    Memory Throughput                   %        47.49
    DRAM Throughput                     %        47.49
    Duration                      usecond        10.21
    L1/TEX Cache Throughput             %        34.71
    L2 Cache Throughput                 %        20.52
    SM Active Cycles                cycle     11521.65
    Compute (SM) Throughput             %        12.93
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.39
    Achieved Active Warps Per SM           warp        12.19
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.22%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.4%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1247232
    Average L1 Active Cycles         cycle     11521.65
    Total L1 Elapsed Cycles          cycle      2892994
    Average L2 Active Cycles         cycle     14471.75
    Total L2 Elapsed Cycles          cycle       716616
    Average SM Active Cycles         cycle     11521.65
    Total SM Elapsed Cycles          cycle      2892994
    Average SMSP Active Cycles       cycle     11127.90
    Total SMSP Elapsed Cycles        cycle     11571976
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.42%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.02% above the average, while the minimum instance value is 70.07% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.29%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 45.27% above the average, while the minimum instance value is 75.41% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.42%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.02% above the average, while the minimum instance value is 70.07% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        23157
    Memory Throughput                   %        46.42
    DRAM Throughput                     %        46.42
    Duration                      usecond        10.43
    L1/TEX Cache Throughput             %        34.48
    L2 Cache Throughput                 %        20.04
    SM Active Cycles                cycle     11608.73
    Compute (SM) Throughput             %        12.90
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.28
    Achieved Active Warps Per SM           warp        12.13
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.44%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1275904
    Average L1 Active Cycles         cycle     11608.73
    Total L1 Elapsed Cycles          cycle      2899542
    Average L2 Active Cycles         cycle     14482.94
    Total L2 Elapsed Cycles          cycle       733788
    Average SM Active Cycles         cycle     11608.73
    Total SM Elapsed Cycles          cycle      2899542
    Average SMSP Active Cycles       cycle     11077.71
    Total SMSP Elapsed Cycles        cycle     11598168
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 22.06%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.06% above the average, while the minimum instance value is 71.61% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.44%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.84% above the average, while the minimum instance value is 76.01% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.06%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.06% above the average, while the minimum instance value is 71.61% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.18
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22784
    Memory Throughput                   %        47.22
    DRAM Throughput                     %        47.22
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.75
    L2 Cache Throughput                 %        20.37
    SM Active Cycles                cycle     11501.32
    Compute (SM) Throughput             %        12.74
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.33
    Achieved Active Warps Per SM           warp        12.16
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.33%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49356
    Total DRAM Elapsed Cycles        cycle      1254400
    Average L1 Active Cycles         cycle     11501.32
    Total L1 Elapsed Cycles          cycle      2935650
    Average L2 Active Cycles         cycle     14199.22
    Total L2 Elapsed Cycles          cycle       721908
    Average SM Active Cycles         cycle     11501.32
    Total SM Elapsed Cycles          cycle      2935650
    Average SMSP Active Cycles       cycle     10941.29
    Total SMSP Elapsed Cycles        cycle     11742600
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.32%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.52% above the average, while the minimum instance value is 71.19% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.33%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.72% above the average, while the minimum instance value is 75.47% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.32%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.52% above the average, while the minimum instance value is 71.19% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22709
    Memory Throughput                   %        46.99
    DRAM Throughput                     %        46.99
    Duration                      usecond        10.30
    L1/TEX Cache Throughput             %        34.93
    L2 Cache Throughput                 %        20.40
    SM Active Cycles                cycle     11436.36
    Compute (SM) Throughput             %        12.82
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.50
    Achieved Active Warps Per SM           warp        12.24
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.99%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.5%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49365.33
    Total DRAM Elapsed Cycles        cycle      1260544
    Average L1 Active Cycles         cycle     11436.36
    Total L1 Elapsed Cycles          cycle      2916874
    Average L2 Active Cycles         cycle     14335.81
    Total L2 Elapsed Cycles          cycle       721224
    Average SM Active Cycles         cycle     11436.36
    Total SM Elapsed Cycles          cycle      2916874
    Average SMSP Active Cycles       cycle     11036.02
    Total SMSP Elapsed Cycles        cycle     11667496
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.24%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.32% above the average, while the minimum instance value is 71.65% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.65%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.71% above the average, while the minimum instance value is 75.41% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.24%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.32% above the average, while the minimum instance value is 71.65% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        64035
    Memory Throughput                   %        83.39
    DRAM Throughput                     %        83.39
    Duration                      usecond        28.83
    L1/TEX Cache Throughput             %        10.18
    L2 Cache Throughput                 %        36.31
    SM Active Cycles                cycle     56647.52
    Compute (SM) Throughput             %         9.39
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        94.38
    Achieved Active Warps Per SM           warp        45.30
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       245848
    Total DRAM Elapsed Cycles        cycle      3537920
    Average L1 Active Cycles         cycle     56647.52
    Total L1 Elapsed Cycles          cycle      8196758
    Average L2 Active Cycles         cycle     50283.83
    Total L2 Elapsed Cycles          cycle      2030616
    Average SM Active Cycles         cycle     56647.52
    Total SM Elapsed Cycles          cycle      8196758
    Average SMSP Active Cycles       cycle     56707.32
    Total SMSP Elapsed Cycles        cycle     32787032
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.588%                                                                                          
          One or more SMs have a much higher number of active cycles than the average number of active cycles. Maximum  
          instance value is 7.45% above the average, while the minimum instance value is 5.08% below the average.       
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.178%                                                                                          
          One or more SMSPs have a much higher number of active cycles than the average number of active cycles.        
          Additionally, other SMSPs have a much lower number of active cycles than the average number of active         
          cycles. Maximum instance value is 6.98% above the average, while the minimum instance value is 6.01% below    
          the average.                                                                                                  
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.588%                                                                                          
          One or more L1 Slices have a much higher number of active cycles than the average number of active cycles.    
          Maximum instance value is 7.45% above the average, while the minimum instance value is 5.08% below the        
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22749
    Memory Throughput                   %        47.02
    DRAM Throughput                     %        47.02
    Duration                      usecond        10.27
    L1/TEX Cache Throughput             %        34.65
    L2 Cache Throughput                 %        20.35
    SM Active Cycles                cycle     11521.95
    Compute (SM) Throughput             %        12.99
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.26
    Achieved Active Warps Per SM           warp        12.12
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.49%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1259520
    Average L1 Active Cycles         cycle     11521.95
    Total L1 Elapsed Cycles          cycle      2878668
    Average L2 Active Cycles         cycle     14356.86
    Total L2 Elapsed Cycles          cycle       722664
    Average SM Active Cycles         cycle     11521.95
    Total SM Elapsed Cycles          cycle      2878668
    Average SMSP Active Cycles       cycle     10975.40
    Total SMSP Elapsed Cycles        cycle     11514672
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.72%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.39% above the average, while the minimum instance value is 72.62% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.72%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.52% above the average, while the minimum instance value is 75.14% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.72%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.39% above the average, while the minimum instance value is 72.62% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        22999
    Memory Throughput                   %        46.73
    DRAM Throughput                     %        46.73
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        34.80
    L2 Cache Throughput                 %        20.20
    SM Active Cycles                cycle     11497.94
    Compute (SM) Throughput             %        12.73
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.79
    Achieved Active Warps Per SM           warp        12.38
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.42%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle        49368
    Total DRAM Elapsed Cycles        cycle      1267712
    Average L1 Active Cycles         cycle     11497.94
    Total L1 Elapsed Cycles          cycle      2937504
    Average L2 Active Cycles         cycle     14408.36
    Total L2 Elapsed Cycles          cycle       728208
    Average SM Active Cycles         cycle     11497.94
    Total SM Elapsed Cycles          cycle      2937504
    Average SMSP Active Cycles       cycle     10999.50
    Total SMSP Elapsed Cycles        cycle     11750016
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.8%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.51% above the average, while the minimum instance value is 71.20% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.49%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.85% above the average, while the minimum instance value is 75.43% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.8%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.51% above the average, while the minimum instance value is 71.20% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22801
    Memory Throughput                   %        46.65
    DRAM Throughput                     %        46.65
    Duration                      usecond        10.37
    L1/TEX Cache Throughput             %        35.14
    L2 Cache Throughput                 %        20.29
    SM Active Cycles                cycle     11376.34
    Compute (SM) Throughput             %        13.05
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.77
    Achieved Active Warps Per SM           warp        12.37
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.45%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.8%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49357.33
    Total DRAM Elapsed Cycles        cycle      1269760
    Average L1 Active Cycles         cycle     11376.34
    Total L1 Elapsed Cycles          cycle      2865034
    Average L2 Active Cycles         cycle     14318.50
    Total L2 Elapsed Cycles          cycle       724788
    Average SM Active Cycles         cycle     11376.34
    Total SM Elapsed Cycles          cycle      2865034
    Average SMSP Active Cycles       cycle     11482.81
    Total SMSP Elapsed Cycles        cycle     11460136
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.9%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 43.08% above the average, while the minimum instance value is 70.86% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 22.2%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.28% above the average, while the minimum instance value is 72.58% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.9%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 43.08% above the average, while the minimum instance value is 70.86% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22553
    Memory Throughput                   %        47.18
    DRAM Throughput                     %        47.18
    Duration                      usecond        10.24
    L1/TEX Cache Throughput             %        34.69
    L2 Cache Throughput                 %        20.52
    SM Active Cycles                cycle     11525.75
    Compute (SM) Throughput             %        12.92
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.23
    Achieved Active Warps Per SM           warp        12.11
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 49.54%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49354.67
    Total DRAM Elapsed Cycles        cycle      1255424
    Average L1 Active Cycles         cycle     11525.75
    Total L1 Elapsed Cycles          cycle      2895162
    Average L2 Active Cycles         cycle     14559.53
    Total L2 Elapsed Cycles          cycle       716724
    Average SM Active Cycles         cycle     11525.75
    Total SM Elapsed Cycles          cycle      2895162
    Average SMSP Active Cycles       cycle     11111.96
    Total SMSP Elapsed Cycles        cycle     11580648
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.36%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 41.92% above the average, while the minimum instance value is 70.46% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.77%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 44.31% above the average, while the minimum instance value is 75.50% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.36%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 41.92% above the average, while the minimum instance value is 70.46% below the      
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.19
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        22720
    Memory Throughput                   %        46.87
    DRAM Throughput                     %        46.87
    Duration                      usecond        10.34
    L1/TEX Cache Throughput             %        34.71
    L2 Cache Throughput                 %        20.35
    SM Active Cycles                cycle     11531.49
    Compute (SM) Throughput             %        12.85
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        25.57
    Achieved Active Warps Per SM           warp        12.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 48.86%                                                                                    
          The difference between calculated theoretical (50.0%) and measured achieved occupancy (25.6%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle     49358.67
    Total DRAM Elapsed Cycles        cycle      1263616
    Average L1 Active Cycles         cycle     11531.49
    Total L1 Elapsed Cycles          cycle      2909520
    Average L2 Active Cycles         cycle     14454.86
    Total L2 Elapsed Cycles          cycle       722628
    Average SM Active Cycles         cycle     11531.49
    Total SM Elapsed Cycles          cycle      2909520
    Average SMSP Active Cycles       cycle     11111.15
    Total SMSP Elapsed Cycles        cycle     11638080
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 21.56%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 42.50% above the average, while the minimum instance value is 70.80% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.5%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 43.98% above the average, while the minimum instance value is 75.60% below the average.     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 21.56%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 42.50% above the average, while the minimum instance value is 70.80% below the      
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 32266:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        63043
    Memory Throughput                   %        85.04
    DRAM Throughput                     %        85.04
    Duration                      usecond        28.29
    L1/TEX Cache Throughput             %        10.06
    L2 Cache Throughput                 %        36.93
    SM Active Cycles                cycle     57307.43
    Compute (SM) Throughput             %         9.56
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        95.36
    Achieved Active Warps Per SM           warp        45.77
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    245846.67
    Total DRAM Elapsed Cycles        cycle      3469312
    Average L1 Active Cycles         cycle     57307.43
    Total L1 Elapsed Cycles          cycle      8054114
    Average L2 Active Cycles         cycle     50035.25
    Total L2 Elapsed Cycles          cycle      1996416
    Average SM Active Cycles         cycle     57307.43
    Total SM Elapsed Cycles          cycle      8054114
    Average SMSP Active Cycles       cycle     56795.55
    Total SMSP Elapsed Cycles        cycle     32216456
    -------------------------- ----------- ------------

