// Seed: 2239891396
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1 ^ id_3 - 1'd0;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  tri0 id_6;
  for (id_7 = 1 & id_6; id_4[1]; id_7 = !1) begin : LABEL_0
    id_8(
        .id_0(1), .id_1(id_6)
    );
  end
endmodule
