 
****************************************
Report : area
Design : top
Version: T-2022.03
Date   : Fri Sep 16 19:34:18 2022
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/YuChengWang/VLSI-System-Design/HW1/P76111602/sim/SRAM/SRAM_WC.db)

Number of ports:                         2892
Number of nets:                         11015
Number of cells:                         7897
Number of combinational cells:           6294
Number of sequential cells:              1574
Number of macros/black boxes:               2
Number of buf/inv:                       1674
Number of references:                      17

Combinational area:             115967.577581
Buf/Inv area:                    17976.974213
Noncombinational area:           93522.140053
Macro/Black Box area:          5344494.500000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               5553984.217634
Total area:                 undefined
1
