<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
<!-- 2020-01-15 Wed 21:55 -->
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>&lrm;</title>
<meta name="generator" content="Org mode" />
<meta name="author" content="parallels" />
<style type="text/css">
 <!--/*--><![CDATA[/*><!--*/
  .title  { text-align: center;
             margin-bottom: .2em; }
  .subtitle { text-align: center;
              font-size: medium;
              font-weight: bold;
              margin-top:0; }
  .todo   { font-family: monospace; color: red; }
  .done   { font-family: monospace; color: green; }
  .priority { font-family: monospace; color: orange; }
  .tag    { background-color: #eee; font-family: monospace;
            padding: 2px; font-size: 80%; font-weight: normal; }
  .timestamp { color: #bebebe; }
  .timestamp-kwd { color: #5f9ea0; }
  .org-right  { margin-left: auto; margin-right: 0px;  text-align: right; }
  .org-left   { margin-left: 0px;  margin-right: auto; text-align: left; }
  .org-center { margin-left: auto; margin-right: auto; text-align: center; }
  .underline { text-decoration: underline; }
  #postamble p, #preamble p { font-size: 90%; margin: .2em; }
  p.verse { margin-left: 3%; }
  pre {
    border: 1px solid #ccc;
    box-shadow: 3px 3px 3px #eee;
    padding: 8pt;
    font-family: monospace;
    overflow: auto;
    margin: 1.2em;
  }
  pre.src {
    position: relative;
    overflow: visible;
    padding-top: 1.2em;
  }
  pre.src:before {
    display: none;
    position: absolute;
    background-color: white;
    top: -10px;
    right: 10px;
    padding: 3px;
    border: 1px solid black;
  }
  pre.src:hover:before { display: inline;}
  /* Languages per Org manual */
  pre.src-asymptote:before { content: 'Asymptote'; }
  pre.src-awk:before { content: 'Awk'; }
  pre.src-C:before { content: 'C'; }
  /* pre.src-C++ doesn't work in CSS */
  pre.src-clojure:before { content: 'Clojure'; }
  pre.src-css:before { content: 'CSS'; }
  pre.src-D:before { content: 'D'; }
  pre.src-ditaa:before { content: 'ditaa'; }
  pre.src-dot:before { content: 'Graphviz'; }
  pre.src-calc:before { content: 'Emacs Calc'; }
  pre.src-emacs-lisp:before { content: 'Emacs Lisp'; }
  pre.src-fortran:before { content: 'Fortran'; }
  pre.src-gnuplot:before { content: 'gnuplot'; }
  pre.src-haskell:before { content: 'Haskell'; }
  pre.src-hledger:before { content: 'hledger'; }
  pre.src-java:before { content: 'Java'; }
  pre.src-js:before { content: 'Javascript'; }
  pre.src-latex:before { content: 'LaTeX'; }
  pre.src-ledger:before { content: 'Ledger'; }
  pre.src-lisp:before { content: 'Lisp'; }
  pre.src-lilypond:before { content: 'Lilypond'; }
  pre.src-lua:before { content: 'Lua'; }
  pre.src-matlab:before { content: 'MATLAB'; }
  pre.src-mscgen:before { content: 'Mscgen'; }
  pre.src-ocaml:before { content: 'Objective Caml'; }
  pre.src-octave:before { content: 'Octave'; }
  pre.src-org:before { content: 'Org mode'; }
  pre.src-oz:before { content: 'OZ'; }
  pre.src-plantuml:before { content: 'Plantuml'; }
  pre.src-processing:before { content: 'Processing.js'; }
  pre.src-python:before { content: 'Python'; }
  pre.src-R:before { content: 'R'; }
  pre.src-ruby:before { content: 'Ruby'; }
  pre.src-sass:before { content: 'Sass'; }
  pre.src-scheme:before { content: 'Scheme'; }
  pre.src-screen:before { content: 'Gnu Screen'; }
  pre.src-sed:before { content: 'Sed'; }
  pre.src-sh:before { content: 'shell'; }
  pre.src-sql:before { content: 'SQL'; }
  pre.src-sqlite:before { content: 'SQLite'; }
  /* additional languages in org.el's org-babel-load-languages alist */
  pre.src-forth:before { content: 'Forth'; }
  pre.src-io:before { content: 'IO'; }
  pre.src-J:before { content: 'J'; }
  pre.src-makefile:before { content: 'Makefile'; }
  pre.src-maxima:before { content: 'Maxima'; }
  pre.src-perl:before { content: 'Perl'; }
  pre.src-picolisp:before { content: 'Pico Lisp'; }
  pre.src-scala:before { content: 'Scala'; }
  pre.src-shell:before { content: 'Shell Script'; }
  pre.src-ebnf2ps:before { content: 'ebfn2ps'; }
  /* additional language identifiers per "defun org-babel-execute"
       in ob-*.el */
  pre.src-cpp:before  { content: 'C++'; }
  pre.src-abc:before  { content: 'ABC'; }
  pre.src-coq:before  { content: 'Coq'; }
  pre.src-groovy:before  { content: 'Groovy'; }
  /* additional language identifiers from org-babel-shell-names in
     ob-shell.el: ob-shell is the only babel language using a lambda to put
     the execution function name together. */
  pre.src-bash:before  { content: 'bash'; }
  pre.src-csh:before  { content: 'csh'; }
  pre.src-ash:before  { content: 'ash'; }
  pre.src-dash:before  { content: 'dash'; }
  pre.src-ksh:before  { content: 'ksh'; }
  pre.src-mksh:before  { content: 'mksh'; }
  pre.src-posh:before  { content: 'posh'; }
  /* Additional Emacs modes also supported by the LaTeX listings package */
  pre.src-ada:before { content: 'Ada'; }
  pre.src-asm:before { content: 'Assembler'; }
  pre.src-caml:before { content: 'Caml'; }
  pre.src-delphi:before { content: 'Delphi'; }
  pre.src-html:before { content: 'HTML'; }
  pre.src-idl:before { content: 'IDL'; }
  pre.src-mercury:before { content: 'Mercury'; }
  pre.src-metapost:before { content: 'MetaPost'; }
  pre.src-modula-2:before { content: 'Modula-2'; }
  pre.src-pascal:before { content: 'Pascal'; }
  pre.src-ps:before { content: 'PostScript'; }
  pre.src-prolog:before { content: 'Prolog'; }
  pre.src-simula:before { content: 'Simula'; }
  pre.src-tcl:before { content: 'tcl'; }
  pre.src-tex:before { content: 'TeX'; }
  pre.src-plain-tex:before { content: 'Plain TeX'; }
  pre.src-verilog:before { content: 'Verilog'; }
  pre.src-vhdl:before { content: 'VHDL'; }
  pre.src-xml:before { content: 'XML'; }
  pre.src-nxml:before { content: 'XML'; }
  /* add a generic configuration mode; LaTeX export needs an additional
     (add-to-list 'org-latex-listings-langs '(conf " ")) in .emacs */
  pre.src-conf:before { content: 'Configuration File'; }

  table { border-collapse:collapse; }
  caption.t-above { caption-side: top; }
  caption.t-bottom { caption-side: bottom; }
  td, th { vertical-align:top;  }
  th.org-right  { text-align: center;  }
  th.org-left   { text-align: center;   }
  th.org-center { text-align: center; }
  td.org-right  { text-align: right;  }
  td.org-left   { text-align: left;   }
  td.org-center { text-align: center; }
  dt { font-weight: bold; }
  .footpara { display: inline; }
  .footdef  { margin-bottom: 1em; }
  .figure { padding: 1em; }
  .figure p { text-align: center; }
  .inlinetask {
    padding: 10px;
    border: 2px solid gray;
    margin: 10px;
    background: #ffffcc;
  }
  #org-div-home-and-up
   { text-align: right; font-size: 70%; white-space: nowrap; }
  textarea { overflow-x: auto; }
  .linenr { font-size: smaller }
  .code-highlighted { background-color: #ffff00; }
  .org-info-js_info-navigation { border-style: none; }
  #org-info-js_console-label
    { font-size: 10px; font-weight: bold; white-space: nowrap; }
  .org-info-js_search-highlight
    { background-color: #ffff00; color: #000000; font-weight: bold; }
  .org-svg { width: 90%; }
  /*]]>*/-->
</style>
<script type="text/javascript">
/*
@licstart  The following is the entire license notice for the
JavaScript code in this tag.

Copyright (C) 2012-2019 Free Software Foundation, Inc.

The JavaScript code in this tag is free software: you can
redistribute it and/or modify it under the terms of the GNU
General Public License (GNU GPL) as published by the Free Software
Foundation, either version 3 of the License, or (at your option)
any later version.  The code is distributed WITHOUT ANY WARRANTY;
without even the implied warranty of MERCHANTABILITY or FITNESS
FOR A PARTICULAR PURPOSE.  See the GNU GPL for more details.

As additional permission under GNU GPL version 3 section 7, you
may distribute non-source (e.g., minimized or compacted) forms of
that code without the copy of the GNU GPL normally required by
section 4, provided you include this license notice and a URL
through which recipients can access the Corresponding Source.


@licend  The above is the entire license notice
for the JavaScript code in this tag.
*/
<!--/*--><![CDATA[/*><!--*/
 function CodeHighlightOn(elem, id)
 {
   var target = document.getElementById(id);
   if(null != target) {
     elem.cacheClassElem = elem.className;
     elem.cacheClassTarget = target.className;
     target.className = "code-highlighted";
     elem.className   = "code-highlighted";
   }
 }
 function CodeHighlightOff(elem, id)
 {
   var target = document.getElementById(id);
   if(elem.cacheClassElem)
     elem.className = elem.cacheClassElem;
   if(elem.cacheClassTarget)
     target.className = elem.cacheClassTarget;
 }
/*]]>*///-->
</script>
</head>
<body>
<div id="content">
<div id="table-of-contents">
<h2>Table of Contents</h2>
<div id="text-table-of-contents">
<ul>
<li><a href="#org0ada9b7">1. Rounding Module Implementation #1:</a>
<ul>
<li><a href="#org95b8cea">1.1. Code</a></li>
<li><a href="#org7f9cec0">1.2. Synthesis Reports</a></li>
<li><a href="#org0650673">1.3. Implementation Report</a></li>
<li><a href="#orgfecddbe">1.4. Ideas for improvement</a></li>
</ul>
</li>
<li><a href="#org70d3a36">2. Module - Priority Encoder</a>
<ul>
<li><a href="#org4daa282">2.1. Synopsis</a></li>
<li><a href="#org18ec016">2.2. Priority Encoder Implementation #1</a>
<ul>
<li><a href="#orgc603ff7">2.2.1. Code</a></li>
<li><a href="#org84b645f">2.2.2. Synthesis Report</a></li>
<li><a href="#org178f06e">2.2.3. Implementation Report</a></li>
<li><a href="#org66bf4f5">2.2.4. Ideas for improvement</a></li>
</ul>
</li>
<li><a href="#orgdd85d2c">2.3. Priority Encoder Implementation #2</a>
<ul>
<li><a href="#org8d2c498">2.3.1. Code</a></li>
<li><a href="#orge2bd830">2.3.2. Synthesis Report</a></li>
<li><a href="#org829f270">2.3.3. Implementation Report</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
</div>
<div id="outline-container-org0ada9b7" class="outline-2">
<h2 id="org0ada9b7"><span class="section-number-2">1</span> Rounding Module Implementation #1:</h2>
<div class="outline-text-2" id="text-1">
</div>
<div id="outline-container-org95b8cea" class="outline-3">
<h3 id="org95b8cea"><span class="section-number-3">1.1</span> Code</h3>
<div class="outline-text-3" id="text-1-1">
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #20b2aa; font-weight: bold;">module</span> <span style="color: #00ff7f;">rounding</span>(
    <span style="color: #9370db;">input</span> <span style="color: #9370db;">wire</span> [2:0] exponent,
    <span style="color: #9370db;">input</span> <span style="color: #9370db;">wire</span> [3:0] significand,
    <span style="color: #9370db;">input</span> <span style="color: #9370db;">wire</span> fifth_bit,
    <span style="color: #9370db;">output</span> <span style="color: #9370db;">reg</span> [2:0] E,
    <span style="color: #9370db;">output</span> <span style="color: #9370db;">reg</span> [3:0] F
    );

   <span style="color: #20b2aa; font-weight: bold;">initial</span>
     <span style="color: #9370db;">begin</span>
        E &lt;= 3'b000;
        F &lt;= 4'b0000;
     <span style="color: #9370db;">end</span>

   <span style="color: #20b2aa; font-weight: bold;">always</span> <span style="color: #9370db;">@</span>(*)
     <span style="color: #9370db;">begin</span>
        <span style="color: #20b2aa; font-weight: bold;">if</span>(fifth_bit == 1'b0)
          <span style="color: #9370db;">begin</span>
             F &lt;= significand;
             E &lt;= exponent;
          <span style="color: #9370db;">end</span>
        <span style="color: #20b2aa; font-weight: bold;">else</span> <span style="color: #20b2aa; font-weight: bold;">if</span>(significand != 4'b1111)
          <span style="color: #9370db;">begin</span>
             F &lt;= significand + 1'b1;
             E &lt;= exponent;
          <span style="color: #9370db;">end</span>
        <span style="color: #20b2aa; font-weight: bold;">else</span>
          <span style="color: #9370db;">begin</span>
             <span style="color: #20b2aa; font-weight: bold;">if</span>(exponent != 3'b111)
               <span style="color: #9370db;">begin</span>
                  F &lt;= 4'b1000;
                  E &lt;= exponent + 1'b1;          
               <span style="color: #9370db;">end</span>
             <span style="color: #20b2aa; font-weight: bold;">else</span>
               <span style="color: #9370db;">begin</span>
                  F &lt;= 4'b1111;
                  E &lt;= 3'b111;
               <span style="color: #9370db;">end</span>           
          <span style="color: #9370db;">end</span>
     <span style="color: #9370db;">end</span>
<span style="color: #20b2aa; font-weight: bold;">endmodule</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-org7f9cec0" class="outline-3">
<h3 id="org7f9cec0"><span class="section-number-3">1.2</span> Synthesis Reports</h3>
<div class="outline-text-3" id="text-1-2">
<p>
Started : "Synthesize - XST".
Running xst&#x2026;
Command Line: xst -intstyle ise -ifn "/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/rounding.xst" -ofn "/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/rounding.syr"
Reading design: rounding.prj
</p>

<p>
<code>=======================================================================</code>
                          HDL Parsing                                  
<code>=======================================================================</code>
Analyzing Verilog file "/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/rounding.v" into library work
Parsing module &lt;rounding&gt;.
</p>

<p>
<code>=======================================================================</code>
                            HDL Elaboration                            
<code>=======================================================================</code>
</p>

<p>
Elaborating module &lt;rounding&gt;.
</p>

<p>
<code>=======================================================================</code>
                           HDL Synthesis                               
<code>=======================================================================</code>
</p>

<p>
Synthesizing Unit &lt;rounding&gt;.
    Related source file is "/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/rounding.v".
    Found 4-bit adder for signal &lt;significand[3]<sub>GND</sub><sub>1</sub><sub>o</sub><sub>add</sub><sub>2</sub><sub>OUT</sub>&gt; created at line 45.
    Found 3-bit adder for signal &lt;exponent[2]<sub>GND</sub><sub>1</sub><sub>o</sub><sub>add</sub><sub>4</sub><sub>OUT</sub>&gt; created at line 53.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit &lt;rounding&gt; synthesized.
</p>

<p>
<code>=======================================================================</code>
HDL Synthesis Report
</p>

<p>
Macro Statistics
</p>

<p>
3-bit adder                                           : 1
4-bit adder                                           : 1
</p>

<p>
3-bit 2-to-1 multiplexer                              : 3
4-bit 2-to-1 multiplexer                              : 2
</p>

<p>
<code>=======================================================================</code>
</p>

<p>
<code>=======================================================================</code>
                       Advanced HDL Synthesis                          
<code>=======================================================================</code>
</p>


<p>
<code>=======================================================================</code>
Advanced HDL Synthesis Report
</p>

<p>
Macro Statistics
</p>

<p>
3-bit adder                                           : 1
4-bit adder                                           : 1
</p>

<p>
3-bit 2-to-1 multiplexer                              : 3
4-bit 2-to-1 multiplexer                              : 2
</p>

<p>
<code>=======================================================================</code>
</p>

<p>
<code>=======================================================================</code>
                         Low Level Synthesis                           
<code>=======================================================================</code>
</p>

<p>
Optimizing unit &lt;rounding&gt; &#x2026;
</p>

<p>
Mapping all equations&#x2026;
Building and optimizing final netlist &#x2026;
Found area constraint ratio of 100 (+ 5) on block rounding, actual ratio is 0.
</p>

<p>
Final Macro Processing &#x2026;
</p>

<p>
<code>=======================================================================</code>
Final Register Report
</p>

<p>
Found no macro
<code>=======================================================================</code>
</p>

<p>
<code>=======================================================================</code>
                           Partition Report                            
<code>=======================================================================</code>
</p>

<p>
Partition Implementation Status
</p>
<hr />

<p>
No Partitions were found in this design.
</p>

<hr />

<p>
<code>=======================================================================</code>
                            Design Summary                             
<code>=======================================================================</code>
</p>

<p>
Clock Information:
</p>
<hr />
<p>
No clock signals found in this design
</p>

<p>
Asynchronous Control Signals Information:
</p>
<hr />
<p>
No asynchronous control signals found in this design
</p>

<p>
Timing Summary:
</p>
<hr />
<p>
Speed Grade: -3
</p>

<p>
Minimum period: No path found
Minimum input arrival time before clock: No path found
Maximum output required time after clock: No path found
Maximum combinational path delay: 7.300ns
</p>

<p>
<code>=======================================================================</code>
</p>

<p>
Process "Synthesize - XST" completed successfully
</p>


<hr />
<p>
The above output was produced using:
</p>
</div>
</div>

<div id="outline-container-org0650673" class="outline-3">
<h3 id="org0650673"><span class="section-number-3">1.3</span> Implementation Report</h3>
<div class="outline-text-3" id="text-1-3">
<p>
Started : "Translate".
Running ngdbuild&#x2026;
Command Line: ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 rounding.ngc rounding.ngd
</p>

<p>
Command Line: /opt/Xilinx/14.7/ISE<sub>DS</sub>/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 rounding.ngc rounding.ngd
</p>

<p>
Reading NGO file "/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/rounding.ngc"
&#x2026;
Gathering constraint information from source properties&#x2026;
Done.
</p>

<p>
Resolving constraint associations&#x2026;
Checking Constraint Associations&#x2026;
Done&#x2026;
</p>

<p>
Checking expanded design &#x2026;
</p>

<p>
Partition Implementation Status
</p>
<hr />

<p>
No Partitions were found in this design.
</p>

<hr />

<p>
NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
</p>

<p>
Writing NGD file "rounding.ngd" &#x2026;
Total REAL time to NGDBUILD completion:  1 sec
Total CPU time to NGDBUILD completion:   1 sec
</p>

<p>
Writing NGDBUILD log file "rounding.bld"&#x2026;
</p>

<p>
NGDBUILD done.
</p>

<p>
Process "Translate" completed successfully
</p>

<p>
Started : "Map".
Running map&#x2026;
Command Line: map -intstyle ise -p xc6slx16-csg324-3 -w -logic<sub>opt</sub> off -ol high -t 1 -xt 0 -register<sub>duplication</sub> off -r 4 -global<sub>opt</sub> off -mt off -ir off -pr off -lc off -power off -o rounding<sub>map.ncd</sub> rounding.ngd rounding.pcf
Using target part "6slx16csg324-3".
Mapping design into LUTs&#x2026;
Running directed packing&#x2026;
Running delay-based LUT packing&#x2026;
Updating timing models&#x2026;
<a href="Map:215">Map:215</a> - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement&#x2026;
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 
</p>

<p>
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:131) REAL time: 3 secs 
</p>

<p>
Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:131) REAL time: 3 secs 
</p>

<p>
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:131) REAL time: 3 secs 
</p>

<p>
Phase 4.2  Initial Placement for Architecture Specific Features
&#x2026;&#x2026;.
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:131) REAL time: 4 secs 
</p>

<p>
Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:131) REAL time: 4 secs 
</p>

<p>
Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:131) REAL time: 4 secs 
</p>

<p>
Phase 7.3  Local Placement Optimization
&#x2026;&#x2026;.
Phase 7.3  Local Placement Optimization (Checksum:cfa5ad11) REAL time: 4 secs 
</p>

<p>
Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:cfa5ad11) REAL time: 4 secs 
</p>

<p>
Phase 9.8  Global Placement
..
..
Phase 9.8  Global Placement (Checksum:efa81fa1) REAL time: 4 secs 
</p>

<p>
Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:efa81fa1) REAL time: 4 secs 
</p>

<p>
Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:efa81fa1) REAL time: 4 secs 
</p>

<p>
Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:efa81fa1) REAL time: 4 secs 
</p>

<p>
Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:efa81fa1) REAL time: 4 secs 
</p>

<p>
Total REAL time to Placer completion: 4 secs 
Total CPU  time to Placer completion: 4 secs 
Running post-placement packing&#x2026;
Writing output files&#x2026;
</p>

<p>
Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                     0 out of  18,224    0%
  Number of Slice LUTs:                          5 out of   9,112    1%
    Number used as logic:                        5 out of   9,112    1%
      Number using O6 output only:               1
      Number using O5 output only:               0
      Number using O5 and O6:                    4
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   2,176    0%
</p>

<p>
Slice Logic Distribution:
  Number of occupied Slices:                     2 out of   2,278    1%
  Number of MUXCYs used:                         0 out of   4,556    0%
  Number of LUT Flip Flop pairs used:            5
    Number with an unused Flip Flop:             5 out of       5  100%
    Number with an unused LUT:                   0 out of       5    0%
    Number of fully used LUT-FF pairs:           0 out of       5    0%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%
</p>

<p>
A LUT Flip Flop pair for this architecture represents one LUT paired with
one Flip Flop within a slice.  A control set is a unique combination of
clock, reset, set, and enable signals for a registered element.
The Slice Logic Distribution report is not meaningful if the design is
over-mapped for a non-slice resource or if Placement fails.
</p>

<p>
IO Utilization:
  Number of bonded IOBs:                        15 out of     232    6%
</p>

<p>
Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2<sub>2CLKs</sub>:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB<sub>2CLKs</sub>:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       0 out of      16    0%
  Number of DCM/DCM<sub>CLKGENs</sub>:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2<sub>MCBs</sub>:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL<sub>MCBs</sub>:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL<sub>ADVs</sub>:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND<sub>SYNCs</sub>:                       0 out of       1    0%
</p>

<p>
Average Fanout of Non-Clock Nets:                1.94
</p>

<p>
Peak Memory Usage:  696 MB
Total REAL time to MAP completion:  5 secs 
Total CPU time to MAP completion:   4 secs 
</p>

<p>
Mapping completed.
See MAP report file "rounding<sub>map.mrp</sub>" for details.
</p>

<p>
Process "Map" completed successfully
</p>

<p>
Started : "Place &amp; Route".
Running par&#x2026;
Command Line: par -w -intstyle ise -ol high -mt off rounding<sub>map.ncd</sub> rounding.ncd rounding.pcf
</p>



<p>
Constraints file: rounding.pcf.
Loading device for application Rf<sub>Device</sub> from file '6slx16.nph' in environment <i>opt/Xilinx/14.7/ISE<sub>DS</sub>/ISE</i>.
   "rounding" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
</p>

<p>
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)
</p>

<p>
<a href="Par:282">Par:282</a> - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".
</p>

<p>
Device speed data version:  "PRODUCTION 1.23 2013-10-13".
</p>



<p>
Device Utilization Summary:
</p>

<p>
Slice Logic Utilization:
  Number of Slice Registers:                     0 out of  18,224    0%
  Number of Slice LUTs:                          5 out of   9,112    1%
    Number used as logic:                        5 out of   9,112    1%
      Number using O6 output only:               1
      Number using O5 output only:               0
      Number using O5 and O6:                    4
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   2,176    0%
</p>

<p>
Slice Logic Distribution:
  Number of occupied Slices:                     2 out of   2,278    1%
  Number of MUXCYs used:                         0 out of   4,556    0%
  Number of LUT Flip Flop pairs used:            5
    Number with an unused Flip Flop:             5 out of       5  100%
    Number with an unused LUT:                   0 out of       5    0%
    Number of fully used LUT-FF pairs:           0 out of       5    0%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%
</p>

<p>
A LUT Flip Flop pair for this architecture represents one LUT paired with
one Flip Flop within a slice.  A control set is a unique combination of
clock, reset, set, and enable signals for a registered element.
The Slice Logic Distribution report is not meaningful if the design is
over-mapped for a non-slice resource or if Placement fails.
</p>

<p>
IO Utilization:
  Number of bonded IOBs:                        15 out of     232    6%
</p>

<p>
Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2<sub>2CLKs</sub>:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB<sub>2CLKs</sub>:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       0 out of      16    0%
  Number of DCM/DCM<sub>CLKGENs</sub>:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2<sub>MCBs</sub>:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL<sub>MCBs</sub>:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL<sub>ADVs</sub>:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND<sub>SYNCs</sub>:                       0 out of       1    0%
</p>


<p>
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
</p>

<p>
Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 
</p>

<p>
Starting Router
</p>


<p>
Phase  1  : 37 unrouted;      REAL time: 2 secs 
</p>

<p>
Phase  2  : 37 unrouted;      REAL time: 2 secs 
</p>

<p>
Phase  3  : 32 unrouted;      REAL time: 3 secs 
</p>

<p>
Phase  4  : 32 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
</p>

<p>
Updating file: rounding.ncd with current fully routed design.
</p>

<p>
Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
</p>

<p>
Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
</p>

<p>
Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
</p>

<p>
Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
</p>

<p>
Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
</p>

<p>
Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 3 secs 
</p>

<p>
Partition Implementation Status
</p>
<hr />

<p>
No Partitions were found in this design.
</p>

<hr />

<p>
Generating "PAR" statistics.
<a href="Par:459">Par:459</a> - The Clock Report is not displayed in the non timing-driven mode.
Timing Score: 0 (Setup: 0, Hold: 0)
</p>



<p>
Generating Pad Report.
</p>

<p>
All signals are completely routed.
</p>

<p>
Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 3 secs 
</p>

<p>
Peak Memory Usage:  665 MB
</p>

<p>
Placer: Placement generated during map.
Routing: Completed - No errors found.
</p>

<p>
Number of error messages: 0
Number of warning messages: 0
Number of info messages: 2
</p>

<p>
Writing design to file rounding.ncd
</p>



<p>
PAR done!
</p>

<p>
Process "Place &amp; Route" completed successfully
</p>

<p>
Started : "Generate Post-Place &amp; Route Static Timing".
Running trce&#x2026;
Command Line: trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml rounding.twx rounding.ncd -o rounding.twr rounding.pcf
Loading device for application Rf<sub>Device</sub> from file '6slx16.nph' in environment
<i>opt/Xilinx/14.7/ISE<sub>DS</sub>/ISE</i>.
   "rounding" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
</p>

<p>
Analysis completed Wed Jan 15 20:22:12 2020
</p>
<hr />

<p>
Generating Report &#x2026;
</p>

<p>
Number of warnings: 0
Total time: 2 secs 
</p>

<p>
Process "Generate Post-Place &amp; Route Static Timing" completed successfully
</p>
</div>
</div>

<div id="outline-container-orgfecddbe" class="outline-3">
<h3 id="orgfecddbe"><span class="section-number-3">1.4</span> Ideas for improvement</h3>
<div class="outline-text-3" id="text-1-4">
<p>
There are a lot of conditionals going on. We could possibly reduce the
number of multiplexers by reducing the number of if-else-if statements.
</p>
</div>
</div>
</div>


<div id="outline-container-org70d3a36" class="outline-2">
<h2 id="org70d3a36"><span class="section-number-2">2</span> Module - Priority Encoder</h2>
<div class="outline-text-2" id="text-2">
</div>
<div id="outline-container-org4daa282" class="outline-3">
<h3 id="org4daa282"><span class="section-number-3">2.1</span> Synopsis</h3>
<div class="outline-text-3" id="text-2-1">
<p>
Implementation #1 appears to be the better option. There isn't a large
difference, but it does have a reduced fan-in factor. Everything else
seems to be the same.
</p>
</div>
</div>
<div id="outline-container-org18ec016" class="outline-3">
<h3 id="org18ec016"><span class="section-number-3">2.2</span> Priority Encoder Implementation #1</h3>
<div class="outline-text-3" id="text-2-2">
<p>
<a href="file:///home/parallels/ucla/m152acs/labs/csm152a/lab_1/report/priority_encoder_report_1.html">file:///home/parallels/ucla/m152acs/labs/csm152a/lab_1/report/priority_encoder_report_1.html</a>
</p>
</div>
<div id="outline-container-orgc603ff7" class="outline-4">
<h4 id="orgc603ff7"><span class="section-number-4">2.2.1</span> Code</h4>
<div class="outline-text-4" id="text-2-2-1">
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #20b2aa; font-weight: bold;">module</span> <span style="color: #00ff7f;">priority_encoder</span>(<span style="color: #9370db;">input</span> <span style="color: #9370db;">wire</span> <span style="color: #9370db;">signed</span> [11:0] D, <span style="color: #9370db;">output</span> <span style="color: #9370db;">reg</span> [2:0] exponent);
   <span style="color: #20b2aa; font-weight: bold;">always</span> <span style="color: #9370db;">@</span>(D)
     <span style="color: #9370db;">begin</span>
        <span style="color: #20b2aa; font-weight: bold;">$display</span>(<span style="color: #ffa07a;">"D: %b"</span>, D);
        <span style="color: #20b2aa; font-weight: bold;">casex</span>(D)
          12'b01XX_XXXX_XXXX : exponent &lt;= 3'b111;
          12'b001X_XXXX_XXXX : exponent &lt;= 3'b110;
          12'b0001_XXXX_XXXX : exponent &lt;= 3'b101;
          12'b0000_1XXX_XXXX : exponent &lt;= 3'b100;
          12'b0000_01XX_XXXX : exponent &lt;= 3'b011;
          12'b0000_001X_XXXX : exponent &lt;= 3'b010;
          12'b0000_0001_XXXX : exponent &lt;= 3'b001;
          12'b0000_0000_XXXX : exponent &lt;= 3'b000;
          <span style="color: #20b2aa; font-weight: bold;">default</span>: <span style="color: #9370db;">begin</span>
             exponent &lt;= 3'b001;
          <span style="color: #9370db;">end</span>

        <span style="color: #20b2aa; font-weight: bold;">endcase</span> <span style="color: #cd853f;">// </span><span style="color: #cd853f;">case (D)</span>
     <span style="color: #9370db;">end</span> <span style="color: #cd853f;">// </span><span style="color: #cd853f;">always </span><span style="color: #cd853f;">@</span><span style="color: #cd853f;"> (D)</span>

<span style="color: #20b2aa; font-weight: bold;">endmodule</span>

</pre>
</div>
</div>
</div>
<div id="outline-container-org84b645f" class="outline-4">
<h4 id="org84b645f"><span class="section-number-4">2.2.2</span> Synthesis Report</h4>
<div class="outline-text-4" id="text-2-2-2">
<p>
Started : "Synthesize - XST".
Running xst&#x2026;
Command Line: xst -intstyle ise -ifn "/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/priority<sub>encoder.xst</sub>" -ofn "/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/priority<sub>encoder.syr</sub>"
Reading design: priority<sub>encoder.prj</sub>
</p>

<p>
<code>=======================================================================</code>
                          HDL Parsing                                  
<code>=======================================================================</code>
Analyzing Verilog file "/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/priority<sub>encoder.v</sub>" into library work
Parsing module &lt;priority<sub>encoder</sub>&gt;.
</p>

<p>
<code>=======================================================================</code>
                            HDL Elaboration                            
<code>=======================================================================</code>
</p>

<p>
Elaborating module &lt;priority<sub>encoder</sub>&gt;.
"/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/priority<sub>encoder.v</sub>" Line 16. $display D: 12'sb&#x2026;&#x2026;&#x2026;&#x2026;
"/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/priority<sub>encoder.v</sub>" Line 27. $display case(D) hit default
</p>

<p>
<code>=======================================================================</code>
                           HDL Synthesis                               
<code>=======================================================================</code>
</p>

<p>
Synthesizing Unit &lt;priority<sub>encoder</sub>&gt;.
    Related source file is "/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/priority<sub>encoder.v</sub>".
        SIGN<sub>BIT</sub> = 11
    Summary:
	no macro.
Unit &lt;priority<sub>encoder</sub>&gt; synthesized.
</p>

<p>
<code>=======================================================================</code>
HDL Synthesis Report
</p>

<p>
Found no macro
<code>=======================================================================</code>
</p>

<p>
<code>=======================================================================</code>
                       Advanced HDL Synthesis                          
<code>=======================================================================</code>
</p>


<p>
<code>=======================================================================</code>
Advanced HDL Synthesis Report
</p>

<p>
Found no macro
<code>=======================================================================</code>
</p>

<p>
<code>=======================================================================</code>
                         Low Level Synthesis                           
<code>=======================================================================</code>
</p>

<p>
Optimizing unit &lt;priority<sub>encoder</sub>&gt; &#x2026;
</p>

<p>
Mapping all equations&#x2026;
Building and optimizing final netlist &#x2026;
Found area constraint ratio of 100 (+ 5) on block priority<sub>encoder</sub>, actual ratio is 0.
</p>

<p>
Final Macro Processing &#x2026;
</p>

<p>
<code>=======================================================================</code>
Final Register Report
</p>

<p>
Found no macro
<code>=======================================================================</code>
</p>

<p>
<code>=======================================================================</code>
                           Partition Report                            
<code>=======================================================================</code>
</p>

<p>
Partition Implementation Status
</p>
<hr />

<p>
No Partitions were found in this design.
</p>

<hr />

<p>
<code>=======================================================================</code>
                            Design Summary                             
<code>=======================================================================</code>
</p>

<p>
Clock Information:
</p>
<hr />
<p>
No clock signals found in this design
</p>

<p>
Asynchronous Control Signals Information:
</p>
<hr />
<p>
No asynchronous control signals found in this design
</p>

<p>
Timing Summary:
</p>
<hr />
<p>
Speed Grade: -3
</p>

<p>
Minimum period: No path found
Minimum input arrival time before clock: No path found
Maximum output required time after clock: No path found
Maximum combinational path delay: 6.435ns
</p>

<p>
<code>=======================================================================</code>
</p>

<p>
Process "Synthesize - XST" completed successfully
</p>
</div>
</div>
<div id="outline-container-org178f06e" class="outline-4">
<h4 id="org178f06e"><span class="section-number-4">2.2.3</span> Implementation Report</h4>
<div class="outline-text-4" id="text-2-2-3">
<p>
Started : "Translate".
Running ngdbuild&#x2026;
Command Line: ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 priority<sub>encoder.ngc</sub> priority<sub>encoder.ngd</sub>
</p>

<p>
Command Line: /opt/Xilinx/14.7/ISE<sub>DS</sub>/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 priority<sub>encoder.ngc</sub>
priority<sub>encoder.ngd</sub>
</p>

<p>
Reading NGO file
"/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/priority<sub>encoder.ngc</sub>" &#x2026;
Gathering constraint information from source properties&#x2026;
Done.
</p>

<p>
Resolving constraint associations&#x2026;
Checking Constraint Associations&#x2026;
Done&#x2026;
</p>

<p>
Checking expanded design &#x2026;
</p>

<p>
Partition Implementation Status
</p>
<hr />

<p>
No Partitions were found in this design.
</p>

<hr />

<p>
NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
</p>

<p>
Writing NGD file "priority<sub>encoder.ngd</sub>" &#x2026;
Total REAL time to NGDBUILD completion:  1 sec
Total CPU time to NGDBUILD completion:   1 sec
</p>

<p>
Writing NGDBUILD log file "priority<sub>encoder.bld</sub>"&#x2026;
</p>

<p>
NGDBUILD done.
</p>

<p>
Process "Translate" completed successfully
</p>

<p>
Started : "Map".
Running map&#x2026;
Command Line: map -intstyle ise -p xc6slx16-csg324-3 -w -logic<sub>opt</sub> off -ol high -t 1 -xt 0 -register<sub>duplication</sub> off -r 4 -global<sub>opt</sub> off -mt off -ir off -pr off -lc off -power off -o priority<sub>encoder</sub><sub>map.ncd</sub> priority<sub>encoder.ngd</sub> priority<sub>encoder.pcf</sub>
Using target part "6slx16csg324-3".
Mapping design into LUTs&#x2026;
Running directed packing&#x2026;
Running delay-based LUT packing&#x2026;
Updating timing models&#x2026;
<a href="Map:215">Map:215</a> - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement&#x2026;
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 2 secs 
</p>

<p>
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b0) REAL time: 3 secs 
</p>

<p>
Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b0) REAL time: 3 secs 
</p>

<p>
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b0) REAL time: 3 secs 
</p>

<p>
Phase 4.2  Initial Placement for Architecture Specific Features
&#x2026;..
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:b0) REAL time: 3 secs 
</p>

<p>
Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b0) REAL time: 3 secs 
</p>

<p>
Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b0) REAL time: 3 secs 
</p>

<p>
Phase 7.3  Local Placement Optimization
&#x2026;&#x2026;
Phase 7.3  Local Placement Optimization (Checksum:feef26e0) REAL time: 3 secs 
</p>

<p>
Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:feef26e0) REAL time: 3 secs 
</p>

<p>
Phase 9.8  Global Placement
..
..
Phase 9.8  Global Placement (Checksum:fabbd08d) REAL time: 3 secs 
</p>

<p>
Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:fabbd08d) REAL time: 3 secs 
</p>

<p>
Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:fb0c1d45) REAL time: 3 secs 
</p>

<p>
Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:fb0c1d45) REAL time: 3 secs 
</p>

<p>
Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:fb0c1d45) REAL time: 3 secs 
</p>

<p>
Total REAL time to Placer completion: 3 secs 
Total CPU  time to Placer completion: 3 secs 
Running post-placement packing&#x2026;
Writing output files&#x2026;
</p>

<p>
Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                     0 out of  18,224    0%
  Number of Slice LUTs:                          4 out of   9,112    1%
    Number used as logic:                        4 out of   9,112    1%
      Number using O6 output only:               3
      Number using O5 output only:               0
      Number using O5 and O6:                    1
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   2,176    0%
</p>

<p>
Slice Logic Distribution:
  Number of occupied Slices:                     2 out of   2,278    1%
  Number of MUXCYs used:                         0 out of   4,556    0%
  Number of LUT Flip Flop pairs used:            4
    Number with an unused Flip Flop:             4 out of       4  100%
    Number with an unused LUT:                   0 out of       4    0%
    Number of fully used LUT-FF pairs:           0 out of       4    0%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%
</p>

<p>
A LUT Flip Flop pair for this architecture represents one LUT paired with
one Flip Flop within a slice.  A control set is a unique combination of
clock, reset, set, and enable signals for a registered element.
The Slice Logic Distribution report is not meaningful if the design is
over-mapped for a non-slice resource or if Placement fails.
</p>

<p>
IO Utilization:
  Number of bonded IOBs:                        11 out of     232    4%
</p>

<p>
Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2<sub>2CLKs</sub>:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB<sub>2CLKs</sub>:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       0 out of      16    0%
  Number of DCM/DCM<sub>CLKGENs</sub>:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2<sub>MCBs</sub>:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL<sub>MCBs</sub>:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL<sub>ADVs</sub>:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND<sub>SYNCs</sub>:                       0 out of       1    0%
</p>

<p>
Average Fanout of Non-Clock Nets:                1.77
</p>

<p>
Peak Memory Usage:  697 MB
Total REAL time to MAP completion:  4 secs 
Total CPU time to MAP completion:   4 secs 
</p>

<p>
Mapping completed.
See MAP report file "priority<sub>encoder</sub><sub>map.mrp</sub>" for details.
</p>

<p>
Process "Map" completed successfully
</p>

<p>
Started : "Place &amp; Route".
Running par&#x2026;
Command Line: par -w -intstyle ise -ol high -mt off priority<sub>encoder</sub><sub>map.ncd</sub> priority<sub>encoder.ncd</sub> priority<sub>encoder.pcf</sub>
</p>



<p>
Constraints file: priority<sub>encoder.pcf</sub>.
Loading device for application Rf<sub>Device</sub> from file '6slx16.nph' in environment <i>opt/Xilinx/14.7/ISE<sub>DS</sub>/ISE</i>.
   "priority<sub>encoder</sub>" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
</p>

<p>
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)
</p>

<p>
<a href="Par:282">Par:282</a> - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".
</p>

<p>
Device speed data version:  "PRODUCTION 1.23 2013-10-13".
</p>



<p>
Device Utilization Summary:
</p>

<p>
Slice Logic Utilization:
  Number of Slice Registers:                     0 out of  18,224    0%
  Number of Slice LUTs:                          4 out of   9,112    1%
    Number used as logic:                        4 out of   9,112    1%
      Number using O6 output only:               3
      Number using O5 output only:               0
      Number using O5 and O6:                    1
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   2,176    0%
</p>

<p>
Slice Logic Distribution:
  Number of occupied Slices:                     2 out of   2,278    1%
  Number of MUXCYs used:                         0 out of   4,556    0%
  Number of LUT Flip Flop pairs used:            4
    Number with an unused Flip Flop:             4 out of       4  100%
    Number with an unused LUT:                   0 out of       4    0%
    Number of fully used LUT-FF pairs:           0 out of       4    0%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%
</p>

<p>
A LUT Flip Flop pair for this architecture represents one LUT paired with
one Flip Flop within a slice.  A control set is a unique combination of
clock, reset, set, and enable signals for a registered element.
The Slice Logic Distribution report is not meaningful if the design is
over-mapped for a non-slice resource or if Placement fails.
</p>

<p>
IO Utilization:
  Number of bonded IOBs:                        11 out of     232    4%
</p>

<p>
Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2<sub>2CLKs</sub>:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB<sub>2CLKs</sub>:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       0 out of      16    0%
  Number of DCM/DCM<sub>CLKGENs</sub>:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2<sub>MCBs</sub>:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL<sub>MCBs</sub>:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL<sub>ADVs</sub>:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND<sub>SYNCs</sub>:                       0 out of       1    0%
</p>


<p>
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
</p>

<p>
Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 
</p>

<p>
Starting Router
</p>


<p>
Phase  1  : 24 unrouted;      REAL time: 2 secs 
</p>

<p>
Phase  2  : 24 unrouted;      REAL time: 2 secs 
</p>

<p>
Phase  3  : 27 unrouted;      REAL time: 2 secs 
</p>

<p>
Phase  4  : 27 unrouted; (Par is working to improve performance)     REAL time: 2 secs 
</p>

<p>
Updating file: priority<sub>encoder.ncd</sub> with current fully routed design.
</p>

<p>
Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 secs 
</p>

<p>
Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 secs 
</p>

<p>
Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 secs 
</p>

<p>
Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 secs 
</p>

<p>
Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 secs 
</p>

<p>
Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 secs 
Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 2 secs 
</p>

<p>
Partition Implementation Status
</p>
<hr />

<p>
No Partitions were found in this design.
</p>

<hr />

<p>
Generating "PAR" statistics.
<a href="Par:459">Par:459</a> - The Clock Report is not displayed in the non timing-driven mode.
Timing Score: 0 (Setup: 0, Hold: 0)
</p>



<p>
Generating Pad Report.
</p>

<p>
All signals are completely routed.
</p>

<p>
Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 
</p>

<p>
Peak Memory Usage:  665 MB
</p>

<p>
Placer: Placement generated during map.
Routing: Completed - No errors found.
</p>

<p>
Number of error messages: 0
Number of warning messages: 0
Number of info messages: 2
</p>

<p>
Writing design to file priority<sub>encoder.ncd</sub>
</p>



<p>
PAR done!
</p>

<p>
Process "Place &amp; Route" completed successfully
</p>

<p>
Started : "Generate Post-Place &amp; Route Static Timing".
Running trce&#x2026;
Command Line: trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml priority<sub>encoder.twx</sub> priority<sub>encoder.ncd</sub> -o priority<sub>encoder.twr</sub> priority<sub>encoder.pcf</sub>
Loading device for application Rf<sub>Device</sub> from file '6slx16.nph' in environment
<i>opt/Xilinx/14.7/ISE<sub>DS</sub>/ISE</i>.
   "priority<sub>encoder</sub>" is an NCD, version 3.2, device xc6slx16, package csg324,
speed -3
</p>

<p>
Analysis completed Wed Jan 15 20:41:30 2020
</p>
<hr />

<p>
Generating Report &#x2026;
</p>

<p>
Number of warnings: 0
Total time: 1 secs 
</p>

<p>
Process "Generate Post-Place &amp; Route Static Timing" completed successfully
</p>
</div>
</div>
<div id="outline-container-org66bf4f5" class="outline-4">
<h4 id="org66bf4f5"><span class="section-number-4">2.2.4</span> Ideas for improvement</h4>
<div class="outline-text-4" id="text-2-2-4">
<p>
Determine whether the always/casex paradigm is appropriate.
</p>
</div>
</div>
</div>

<div id="outline-container-orgdd85d2c" class="outline-3">
<h3 id="orgdd85d2c"><span class="section-number-3">2.3</span> Priority Encoder Implementation #2</h3>
<div class="outline-text-3" id="text-2-3">
<p>
<a href="file:///home/parallels/ucla/m152acs/labs/csm152a/lab_1/priority_encoder_summary.html">file:///home/parallels/ucla/m152acs/labs/csm152a/lab_1/priority_encoder_summary.html</a>
</p>
</div>
<div id="outline-container-org8d2c498" class="outline-4">
<h4 id="org8d2c498"><span class="section-number-4">2.3.1</span> Code</h4>
<div class="outline-text-4" id="text-2-3-1">
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #20b2aa; font-weight: bold;">module</span> <span style="color: #00ff7f;">priority_encoder</span>(<span style="color: #9370db;">input</span> <span style="color: #9370db;">wire</span> <span style="color: #9370db;">signed</span> [11:0] D, <span style="color: #9370db;">output</span> <span style="color: #9370db;">reg</span> [2:0] exponent);
   <span style="color: #9370db;">parameter</span> <span style="color: #9370db;">integer</span> WIDTH = 12;
   <span style="color: #9370db;">integer</span> i;

   <span style="color: #20b2aa; font-weight: bold;">always</span> <span style="color: #9370db;">@</span>(*) <span style="color: #9370db;">begin</span>
      exponent = 0;
      <span style="color: #20b2aa; font-weight: bold;">for</span>(i = 4'd4; i &lt;= 4'd10; i = i+1'b1) <span style="color: #9370db;">begin</span>
         <span style="color: #20b2aa; font-weight: bold;">if</span>(D[i]) exponent = i - 3;
      <span style="color: #9370db;">end</span>

   <span style="color: #9370db;">end</span>

<span style="color: #20b2aa; font-weight: bold;">endmodule</span>
</pre>
</div>
</div>
</div>
<div id="outline-container-orge2bd830" class="outline-4">
<h4 id="orge2bd830"><span class="section-number-4">2.3.2</span> Synthesis Report</h4>
<div class="outline-text-4" id="text-2-3-2">
<p>
Started : "Synthesize - XST".
Running xst&#x2026;
Command Line: xst -intstyle ise -ifn "/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/priority<sub>encoder.xst</sub>" -ofn "/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/priority<sub>encoder.syr</sub>"
Reading design: priority<sub>encoder.prj</sub>
</p>

<p>
<code>=======================================================================</code>
                          HDL Parsing                                  
<code>=======================================================================</code>
Analyzing Verilog file "/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/priority<sub>encoder.v</sub>" into library work
Parsing module &lt;priority<sub>encoder</sub>&gt;.
</p>

<p>
<code>=======================================================================</code>
                            HDL Elaboration                            
<code>=======================================================================</code>
</p>

<p>
Elaborating module &lt;priority<sub>encoder</sub>&gt;.
WARNING:HDLCompiler:413 - "/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/priority<sub>encoder.v</sub>" Line 17: Result of 4-bit expression is truncated to fit in 3-bit target.
</p>

<p>
<code>=======================================================================</code>
                           HDL Synthesis                               
<code>=======================================================================</code>
</p>

<p>
Synthesizing Unit &lt;priority<sub>encoder</sub>&gt;.
    Related source file is "/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/priority<sub>encoder.v</sub>".
        WIDTH = 12
WARNING:Xst:647 - Input &lt;D&lt;3:0&gt;&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input &lt;D&lt;11:11&gt;&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   6 Multiplexer(s).
Unit &lt;priority<sub>encoder</sub>&gt; synthesized.
</p>

<p>
<code>=======================================================================</code>
HDL Synthesis Report
</p>

<p>
Macro Statistics
</p>

<p>
3-bit 2-to-1 multiplexer                              : 6
</p>

<p>
<code>=======================================================================</code>
</p>

<p>
<code>=======================================================================</code>
                       Advanced HDL Synthesis                          
<code>=======================================================================</code>
</p>


<p>
<code>=======================================================================</code>
Advanced HDL Synthesis Report
</p>

<p>
Macro Statistics
</p>

<p>
3-bit 2-to-1 multiplexer                              : 6
</p>

<p>
<code>=======================================================================</code>
</p>

<p>
<code>=======================================================================</code>
                         Low Level Synthesis                           
<code>=======================================================================</code>
</p>

<p>
Optimizing unit &lt;priority<sub>encoder</sub>&gt; &#x2026;
</p>

<p>
Mapping all equations&#x2026;
Building and optimizing final netlist &#x2026;
Found area constraint ratio of 100 (+ 5) on block priority<sub>encoder</sub>, actual ratio is 0.
</p>

<p>
Final Macro Processing &#x2026;
</p>

<p>
<code>=======================================================================</code>
Final Register Report
</p>

<p>
Found no macro
<code>=======================================================================</code>
</p>

<p>
<code>=======================================================================</code>
                           Partition Report                            
<code>=======================================================================</code>
</p>

<p>
Partition Implementation Status
</p>
<hr />

<p>
No Partitions were found in this design.
</p>

<hr />

<p>
<code>=======================================================================</code>
                            Design Summary                             
<code>=======================================================================</code>
</p>

<p>
Clock Information:
</p>
<hr />
<p>
No clock signals found in this design
</p>

<p>
Asynchronous Control Signals Information:
</p>
<hr />
<p>
No asynchronous control signals found in this design
</p>

<p>
Timing Summary:
</p>
<hr />
<p>
Speed Grade: -3
</p>

<p>
Minimum period: No path found
Minimum input arrival time before clock: No path found
Maximum output required time after clock: No path found
Maximum combinational path delay: 6.309ns
</p>

<p>
<code>=======================================================================</code>
</p>

<p>
Process "Synthesize - XST" completed successfully
</p>
</div>
</div>
<div id="outline-container-org829f270" class="outline-4">
<h4 id="org829f270"><span class="section-number-4">2.3.3</span> Implementation Report</h4>
<div class="outline-text-4" id="text-2-3-3">
<p>
Started : "Translate".
Running ngdbuild&#x2026;
Command Line: ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 priority<sub>encoder.ngc</sub> priority<sub>encoder.ngd</sub>
</p>

<p>
Command Line: /opt/Xilinx/14.7/ISE<sub>DS</sub>/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 priority<sub>encoder.ngc</sub>
priority<sub>encoder.ngd</sub>
</p>

<p>
Reading NGO file
"/home/parallels/ucla/m152acs/labs/csm152a/lab<sub>1</sub>/priority<sub>encoder.ngc</sub>" &#x2026;
Gathering constraint information from source properties&#x2026;
Done.
</p>

<p>
Resolving constraint associations&#x2026;
Checking Constraint Associations&#x2026;
Done&#x2026;
</p>

<p>
Checking expanded design &#x2026;
</p>

<p>
Partition Implementation Status
</p>
<hr />

<p>
No Partitions were found in this design.
</p>

<hr />

<p>
NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
</p>

<p>
Writing NGD file "priority<sub>encoder.ngd</sub>" &#x2026;
Total REAL time to NGDBUILD completion:  1 sec
Total CPU time to NGDBUILD completion:   1 sec
</p>

<p>
Writing NGDBUILD log file "priority<sub>encoder.bld</sub>"&#x2026;
</p>

<p>
NGDBUILD done.
</p>

<p>
Process "Translate" completed successfully
</p>

<p>
Started : "Map".
Running map&#x2026;
Command Line: map -intstyle ise -p xc6slx16-csg324-3 -w -logic<sub>opt</sub> off -ol high -t 1 -xt 0 -register<sub>duplication</sub> off -r 4 -global<sub>opt</sub> off -mt off -ir off -pr off -lc off -power off -o priority<sub>encoder</sub><sub>map.ncd</sub> priority<sub>encoder.ngd</sub> priority<sub>encoder.pcf</sub>
Using target part "6slx16csg324-3".
Mapping design into LUTs&#x2026;
Running directed packing&#x2026;
Running delay-based LUT packing&#x2026;
Updating timing models&#x2026;
<a href="Map:215">Map:215</a> - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement&#x2026;
Total REAL time at the beginning of Placer: 2 secs 
Total CPU  time at the beginning of Placer: 2 secs 
</p>

<p>
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9e) REAL time: 3 secs 
</p>

<p>
Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:9e) REAL time: 3 secs 
</p>

<p>
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9e) REAL time: 3 secs 
</p>

<p>
Phase 4.2  Initial Placement for Architecture Specific Features
&#x2026;..
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:9e) REAL time: 3 secs 
</p>

<p>
Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:9e) REAL time: 3 secs 
</p>

<p>
Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:9e) REAL time: 3 secs 
</p>

<p>
Phase 7.3  Local Placement Optimization
&#x2026;&#x2026;
Phase 7.3  Local Placement Optimization (Checksum:7dc9a8de) REAL time: 3 secs 
</p>

<p>
Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7dc9a8de) REAL time: 3 secs 
</p>

<p>
Phase 9.8  Global Placement
..
..
Phase 9.8  Global Placement (Checksum:18326516) REAL time: 3 secs 
</p>

<p>
Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:18326516) REAL time: 3 secs 
</p>

<p>
Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:19c0311e) REAL time: 3 secs 
</p>

<p>
Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:19c0311e) REAL time: 3 secs 
</p>

<p>
Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:19c0311e) REAL time: 3 secs 
</p>

<p>
Total REAL time to Placer completion: 3 secs 
Total CPU  time to Placer completion: 3 secs 
Running post-placement packing&#x2026;
Writing output files&#x2026;
</p>

<p>
Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                     0 out of  18,224    0%
  Number of Slice LUTs:                          4 out of   9,112    1%
    Number used as logic:                        4 out of   9,112    1%
      Number using O6 output only:               4
      Number using O5 output only:               0
      Number using O5 and O6:                    0
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   2,176    0%
</p>

<p>
Slice Logic Distribution:
  Number of occupied Slices:                     2 out of   2,278    1%
  Number of MUXCYs used:                         0 out of   4,556    0%
  Number of LUT Flip Flop pairs used:            4
    Number with an unused Flip Flop:             4 out of       4  100%
    Number with an unused LUT:                   0 out of       4    0%
    Number of fully used LUT-FF pairs:           0 out of       4    0%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%
</p>

<p>
A LUT Flip Flop pair for this architecture represents one LUT paired with
one Flip Flop within a slice.  A control set is a unique combination of
clock, reset, set, and enable signals for a registered element.
The Slice Logic Distribution report is not meaningful if the design is
over-mapped for a non-slice resource or if Placement fails.
</p>

<p>
IO Utilization:
  Number of bonded IOBs:                        10 out of     232    4%
</p>

<p>
Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2<sub>2CLKs</sub>:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB<sub>2CLKs</sub>:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       0 out of      16    0%
  Number of DCM/DCM<sub>CLKGENs</sub>:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2<sub>MCBs</sub>:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL<sub>MCBs</sub>:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL<sub>ADVs</sub>:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND<sub>SYNCs</sub>:                       0 out of       1    0%
</p>

<p>
Average Fanout of Non-Clock Nets:                1.91
</p>

<p>
Peak Memory Usage:  697 MB
Total REAL time to MAP completion:  3 secs 
Total CPU time to MAP completion:   3 secs 
</p>

<p>
Mapping completed.
See MAP report file "priority<sub>encoder</sub><sub>map.mrp</sub>" for details.
</p>

<p>
Process "Map" completed successfully
</p>

<p>
Started : "Place &amp; Route".
Running par&#x2026;
Command Line: par -w -intstyle ise -ol high -mt off priority<sub>encoder</sub><sub>map.ncd</sub> priority<sub>encoder.ncd</sub> priority<sub>encoder.pcf</sub>
</p>



<p>
Constraints file: priority<sub>encoder.pcf</sub>.
Loading device for application Rf<sub>Device</sub> from file '6slx16.nph' in environment <i>opt/Xilinx/14.7/ISE<sub>DS</sub>/ISE</i>.
   "priority<sub>encoder</sub>" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
</p>

<p>
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)
</p>

<p>
<a href="Par:282">Par:282</a> - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".
</p>

<p>
Device speed data version:  "PRODUCTION 1.23 2013-10-13".
</p>



<p>
Device Utilization Summary:
</p>

<p>
Slice Logic Utilization:
  Number of Slice Registers:                     0 out of  18,224    0%
  Number of Slice LUTs:                          4 out of   9,112    1%
    Number used as logic:                        4 out of   9,112    1%
      Number using O6 output only:               4
      Number using O5 output only:               0
      Number using O5 and O6:                    0
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   2,176    0%
</p>

<p>
Slice Logic Distribution:
  Number of occupied Slices:                     2 out of   2,278    1%
  Number of MUXCYs used:                         0 out of   4,556    0%
  Number of LUT Flip Flop pairs used:            4
    Number with an unused Flip Flop:             4 out of       4  100%
    Number with an unused LUT:                   0 out of       4    0%
    Number of fully used LUT-FF pairs:           0 out of       4    0%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%
</p>

<p>
A LUT Flip Flop pair for this architecture represents one LUT paired with
one Flip Flop within a slice.  A control set is a unique combination of
clock, reset, set, and enable signals for a registered element.
The Slice Logic Distribution report is not meaningful if the design is
over-mapped for a non-slice resource or if Placement fails.
</p>

<p>
IO Utilization:
  Number of bonded IOBs:                        10 out of     232    4%
</p>

<p>
Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2<sub>2CLKs</sub>:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB<sub>2CLKs</sub>:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       0 out of      16    0%
  Number of DCM/DCM<sub>CLKGENs</sub>:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2<sub>MCBs</sub>:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL<sub>MCBs</sub>:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL<sub>ADVs</sub>:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND<sub>SYNCs</sub>:                       0 out of       1    0%
</p>


<p>
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
</p>

<p>
Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 
</p>

<p>
Starting Router
</p>


<p>
Phase  1  : 21 unrouted;      REAL time: 2 secs 
</p>

<p>
Phase  2  : 21 unrouted;      REAL time: 2 secs 
</p>

<p>
Phase  3  : 12 unrouted;      REAL time: 2 secs 
</p>

<p>
Phase  4  : 12 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
</p>

<p>
Updating file: priority<sub>encoder.ncd</sub> with current fully routed design.
</p>

<p>
Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
</p>

<p>
Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
</p>

<p>
Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
</p>

<p>
Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
</p>

<p>
Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
</p>

<p>
Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 3 secs 
</p>

<p>
Partition Implementation Status
</p>
<hr />

<p>
No Partitions were found in this design.
</p>

<hr />

<p>
Generating "PAR" statistics.
<a href="Par:459">Par:459</a> - The Clock Report is not displayed in the non timing-driven mode.
Timing Score: 0 (Setup: 0, Hold: 0)
</p>



<p>
Generating Pad Report.
</p>

<p>
All signals are completely routed.
</p>

<p>
Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 3 secs 
</p>

<p>
Peak Memory Usage:  663 MB
</p>

<p>
Placer: Placement generated during map.
Routing: Completed - No errors found.
</p>

<p>
Number of error messages: 0
Number of warning messages: 0
Number of info messages: 2
</p>

<p>
Writing design to file priority<sub>encoder.ncd</sub>
</p>



<p>
PAR done!
</p>

<p>
Process "Place &amp; Route" completed successfully
</p>

<p>
Started : "Generate Post-Place &amp; Route Static Timing".
Running trce&#x2026;
Command Line: trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml priority<sub>encoder.twx</sub> priority<sub>encoder.ncd</sub> -o priority<sub>encoder.twr</sub> priority<sub>encoder.pcf</sub>
Loading device for application Rf<sub>Device</sub> from file '6slx16.nph' in environment
<i>opt/Xilinx/14.7/ISE<sub>DS</sub>/ISE</i>.
   "priority<sub>encoder</sub>" is an NCD, version 3.2, device xc6slx16, package csg324,
speed -3
</p>

<p>
Analysis completed Wed Jan 15 21:33:01 2020
</p>
<hr />

<p>
Generating Report &#x2026;
</p>

<p>
Number of warnings: 0
Total time: 1 secs 
</p>

<p>
Process "Generate Post-Place &amp; Route Static Timing" completed successfully
</p>





<p>
Slice Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Registers 	0 	18,224 	0% 	 
Number of Slice LUTs 	4 	9,112 	1% 	 
    Number used as logic 	4 	9,112 	1% 	 
        Number using O6 output only 	4 	  	  	 
        Number using O5 output only 	0 	  	  	 
        Number using O5 and O6 	0 	  	  	 
        Number used as ROM 	0 	  	  	 
    Number used as Memory 	0 	2,176 	0% 	 
Number of occupied Slices 	2 	2,278 	1% 	 
Number of MUXCYs used 	0 	4,556 	0% 	 
Number of LUT Flip Flop pairs used 	4 	  	  	 
    Number with an unused Flip Flop 	4 	4 	100% 	 
    Number with an unused LUT 	0 	4 	0% 	 
    Number of fully used LUT-FF pairs 	0 	4 	0% 	 
    Number of slice register sites lost
        to control set restrictions 	0 	18,224 	0% 	 
Number of bonded IOBs 	10 	232 	4% 	 
Number of RAMB16BWERs 	0 	32 	0% 	 
Number of RAMB8BWERs 	0 	64 	0% 	 
Number of BUFIO2/BUFIO2<sub>2CLKs</sub>  0 	32 	0% 	 
Number of BUFIO2FB/BUFIO2FB<sub>2CLKs</sub>  0 	32 	0% 	 
Number of BUFG/BUFGMUXs 	0 	16 	0% 	 
Number of DCM/DCM<sub>CLKGENs</sub>  0 	4 	0% 	 
Number of ILOGIC2/ISERDES2s 	0 	248 	0% 	 
Number of IODELAY2/IODRP2/IODRP2<sub>MCBs</sub>  0 	248 	0% 	 
Number of OLOGIC2/OSERDES2s 	0 	248 	0% 	 
Number of BSCANs 	0 	4 	0% 	 
Number of BUFHs 	0 	128 	0% 	 
Number of BUFPLLs 	0 	8 	0% 	 
Number of BUFPLL<sub>MCBs</sub>  0 	4 	0% 	 
Number of DSP48A1s 	0 	32 	0% 	 
Number of ICAPs 	0 	1 	0% 	 
Number of MCBs 	0 	2 	0% 	 
Number of PCILOGICSEs 	0 	2 	0% 	 
Number of PLL<sub>ADVs</sub>  0 	2 	0% 	 
Number of PMVs 	0 	1 	0% 	 
Number of STARTUPs 	0 	1 	0% 	 
Number of SUSPEND<sub>SYNCs</sub>  0 	1 	0% 	 
Average Fanout of Non-Clock Nets 	1.91 	  	  	 
</p>



<p>
Slice Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Registers 	0 	18,224 	0% 	 
Number of Slice LUTs 	4 	9,112 	1% 	 
    Number used as logic 	4 	9,112 	1% 	 
        Number using O6 output only 	3 	  	  	 
        Number using O5 output only 	0 	  	  	 
        Number using O5 and O6 	1 	  	  	 
        Number used as ROM 	0 	  	  	 
    Number used as Memory 	0 	2,176 	0% 	 
Number of occupied Slices 	2 	2,278 	1% 	 
Number of MUXCYs used 	0 	4,556 	0% 	 
Number of LUT Flip Flop pairs used 	4 	  	  	 
    Number with an unused Flip Flop 	4 	4 	100% 	 
    Number with an unused LUT 	0 	4 	0% 	 
    Number of fully used LUT-FF pairs 	0 	4 	0% 	 
    Number of slice register sites lost
        to control set restrictions 	0 	18,224 	0% 	 
Number of bonded IOBs 	11 	232 	4% 	 
Number of RAMB16BWERs 	0 	32 	0% 	 
Number of RAMB8BWERs 	0 	64 	0% 	 
Number of BUFIO2/BUFIO2<sub>2CLKs</sub>  0 	32 	0% 	 
Number of BUFIO2FB/BUFIO2FB<sub>2CLKs</sub>  0 	32 	0% 	 
Number of BUFG/BUFGMUXs 	0 	16 	0% 	 
Number of DCM/DCM<sub>CLKGENs</sub>  0 	4 	0% 	 
Number of ILOGIC2/ISERDES2s 	0 	248 	0% 	 
Number of IODELAY2/IODRP2/IODRP2<sub>MCBs</sub>  0 	248 	0% 	 
Number of OLOGIC2/OSERDES2s 	0 	248 	0% 	 
Number of BSCANs 	0 	4 	0% 	 
Number of BUFHs 	0 	128 	0% 	 
Number of BUFPLLs 	0 	8 	0% 	 
Number of BUFPLL<sub>MCBs</sub>  0 	4 	0% 	 
Number of DSP48A1s 	0 	32 	0% 	 
Number of ICAPs 	0 	1 	0% 	 
Number of MCBs 	0 	2 	0% 	 
Number of PCILOGICSEs 	0 	2 	0% 	 
Number of PLL<sub>ADVs</sub>  0 	2 	0% 	 
Number of PMVs 	0 	1 	0% 	 
Number of STARTUPs 	0 	1 	0% 	 
Number of SUSPEND<sub>SYNCs</sub>  0 	1 	0% 	 
Average Fanout of Non-Clock Nets 	1.77 	  	  	 
</p>
</div>
</div>
</div>
</div>
</div>
<div id="postamble" class="status">
<p class="author">Author: parallels</p>
<p class="date">Created: 2020-01-15 Wed 21:55</p>
<p class="validation"><a href="http://validator.w3.org/check?uri=referer">Validate</a></p>
</div>
</body>
</html>
