Loading plugins phase: Elapsed time ==> 0s.253ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\tmj32\Documents\TCNJ\Current Sem5\Finalproj\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 -s C:\Users\tmj32\Documents\TCNJ\Current Sem5\Finalproj\Workspace01\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.290ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tmj32\Documents\TCNJ\Current Sem5\Finalproj\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tmj32\Documents\TCNJ\Current Sem5\Finalproj\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tmj32\Documents\TCNJ\Current Sem5\Finalproj\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 05 18:01:49 2019


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 05 18:01:49 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tmj32\Documents\TCNJ\Current Sem5\Finalproj\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 05 18:01:50 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\tmj32\Documents\TCNJ\Current Sem5\Finalproj\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Users\tmj32\Documents\TCNJ\Current Sem5\Finalproj\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tmj32\Documents\TCNJ\Current Sem5\Finalproj\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 05 18:01:50 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\tmj32\Documents\TCNJ\Current Sem5\Finalproj\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Users\tmj32\Documents\TCNJ\Current Sem5\Finalproj\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Driver:Net_79\
	\Driver:Net_78\
	\Driver:common_7\
	\Driver:Com_Driver:control_out_7\
	\Driver:common_6\
	\Driver:Com_Driver:control_out_6\
	\Driver:common_5\
	\Driver:Com_Driver:control_out_5\
	\Driver:common_4\
	\Driver:Com_Driver:control_out_4\
	\Driver:Net_127\
	\Driver:Net_124\
	\Driver:seg_23\
	\Driver:seg_22\
	\Driver:seg_21\
	\Driver:seg_20\
	\Driver:seg_19\
	\Driver:seg_18\
	\Driver:seg_17\
	\Driver:seg_16\
	\Driver:seg_15\
	\Driver:seg_14\
	\Driver:seg_13\
	\Driver:seg_12\
	\Driver:seg_11\
	\Driver:seg_10\
	\Driver:seg_9\
	\Driver:seg_8\
	\Driver:com_7\
	\Driver:com_6\
	\Driver:com_5\
	\Driver:com_4\
	\Driver1:Net_79\
	\Driver1:Net_78\
	\Driver1:common_7\
	\Driver1:Com_Driver:control_out_7\
	\Driver1:common_6\
	\Driver1:Com_Driver:control_out_6\
	\Driver1:common_5\
	\Driver1:Com_Driver:control_out_5\
	\Driver1:common_4\
	\Driver1:Com_Driver:control_out_4\
	\Driver1:Net_127\
	\Driver1:Net_124\
	\Driver1:seg_23\
	\Driver1:seg_22\
	\Driver1:seg_21\
	\Driver1:seg_20\
	\Driver1:seg_19\
	\Driver1:seg_18\
	\Driver1:seg_17\
	\Driver1:seg_16\
	\Driver1:seg_15\
	\Driver1:seg_14\
	\Driver1:seg_13\
	\Driver1:seg_12\
	\Driver1:seg_11\
	\Driver1:seg_10\
	\Driver1:seg_9\
	\Driver1:seg_8\
	\Driver1:com_7\
	\Driver1:com_6\
	\Driver1:com_5\
	\Driver1:com_4\
	\Driver2:Net_79\
	\Driver2:Net_78\
	\Driver2:common_7\
	\Driver2:Com_Driver:control_out_7\
	\Driver2:common_6\
	\Driver2:Com_Driver:control_out_6\
	\Driver2:common_5\
	\Driver2:Com_Driver:control_out_5\
	\Driver2:common_4\
	\Driver2:Com_Driver:control_out_4\
	\Driver2:Net_127\
	\Driver2:Net_124\
	\Driver2:seg_23\
	\Driver2:seg_22\
	\Driver2:seg_21\
	\Driver2:seg_20\
	\Driver2:seg_19\
	\Driver2:seg_18\
	\Driver2:seg_17\
	\Driver2:seg_16\
	\Driver2:seg_15\
	\Driver2:seg_14\
	\Driver2:seg_13\
	\Driver2:seg_12\
	\Driver2:seg_11\
	\Driver2:seg_10\
	\Driver2:seg_9\
	\Driver2:seg_8\
	\Driver2:com_7\
	\Driver2:com_6\
	\Driver2:com_5\
	\Driver2:com_4\
	\Driver3:Net_79\
	\Driver3:Net_78\
	\Driver3:common_7\
	\Driver3:Com_Driver:control_out_7\
	\Driver3:common_6\
	\Driver3:Com_Driver:control_out_6\
	\Driver3:common_5\
	\Driver3:Com_Driver:control_out_5\
	\Driver3:common_4\
	\Driver3:Com_Driver:control_out_4\
	\Driver3:Net_127\
	\Driver3:Net_124\
	\Driver3:seg_23\
	\Driver3:seg_22\
	\Driver3:seg_21\
	\Driver3:seg_20\
	\Driver3:seg_19\
	\Driver3:seg_18\
	\Driver3:seg_17\
	\Driver3:seg_16\
	\Driver3:seg_15\
	\Driver3:seg_14\
	\Driver3:seg_13\
	\Driver3:seg_12\
	\Driver3:seg_11\
	\Driver3:seg_10\
	\Driver3:seg_9\
	\Driver3:seg_8\
	\Driver3:com_7\
	\Driver3:com_6\
	\Driver3:com_5\
	\Driver3:com_4\


Deleted 128 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SW_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__SW_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__SW_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__SW_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__SW_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__SW_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__SW_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__SW_net_0
Aliasing tmpOE__SW2_net_0 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_net_7 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_net_6 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_net_5 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_net_4 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_net_3 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_net_2 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_net_1 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_net_0 to tmpOE__SW_net_0
Aliasing tmpOE__Com_net_3 to tmpOE__SW_net_0
Aliasing tmpOE__Com_net_2 to tmpOE__SW_net_0
Aliasing tmpOE__Com_net_1 to tmpOE__SW_net_0
Aliasing tmpOE__Com_net_0 to tmpOE__SW_net_0
Aliasing \Driver:Seg_Driver_L:clk\ to zero
Aliasing \Driver:Seg_Driver_L:rst\ to zero
Aliasing \Driver:Com_Driver:clk\ to zero
Aliasing \Driver:Com_Driver:rst\ to zero
Aliasing \Driver1:Seg_Driver_L:clk\ to zero
Aliasing \Driver1:Seg_Driver_L:rst\ to zero
Aliasing \Driver1:Com_Driver:clk\ to zero
Aliasing \Driver1:Com_Driver:rst\ to zero
Aliasing \Driver2:Seg_Driver_L:clk\ to zero
Aliasing \Driver2:Seg_Driver_L:rst\ to zero
Aliasing \Driver2:Com_Driver:clk\ to zero
Aliasing \Driver2:Com_Driver:rst\ to zero
Aliasing \Driver3:Seg_Driver_L:clk\ to zero
Aliasing \Driver3:Seg_Driver_L:rst\ to zero
Aliasing \Driver3:Com_Driver:clk\ to zero
Aliasing \Driver3:Com_Driver:rst\ to zero
Aliasing tmpOE__Seg_1_net_7 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_1_net_6 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_1_net_5 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_1_net_4 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_1_net_3 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_1_net_2 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_1_net_1 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_1_net_0 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_2_net_7 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_2_net_6 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_2_net_5 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_2_net_4 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_2_net_3 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_2_net_2 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_2_net_1 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_2_net_0 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_3_net_7 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_3_net_6 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_3_net_5 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_3_net_4 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_3_net_3 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_3_net_2 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_3_net_1 to tmpOE__SW_net_0
Aliasing tmpOE__Seg_3_net_0 to tmpOE__SW_net_0
Aliasing tmpOE__Com_1_net_3 to tmpOE__SW_net_0
Aliasing tmpOE__Com_1_net_2 to tmpOE__SW_net_0
Aliasing tmpOE__Com_1_net_1 to tmpOE__SW_net_0
Aliasing tmpOE__Com_1_net_0 to tmpOE__SW_net_0
Aliasing tmpOE__Com_2_net_3 to tmpOE__SW_net_0
Aliasing tmpOE__Com_2_net_2 to tmpOE__SW_net_0
Aliasing tmpOE__Com_2_net_1 to tmpOE__SW_net_0
Aliasing tmpOE__Com_2_net_0 to tmpOE__SW_net_0
Aliasing tmpOE__Com_3_net_3 to tmpOE__SW_net_0
Aliasing tmpOE__Com_3_net_2 to tmpOE__SW_net_0
Aliasing tmpOE__Com_3_net_1 to tmpOE__SW_net_0
Aliasing tmpOE__Com_3_net_0 to tmpOE__SW_net_0
Removing Lhs of wire one[6] = tmpOE__SW_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[9] = tmpOE__SW_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[10] = tmpOE__SW_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[11] = tmpOE__SW_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[12] = tmpOE__SW_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[13] = tmpOE__SW_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[14] = tmpOE__SW_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[15] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__SW2_net_0[33] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_7[39] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_6[40] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_5[41] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_4[42] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_3[43] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_2[44] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_1[45] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_0[46] = tmpOE__SW_net_0[1]
Removing Rhs of wire Net_30_7[47] = \Driver:segments_7\[100]
Removing Rhs of wire Net_30_7[47] = \Driver:Seg_Driver_L:control_out_7\[101]
Removing Rhs of wire Net_30_7[47] = \Driver:Seg_Driver_L:control_7\[117]
Removing Rhs of wire Net_30_6[48] = \Driver:segments_6\[102]
Removing Rhs of wire Net_30_6[48] = \Driver:Seg_Driver_L:control_out_6\[103]
Removing Rhs of wire Net_30_6[48] = \Driver:Seg_Driver_L:control_6\[118]
Removing Rhs of wire Net_30_5[49] = \Driver:segments_5\[104]
Removing Rhs of wire Net_30_5[49] = \Driver:Seg_Driver_L:control_out_5\[105]
Removing Rhs of wire Net_30_5[49] = \Driver:Seg_Driver_L:control_5\[119]
Removing Rhs of wire Net_30_4[50] = \Driver:segments_4\[106]
Removing Rhs of wire Net_30_4[50] = \Driver:Seg_Driver_L:control_out_4\[107]
Removing Rhs of wire Net_30_4[50] = \Driver:Seg_Driver_L:control_4\[120]
Removing Rhs of wire Net_30_3[51] = \Driver:segments_3\[108]
Removing Rhs of wire Net_30_3[51] = \Driver:Seg_Driver_L:control_out_3\[109]
Removing Rhs of wire Net_30_3[51] = \Driver:Seg_Driver_L:control_3\[121]
Removing Rhs of wire Net_30_2[52] = \Driver:segments_2\[110]
Removing Rhs of wire Net_30_2[52] = \Driver:Seg_Driver_L:control_out_2\[111]
Removing Rhs of wire Net_30_2[52] = \Driver:Seg_Driver_L:control_2\[122]
Removing Rhs of wire Net_30_1[53] = \Driver:segments_1\[112]
Removing Rhs of wire Net_30_1[53] = \Driver:Seg_Driver_L:control_out_1\[113]
Removing Rhs of wire Net_30_1[53] = \Driver:Seg_Driver_L:control_1\[123]
Removing Rhs of wire Net_30_0[54] = \Driver:segments_0\[114]
Removing Rhs of wire Net_30_0[54] = \Driver:Seg_Driver_L:control_out_0\[115]
Removing Rhs of wire Net_30_0[54] = \Driver:Seg_Driver_L:control_0\[124]
Removing Lhs of wire tmpOE__Com_net_3[74] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_net_2[75] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_net_1[76] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_net_0[77] = tmpOE__SW_net_0[1]
Removing Rhs of wire Net_31_3[78] = \Driver:common_3\[135]
Removing Rhs of wire Net_31_3[78] = \Driver:Com_Driver:control_out_3\[136]
Removing Rhs of wire Net_31_3[78] = \Driver:Com_Driver:control_3\[148]
Removing Rhs of wire Net_31_2[79] = \Driver:common_2\[137]
Removing Rhs of wire Net_31_2[79] = \Driver:Com_Driver:control_out_2\[138]
Removing Rhs of wire Net_31_2[79] = \Driver:Com_Driver:control_2\[149]
Removing Rhs of wire Net_31_1[80] = \Driver:common_1\[139]
Removing Rhs of wire Net_31_1[80] = \Driver:Com_Driver:control_out_1\[140]
Removing Rhs of wire Net_31_1[80] = \Driver:Com_Driver:control_1\[150]
Removing Rhs of wire Net_31_0[81] = \Driver:common_0\[141]
Removing Rhs of wire Net_31_0[81] = \Driver:Com_Driver:control_out_0\[142]
Removing Rhs of wire Net_31_0[81] = \Driver:Com_Driver:control_0\[151]
Removing Lhs of wire \Driver:Net_855\[94] = \Driver:Net_1501\[93]
Removing Lhs of wire \Driver:trigDMA\[95] = \Driver:Net_1501\[93]
Removing Lhs of wire \Driver:Seg_Driver_L:clk\[98] = zero[2]
Removing Lhs of wire \Driver:Seg_Driver_L:rst\[99] = zero[2]
Removing Lhs of wire \Driver:Com_Driver:clk\[125] = zero[2]
Removing Lhs of wire \Driver:Com_Driver:rst\[126] = zero[2]
Removing Lhs of wire \Driver:Net_1418\[156] = \Driver:Net_1405\[154]
Removing Lhs of wire \Driver:Net_1416\[158] = \Driver:Net_1501\[93]
Removing Lhs of wire \Driver1:Net_855\[201] = \Driver1:Net_1501\[200]
Removing Lhs of wire \Driver1:trigDMA\[202] = \Driver1:Net_1501\[200]
Removing Lhs of wire \Driver1:Seg_Driver_L:clk\[205] = zero[2]
Removing Lhs of wire \Driver1:Seg_Driver_L:rst\[206] = zero[2]
Removing Rhs of wire \Driver1:segments_7\[207] = \Driver1:Seg_Driver_L:control_out_7\[208]
Removing Rhs of wire \Driver1:segments_7\[207] = \Driver1:Seg_Driver_L:control_7\[224]
Removing Rhs of wire \Driver1:segments_6\[209] = \Driver1:Seg_Driver_L:control_out_6\[210]
Removing Rhs of wire \Driver1:segments_6\[209] = \Driver1:Seg_Driver_L:control_6\[225]
Removing Rhs of wire \Driver1:segments_5\[211] = \Driver1:Seg_Driver_L:control_out_5\[212]
Removing Rhs of wire \Driver1:segments_5\[211] = \Driver1:Seg_Driver_L:control_5\[226]
Removing Rhs of wire \Driver1:segments_4\[213] = \Driver1:Seg_Driver_L:control_out_4\[214]
Removing Rhs of wire \Driver1:segments_4\[213] = \Driver1:Seg_Driver_L:control_4\[227]
Removing Rhs of wire \Driver1:segments_3\[215] = \Driver1:Seg_Driver_L:control_out_3\[216]
Removing Rhs of wire \Driver1:segments_3\[215] = \Driver1:Seg_Driver_L:control_3\[228]
Removing Rhs of wire \Driver1:segments_2\[217] = \Driver1:Seg_Driver_L:control_out_2\[218]
Removing Rhs of wire \Driver1:segments_2\[217] = \Driver1:Seg_Driver_L:control_2\[229]
Removing Rhs of wire \Driver1:segments_1\[219] = \Driver1:Seg_Driver_L:control_out_1\[220]
Removing Rhs of wire \Driver1:segments_1\[219] = \Driver1:Seg_Driver_L:control_1\[230]
Removing Rhs of wire \Driver1:segments_0\[221] = \Driver1:Seg_Driver_L:control_out_0\[222]
Removing Rhs of wire \Driver1:segments_0\[221] = \Driver1:Seg_Driver_L:control_0\[231]
Removing Lhs of wire \Driver1:Com_Driver:clk\[232] = zero[2]
Removing Lhs of wire \Driver1:Com_Driver:rst\[233] = zero[2]
Removing Rhs of wire \Driver1:common_3\[242] = \Driver1:Com_Driver:control_out_3\[243]
Removing Rhs of wire \Driver1:common_3\[242] = \Driver1:Com_Driver:control_3\[255]
Removing Rhs of wire \Driver1:common_2\[244] = \Driver1:Com_Driver:control_out_2\[245]
Removing Rhs of wire \Driver1:common_2\[244] = \Driver1:Com_Driver:control_2\[256]
Removing Rhs of wire \Driver1:common_1\[246] = \Driver1:Com_Driver:control_out_1\[247]
Removing Rhs of wire \Driver1:common_1\[246] = \Driver1:Com_Driver:control_1\[257]
Removing Rhs of wire \Driver1:common_0\[248] = \Driver1:Com_Driver:control_out_0\[249]
Removing Rhs of wire \Driver1:common_0\[248] = \Driver1:Com_Driver:control_0\[258]
Removing Lhs of wire \Driver1:Net_1418\[263] = \Driver1:Net_1405\[261]
Removing Lhs of wire \Driver1:Net_1416\[265] = \Driver1:Net_1501\[200]
Removing Rhs of wire Net_37_7[302] = \Driver1:segments_7\[207]
Removing Rhs of wire Net_37_6[303] = \Driver1:segments_6\[209]
Removing Rhs of wire Net_37_5[304] = \Driver1:segments_5\[211]
Removing Rhs of wire Net_37_4[305] = \Driver1:segments_4\[213]
Removing Rhs of wire Net_37_3[306] = \Driver1:segments_3\[215]
Removing Rhs of wire Net_37_2[307] = \Driver1:segments_2\[217]
Removing Rhs of wire Net_37_1[308] = \Driver1:segments_1\[219]
Removing Rhs of wire Net_37_0[309] = \Driver1:segments_0\[221]
Removing Rhs of wire Net_38_3[314] = \Driver1:common_3\[242]
Removing Rhs of wire Net_38_2[315] = \Driver1:common_2\[244]
Removing Rhs of wire Net_38_1[316] = \Driver1:common_1\[246]
Removing Rhs of wire Net_38_0[317] = \Driver1:common_0\[248]
Removing Lhs of wire \Driver2:Net_855\[320] = \Driver2:Net_1501\[319]
Removing Lhs of wire \Driver2:trigDMA\[321] = \Driver2:Net_1501\[319]
Removing Lhs of wire \Driver2:Seg_Driver_L:clk\[324] = zero[2]
Removing Lhs of wire \Driver2:Seg_Driver_L:rst\[325] = zero[2]
Removing Rhs of wire \Driver2:segments_7\[326] = \Driver2:Seg_Driver_L:control_out_7\[327]
Removing Rhs of wire \Driver2:segments_7\[326] = \Driver2:Seg_Driver_L:control_7\[343]
Removing Rhs of wire \Driver2:segments_6\[328] = \Driver2:Seg_Driver_L:control_out_6\[329]
Removing Rhs of wire \Driver2:segments_6\[328] = \Driver2:Seg_Driver_L:control_6\[344]
Removing Rhs of wire \Driver2:segments_5\[330] = \Driver2:Seg_Driver_L:control_out_5\[331]
Removing Rhs of wire \Driver2:segments_5\[330] = \Driver2:Seg_Driver_L:control_5\[345]
Removing Rhs of wire \Driver2:segments_4\[332] = \Driver2:Seg_Driver_L:control_out_4\[333]
Removing Rhs of wire \Driver2:segments_4\[332] = \Driver2:Seg_Driver_L:control_4\[346]
Removing Rhs of wire \Driver2:segments_3\[334] = \Driver2:Seg_Driver_L:control_out_3\[335]
Removing Rhs of wire \Driver2:segments_3\[334] = \Driver2:Seg_Driver_L:control_3\[347]
Removing Rhs of wire \Driver2:segments_2\[336] = \Driver2:Seg_Driver_L:control_out_2\[337]
Removing Rhs of wire \Driver2:segments_2\[336] = \Driver2:Seg_Driver_L:control_2\[348]
Removing Rhs of wire \Driver2:segments_1\[338] = \Driver2:Seg_Driver_L:control_out_1\[339]
Removing Rhs of wire \Driver2:segments_1\[338] = \Driver2:Seg_Driver_L:control_1\[349]
Removing Rhs of wire \Driver2:segments_0\[340] = \Driver2:Seg_Driver_L:control_out_0\[341]
Removing Rhs of wire \Driver2:segments_0\[340] = \Driver2:Seg_Driver_L:control_0\[350]
Removing Lhs of wire \Driver2:Com_Driver:clk\[351] = zero[2]
Removing Lhs of wire \Driver2:Com_Driver:rst\[352] = zero[2]
Removing Rhs of wire \Driver2:common_3\[361] = \Driver2:Com_Driver:control_out_3\[362]
Removing Rhs of wire \Driver2:common_3\[361] = \Driver2:Com_Driver:control_3\[374]
Removing Rhs of wire \Driver2:common_2\[363] = \Driver2:Com_Driver:control_out_2\[364]
Removing Rhs of wire \Driver2:common_2\[363] = \Driver2:Com_Driver:control_2\[375]
Removing Rhs of wire \Driver2:common_1\[365] = \Driver2:Com_Driver:control_out_1\[366]
Removing Rhs of wire \Driver2:common_1\[365] = \Driver2:Com_Driver:control_1\[376]
Removing Rhs of wire \Driver2:common_0\[367] = \Driver2:Com_Driver:control_out_0\[368]
Removing Rhs of wire \Driver2:common_0\[367] = \Driver2:Com_Driver:control_0\[377]
Removing Lhs of wire \Driver2:Net_1418\[382] = \Driver2:Net_1405\[380]
Removing Lhs of wire \Driver2:Net_1416\[384] = \Driver2:Net_1501\[319]
Removing Rhs of wire Net_40_7[421] = \Driver2:segments_7\[326]
Removing Rhs of wire Net_40_6[422] = \Driver2:segments_6\[328]
Removing Rhs of wire Net_40_5[423] = \Driver2:segments_5\[330]
Removing Rhs of wire Net_40_4[424] = \Driver2:segments_4\[332]
Removing Rhs of wire Net_40_3[425] = \Driver2:segments_3\[334]
Removing Rhs of wire Net_40_2[426] = \Driver2:segments_2\[336]
Removing Rhs of wire Net_40_1[427] = \Driver2:segments_1\[338]
Removing Rhs of wire Net_40_0[428] = \Driver2:segments_0\[340]
Removing Rhs of wire Net_41_3[433] = \Driver2:common_3\[361]
Removing Rhs of wire Net_41_2[434] = \Driver2:common_2\[363]
Removing Rhs of wire Net_41_1[435] = \Driver2:common_1\[365]
Removing Rhs of wire Net_41_0[436] = \Driver2:common_0\[367]
Removing Lhs of wire \Driver3:Net_855\[439] = \Driver3:Net_1501\[438]
Removing Lhs of wire \Driver3:trigDMA\[440] = \Driver3:Net_1501\[438]
Removing Lhs of wire \Driver3:Seg_Driver_L:clk\[443] = zero[2]
Removing Lhs of wire \Driver3:Seg_Driver_L:rst\[444] = zero[2]
Removing Rhs of wire \Driver3:segments_7\[445] = \Driver3:Seg_Driver_L:control_out_7\[446]
Removing Rhs of wire \Driver3:segments_7\[445] = \Driver3:Seg_Driver_L:control_7\[462]
Removing Rhs of wire \Driver3:segments_6\[447] = \Driver3:Seg_Driver_L:control_out_6\[448]
Removing Rhs of wire \Driver3:segments_6\[447] = \Driver3:Seg_Driver_L:control_6\[463]
Removing Rhs of wire \Driver3:segments_5\[449] = \Driver3:Seg_Driver_L:control_out_5\[450]
Removing Rhs of wire \Driver3:segments_5\[449] = \Driver3:Seg_Driver_L:control_5\[464]
Removing Rhs of wire \Driver3:segments_4\[451] = \Driver3:Seg_Driver_L:control_out_4\[452]
Removing Rhs of wire \Driver3:segments_4\[451] = \Driver3:Seg_Driver_L:control_4\[465]
Removing Rhs of wire \Driver3:segments_3\[453] = \Driver3:Seg_Driver_L:control_out_3\[454]
Removing Rhs of wire \Driver3:segments_3\[453] = \Driver3:Seg_Driver_L:control_3\[466]
Removing Rhs of wire \Driver3:segments_2\[455] = \Driver3:Seg_Driver_L:control_out_2\[456]
Removing Rhs of wire \Driver3:segments_2\[455] = \Driver3:Seg_Driver_L:control_2\[467]
Removing Rhs of wire \Driver3:segments_1\[457] = \Driver3:Seg_Driver_L:control_out_1\[458]
Removing Rhs of wire \Driver3:segments_1\[457] = \Driver3:Seg_Driver_L:control_1\[468]
Removing Rhs of wire \Driver3:segments_0\[459] = \Driver3:Seg_Driver_L:control_out_0\[460]
Removing Rhs of wire \Driver3:segments_0\[459] = \Driver3:Seg_Driver_L:control_0\[469]
Removing Lhs of wire \Driver3:Com_Driver:clk\[470] = zero[2]
Removing Lhs of wire \Driver3:Com_Driver:rst\[471] = zero[2]
Removing Rhs of wire \Driver3:common_3\[480] = \Driver3:Com_Driver:control_out_3\[481]
Removing Rhs of wire \Driver3:common_3\[480] = \Driver3:Com_Driver:control_3\[493]
Removing Rhs of wire \Driver3:common_2\[482] = \Driver3:Com_Driver:control_out_2\[483]
Removing Rhs of wire \Driver3:common_2\[482] = \Driver3:Com_Driver:control_2\[494]
Removing Rhs of wire \Driver3:common_1\[484] = \Driver3:Com_Driver:control_out_1\[485]
Removing Rhs of wire \Driver3:common_1\[484] = \Driver3:Com_Driver:control_1\[495]
Removing Rhs of wire \Driver3:common_0\[486] = \Driver3:Com_Driver:control_out_0\[487]
Removing Rhs of wire \Driver3:common_0\[486] = \Driver3:Com_Driver:control_0\[496]
Removing Lhs of wire \Driver3:Net_1418\[501] = \Driver3:Net_1405\[499]
Removing Lhs of wire \Driver3:Net_1416\[503] = \Driver3:Net_1501\[438]
Removing Rhs of wire Net_43_7[540] = \Driver3:segments_7\[445]
Removing Rhs of wire Net_43_6[541] = \Driver3:segments_6\[447]
Removing Rhs of wire Net_43_5[542] = \Driver3:segments_5\[449]
Removing Rhs of wire Net_43_4[543] = \Driver3:segments_4\[451]
Removing Rhs of wire Net_43_3[544] = \Driver3:segments_3\[453]
Removing Rhs of wire Net_43_2[545] = \Driver3:segments_2\[455]
Removing Rhs of wire Net_43_1[546] = \Driver3:segments_1\[457]
Removing Rhs of wire Net_43_0[547] = \Driver3:segments_0\[459]
Removing Rhs of wire Net_44_3[552] = \Driver3:common_3\[480]
Removing Rhs of wire Net_44_2[553] = \Driver3:common_2\[482]
Removing Rhs of wire Net_44_1[554] = \Driver3:common_1\[484]
Removing Rhs of wire Net_44_0[555] = \Driver3:common_0\[486]
Removing Lhs of wire tmpOE__Seg_1_net_7[557] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_1_net_6[558] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_1_net_5[559] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_1_net_4[560] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_1_net_3[561] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_1_net_2[562] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_1_net_1[563] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_1_net_0[564] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_2_net_7[584] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_2_net_6[585] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_2_net_5[586] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_2_net_4[587] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_2_net_3[588] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_2_net_2[589] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_2_net_1[590] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_2_net_0[591] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_3_net_7[611] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_3_net_6[612] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_3_net_5[613] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_3_net_4[614] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_3_net_3[615] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_3_net_2[616] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_3_net_1[617] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Seg_3_net_0[618] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_1_net_3[638] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_1_net_2[639] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_1_net_1[640] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_1_net_0[641] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_2_net_3[653] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_2_net_2[654] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_2_net_1[655] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_2_net_0[656] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_3_net_3[668] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_3_net_2[669] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_3_net_1[670] = tmpOE__SW_net_0[1]
Removing Lhs of wire tmpOE__Com_3_net_0[671] = tmpOE__SW_net_0[1]

------------------------------------------------------
Aliased 0 equations, 233 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\tmj32\Documents\TCNJ\Current Sem5\Finalproj\Workspace01\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.610ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 05 December 2019 18:01:50
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tmj32\Documents\TCNJ\Current Sem5\Finalproj\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock Driver_BUS_CLK to clock BUS_CLK because it is a pass-through
Assigning clock Driver1_BUS_CLK to clock BUS_CLK because it is a pass-through
Assigning clock Driver2_BUS_CLK to clock BUS_CLK because it is a pass-through
Assigning clock Driver3_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Driver3_ClkInternal'. Fanout=1, Signal=\Driver3:Net_1501\
    Digital Clock 1: Automatic-assigning  clock 'Driver_ClkInternal'. Fanout=1, Signal=\Driver:Net_1501\
    Digital Clock 2: Automatic-assigning  clock 'Driver2_ClkInternal'. Fanout=1, Signal=\Driver2:Net_1501\
    Digital Clock 3: Automatic-assigning  clock 'Driver1_ClkInternal'. Fanout=1, Signal=\Driver1:Net_1501\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
ADD: pft.M0040: information: The following 20 pin(s) will be assigned a location by the fitter: \LCD:LCDPort(0)\, \LCD:LCDPort(1)\, \LCD:LCDPort(2)\, \LCD:LCDPort(3)\, \LCD:LCDPort(4)\, \LCD:LCDPort(5)\, \LCD:LCDPort(6)\, Seg_2(0), Seg_2(1), Seg_2(3), Seg_2(4), Seg_2(5), Seg_2(6), Seg_2(7), Seg_3(0), Seg_3(3), Seg_3(4), Seg_3(5), Seg_3(6), Seg_3(7)

<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW(0)__PA ,
            pad => SW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(0)__PA ,
            pin_input => Net_30_0 ,
            pad => Seg(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(1)__PA ,
            pin_input => Net_30_1 ,
            pad => Seg(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(2)__PA ,
            pin_input => Net_30_2 ,
            pad => Seg(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(3)__PA ,
            pin_input => Net_30_3 ,
            pad => Seg(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(4)__PA ,
            pin_input => Net_30_4 ,
            pad => Seg(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(5)__PA ,
            pin_input => Net_30_5 ,
            pad => Seg(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(6)__PA ,
            pin_input => Net_30_6 ,
            pad => Seg(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(7)__PA ,
            pin_input => Net_30_7 ,
            pad => Seg(7)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(0)__PA ,
            pin_input => Net_31_0 ,
            pad => Com(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(1)__PA ,
            pin_input => Net_31_1 ,
            pad => Com(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(2)__PA ,
            pin_input => Net_31_2 ,
            pad => Com(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(3)__PA ,
            pin_input => Net_31_3 ,
            pad => Com(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(0)__PA ,
            pin_input => Net_37_0 ,
            pad => Seg_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(1)__PA ,
            pin_input => Net_37_1 ,
            pad => Seg_1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_1(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(2)__PA ,
            pin_input => Net_37_2 ,
            pad => Seg_1(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_1(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(3)__PA ,
            pin_input => Net_37_3 ,
            pad => Seg_1(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_1(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(4)__PA ,
            pin_input => Net_37_4 ,
            pad => Seg_1(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_1(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(5)__PA ,
            pin_input => Net_37_5 ,
            pad => Seg_1(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_1(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(6)__PA ,
            pin_input => Net_37_6 ,
            pad => Seg_1(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_1(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(7)__PA ,
            pin_input => Net_37_7 ,
            pad => Seg_1(7)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_2(0)__PA ,
            pin_input => Net_40_0 ,
            pad => Seg_2(0)_PAD );

    Pin : Name = Seg_2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_2(1)__PA ,
            pin_input => Net_40_1 ,
            pad => Seg_2(1)_PAD );

    Pin : Name = Seg_2(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_2(2)__PA ,
            pin_input => Net_40_2 ,
            pad => Seg_2(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_2(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_2(3)__PA ,
            pin_input => Net_40_3 ,
            pad => Seg_2(3)_PAD );

    Pin : Name = Seg_2(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_2(4)__PA ,
            pin_input => Net_40_4 ,
            pad => Seg_2(4)_PAD );

    Pin : Name = Seg_2(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_2(5)__PA ,
            pin_input => Net_40_5 ,
            pad => Seg_2(5)_PAD );

    Pin : Name = Seg_2(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_2(6)__PA ,
            pin_input => Net_40_6 ,
            pad => Seg_2(6)_PAD );

    Pin : Name = Seg_2(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_2(7)__PA ,
            pin_input => Net_40_7 ,
            pad => Seg_2(7)_PAD );

    Pin : Name = Seg_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_3(0)__PA ,
            pin_input => Net_43_0 ,
            pad => Seg_3(0)_PAD );

    Pin : Name = Seg_3(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_3(1)__PA ,
            pin_input => Net_43_1 ,
            pad => Seg_3(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_3(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_3(2)__PA ,
            pin_input => Net_43_2 ,
            pad => Seg_3(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_3(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_3(3)__PA ,
            pin_input => Net_43_3 ,
            pad => Seg_3(3)_PAD );

    Pin : Name = Seg_3(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_3(4)__PA ,
            pin_input => Net_43_4 ,
            pad => Seg_3(4)_PAD );

    Pin : Name = Seg_3(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_3(5)__PA ,
            pin_input => Net_43_5 ,
            pad => Seg_3(5)_PAD );

    Pin : Name = Seg_3(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_3(6)__PA ,
            pin_input => Net_43_6 ,
            pad => Seg_3(6)_PAD );

    Pin : Name = Seg_3(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_3(7)__PA ,
            pin_input => Net_43_7 ,
            pad => Seg_3(7)_PAD );

    Pin : Name = Com_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com_1(0)__PA ,
            pin_input => Net_38_0 ,
            pad => Com_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Com_1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com_1(1)__PA ,
            pin_input => Net_38_1 ,
            pad => Com_1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Com_1(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com_1(2)__PA ,
            pin_input => Net_38_2 ,
            pad => Com_1(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Com_1(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com_1(3)__PA ,
            pin_input => Net_38_3 ,
            pad => Com_1(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Com_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com_2(0)__PA ,
            pin_input => Net_41_0 ,
            pad => Com_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Com_2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com_2(1)__PA ,
            pin_input => Net_41_1 ,
            pad => Com_2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Com_2(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com_2(2)__PA ,
            pin_input => Net_41_2 ,
            pad => Com_2(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Com_2(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com_2(3)__PA ,
            pin_input => Net_41_3 ,
            pad => Com_2(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Com_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com_3(0)__PA ,
            pin_input => Net_44_0 ,
            pad => Com_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Com_3(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com_3(1)__PA ,
            pin_input => Net_44_1 ,
            pad => Com_3(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Com_3(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com_3(2)__PA ,
            pin_input => Net_44_2 ,
            pad => Com_3(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Com_3(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com_3(3)__PA ,
            pin_input => Net_44_3 ,
            pad => Com_3(3)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Driver:Net_1332\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Driver:Net_1352\ * \Driver:Net_1501_local\
            + \Driver:Net_1352\ * !\Driver:Net_1501_local\
        );
        Output = \Driver:Net_1332\ (fanout=1)

    MacroCell: Name=\Driver1:Net_1332\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Driver1:Net_1352\ * \Driver1:Net_1501_local\
            + \Driver1:Net_1352\ * !\Driver1:Net_1501_local\
        );
        Output = \Driver1:Net_1332\ (fanout=1)

    MacroCell: Name=\Driver2:Net_1332\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Driver2:Net_1352\ * \Driver2:Net_1501_local\
            + \Driver2:Net_1352\ * !\Driver2:Net_1501_local\
        );
        Output = \Driver2:Net_1332\ (fanout=1)

    MacroCell: Name=\Driver3:Net_1332\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Driver3:Net_1352\ * \Driver3:Net_1501_local\
            + \Driver3:Net_1352\ * !\Driver3:Net_1501_local\
        );
        Output = \Driver3:Net_1332\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Driver:Seg_Driver_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_30_7 ,
            control_6 => Net_30_6 ,
            control_5 => Net_30_5 ,
            control_4 => Net_30_4 ,
            control_3 => Net_30_3 ,
            control_2 => Net_30_2 ,
            control_1 => Net_30_1 ,
            control_0 => Net_30_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Driver:Com_Driver:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Driver:Com_Driver:control_7\ ,
            control_6 => \Driver:Com_Driver:control_6\ ,
            control_5 => \Driver:Com_Driver:control_5\ ,
            control_4 => \Driver:Com_Driver:control_4\ ,
            control_3 => Net_31_3 ,
            control_2 => Net_31_2 ,
            control_1 => Net_31_1 ,
            control_0 => Net_31_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Driver1:Seg_Driver_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_37_7 ,
            control_6 => Net_37_6 ,
            control_5 => Net_37_5 ,
            control_4 => Net_37_4 ,
            control_3 => Net_37_3 ,
            control_2 => Net_37_2 ,
            control_1 => Net_37_1 ,
            control_0 => Net_37_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Driver1:Com_Driver:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Driver1:Com_Driver:control_7\ ,
            control_6 => \Driver1:Com_Driver:control_6\ ,
            control_5 => \Driver1:Com_Driver:control_5\ ,
            control_4 => \Driver1:Com_Driver:control_4\ ,
            control_3 => Net_38_3 ,
            control_2 => Net_38_2 ,
            control_1 => Net_38_1 ,
            control_0 => Net_38_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Driver2:Seg_Driver_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_40_7 ,
            control_6 => Net_40_6 ,
            control_5 => Net_40_5 ,
            control_4 => Net_40_4 ,
            control_3 => Net_40_3 ,
            control_2 => Net_40_2 ,
            control_1 => Net_40_1 ,
            control_0 => Net_40_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Driver2:Com_Driver:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Driver2:Com_Driver:control_7\ ,
            control_6 => \Driver2:Com_Driver:control_6\ ,
            control_5 => \Driver2:Com_Driver:control_5\ ,
            control_4 => \Driver2:Com_Driver:control_4\ ,
            control_3 => Net_41_3 ,
            control_2 => Net_41_2 ,
            control_1 => Net_41_1 ,
            control_0 => Net_41_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Driver3:Seg_Driver_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_43_7 ,
            control_6 => Net_43_6 ,
            control_5 => Net_43_5 ,
            control_4 => Net_43_4 ,
            control_3 => Net_43_3 ,
            control_2 => Net_43_2 ,
            control_1 => Net_43_1 ,
            control_0 => Net_43_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Driver3:Com_Driver:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Driver3:Com_Driver:control_7\ ,
            control_6 => \Driver3:Com_Driver:control_6\ ,
            control_5 => \Driver3:Com_Driver:control_5\ ,
            control_4 => \Driver3:Com_Driver:control_4\ ,
            control_3 => Net_44_3 ,
            control_2 => Net_44_2 ,
            control_1 => Net_44_1 ,
            control_0 => Net_44_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\Driver:DMA_Com\
        PORT MAP (
            dmareq => \Driver:Net_1332\ ,
            termin => zero ,
            termout => \Driver:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\Driver:DMA_Seg\
        PORT MAP (
            dmareq => \Driver:Net_1405\ ,
            termin => zero ,
            termout => \Driver:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\Driver1:DMA_Com\
        PORT MAP (
            dmareq => \Driver1:Net_1332\ ,
            termin => zero ,
            termout => \Driver1:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\Driver1:DMA_Seg\
        PORT MAP (
            dmareq => \Driver1:Net_1405\ ,
            termin => zero ,
            termout => \Driver1:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\Driver2:DMA_Com\
        PORT MAP (
            dmareq => \Driver2:Net_1332\ ,
            termin => zero ,
            termout => \Driver2:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\Driver2:DMA_Seg\
        PORT MAP (
            dmareq => \Driver2:Net_1405\ ,
            termin => zero ,
            termout => \Driver2:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\Driver3:DMA_Com\
        PORT MAP (
            dmareq => \Driver3:Net_1332\ ,
            termin => zero ,
            termout => \Driver3:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\Driver3:DMA_Seg\
        PORT MAP (
            dmareq => \Driver3:Net_1405\ ,
            termin => zero ,
            termout => \Driver3:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   60 :   12 :   72 : 83.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    8 :   16 :   24 : 33.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    4 :  188 :  192 :  2.08 %
  Unique P-terms              :    8 :  376 :  384 :  2.08 %
  Total P-terms               :    8 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    8 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.116ms
Tech Mapping phase: Elapsed time ==> 0s.181ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(5)][IoId=(0)] : Com(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Com(1) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Com(2) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : Com(3) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Com_1(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Com_1(1) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Com_1(2) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Com_1(3) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Com_2(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Com_2(1) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Com_2(2) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Com_2(3) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Com_3(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Com_3(1) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Com_3(2) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Com_3(3) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : SW(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SW2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Seg(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Seg(1) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Seg(2) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Seg(3) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Seg(4) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Seg(5) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Seg(6) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Seg(7) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Seg_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Seg_1(1) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Seg_1(2) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Seg_1(3) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Seg_1(4) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Seg_1(5) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Seg_1(6) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Seg_1(7) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Seg_2(2) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Seg_3(1) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Seg_3(2) (fixed)
Analog Placement phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.267ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.00
                   Pterms :            2.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.083ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       1.00 :       0.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
controlcell: Name =\Driver3:Seg_Driver_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_43_7 ,
        control_6 => Net_43_6 ,
        control_5 => Net_43_5 ,
        control_4 => Net_43_4 ,
        control_3 => Net_43_3 ,
        control_2 => Net_43_2 ,
        control_1 => Net_43_1 ,
        control_0 => Net_43_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
controlcell: Name =\Driver:Com_Driver:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Driver:Com_Driver:control_7\ ,
        control_6 => \Driver:Com_Driver:control_6\ ,
        control_5 => \Driver:Com_Driver:control_5\ ,
        control_4 => \Driver:Com_Driver:control_4\ ,
        control_3 => Net_31_3 ,
        control_2 => Net_31_2 ,
        control_1 => Net_31_1 ,
        control_0 => Net_31_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Driver2:Net_1332\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Driver2:Net_1352\ * \Driver2:Net_1501_local\
            + \Driver2:Net_1352\ * !\Driver2:Net_1501_local\
        );
        Output = \Driver2:Net_1332\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Driver3:Com_Driver:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Driver3:Com_Driver:control_7\ ,
        control_6 => \Driver3:Com_Driver:control_6\ ,
        control_5 => \Driver3:Com_Driver:control_5\ ,
        control_4 => \Driver3:Com_Driver:control_4\ ,
        control_3 => Net_44_3 ,
        control_2 => Net_44_2 ,
        control_1 => Net_44_1 ,
        control_0 => Net_44_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Driver1:Net_1332\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Driver1:Net_1352\ * \Driver1:Net_1501_local\
            + \Driver1:Net_1352\ * !\Driver1:Net_1501_local\
        );
        Output = \Driver1:Net_1332\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Driver2:Seg_Driver_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_40_7 ,
        control_6 => Net_40_6 ,
        control_5 => Net_40_5 ,
        control_4 => Net_40_4 ,
        control_3 => Net_40_3 ,
        control_2 => Net_40_2 ,
        control_1 => Net_40_1 ,
        control_0 => Net_40_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
controlcell: Name =\Driver2:Com_Driver:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Driver2:Com_Driver:control_7\ ,
        control_6 => \Driver2:Com_Driver:control_6\ ,
        control_5 => \Driver2:Com_Driver:control_5\ ,
        control_4 => \Driver2:Com_Driver:control_4\ ,
        control_3 => Net_41_3 ,
        control_2 => Net_41_2 ,
        control_1 => Net_41_1 ,
        control_0 => Net_41_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
controlcell: Name =\Driver1:Com_Driver:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Driver1:Com_Driver:control_7\ ,
        control_6 => \Driver1:Com_Driver:control_6\ ,
        control_5 => \Driver1:Com_Driver:control_5\ ,
        control_4 => \Driver1:Com_Driver:control_4\ ,
        control_3 => Net_38_3 ,
        control_2 => Net_38_2 ,
        control_1 => Net_38_1 ,
        control_0 => Net_38_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Driver:Net_1332\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Driver:Net_1352\ * \Driver:Net_1501_local\
            + \Driver:Net_1352\ * !\Driver:Net_1501_local\
        );
        Output = \Driver:Net_1332\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Driver:Seg_Driver_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_30_7 ,
        control_6 => Net_30_6 ,
        control_5 => Net_30_5 ,
        control_4 => Net_30_4 ,
        control_3 => Net_30_3 ,
        control_2 => Net_30_2 ,
        control_1 => Net_30_1 ,
        control_0 => Net_30_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Driver3:Net_1332\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Driver3:Net_1352\ * \Driver3:Net_1501_local\
            + \Driver3:Net_1352\ * !\Driver3:Net_1501_local\
        );
        Output = \Driver3:Net_1332\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Driver1:Seg_Driver_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_37_7 ,
        control_6 => Net_37_6 ,
        control_5 => Net_37_5 ,
        control_4 => Net_37_4 ,
        control_3 => Net_37_3 ,
        control_2 => Net_37_2 ,
        control_1 => Net_37_1 ,
        control_0 => Net_37_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\Driver1:DMA_Com\
        PORT MAP (
            dmareq => \Driver1:Net_1332\ ,
            termin => zero ,
            termout => \Driver1:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\Driver1:DMA_Seg\
        PORT MAP (
            dmareq => \Driver1:Net_1405\ ,
            termin => zero ,
            termout => \Driver1:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\Driver2:DMA_Com\
        PORT MAP (
            dmareq => \Driver2:Net_1332\ ,
            termin => zero ,
            termout => \Driver2:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\Driver2:DMA_Seg\
        PORT MAP (
            dmareq => \Driver2:Net_1405\ ,
            termin => zero ,
            termout => \Driver2:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =\Driver3:DMA_Com\
        PORT MAP (
            dmareq => \Driver3:Net_1332\ ,
            termin => zero ,
            termout => \Driver3:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(5)] 
    drqcell: Name =\Driver3:DMA_Seg\
        PORT MAP (
            dmareq => \Driver3:Net_1405\ ,
            termin => zero ,
            termout => \Driver3:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(6)] 
    drqcell: Name =\Driver:DMA_Com\
        PORT MAP (
            dmareq => \Driver:Net_1332\ ,
            termin => zero ,
            termout => \Driver:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(7)] 
    drqcell: Name =\Driver:DMA_Seg\
        PORT MAP (
            dmareq => \Driver:Net_1405\ ,
            termin => zero ,
            termout => \Driver:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Seg_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_2(0)__PA ,
        pin_input => Net_40_0 ,
        pad => Seg_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Seg(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(5)__PA ,
        pin_input => Net_30_5 ,
        pad => Seg(5)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Seg(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(6)__PA ,
        pin_input => Net_30_6 ,
        pad => Seg(6)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Seg(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(4)__PA ,
        pin_input => Net_30_4 ,
        pad => Seg(4)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seg(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(3)__PA ,
        pin_input => Net_30_3 ,
        pad => Seg(3)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(0)__PA ,
        pin_input => Net_37_0 ,
        pad => Seg_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg_1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(1)__PA ,
        pin_input => Net_37_1 ,
        pad => Seg_1(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg_1(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(2)__PA ,
        pin_input => Net_37_2 ,
        pad => Seg_1(2)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Seg_2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_2(1)__PA ,
        pin_input => Net_40_1 ,
        pad => Seg_2(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seg_2(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_2(3)__PA ,
        pin_input => Net_40_3 ,
        pad => Seg_2(3)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg_2(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_2(4)__PA ,
        pin_input => Net_40_4 ,
        pad => Seg_2(4)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg_2(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_2(5)__PA ,
        pin_input => Net_40_5 ,
        pad => Seg_2(5)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg_2(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_2(6)__PA ,
        pin_input => Net_40_6 ,
        pad => Seg_2(6)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg_2(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_2(7)__PA ,
        pin_input => Net_40_7 ,
        pad => Seg_2(7)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Seg_1(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(7)__PA ,
        pin_input => Net_37_7 ,
        pad => Seg_1(7)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Seg_2(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_2(2)__PA ,
        pin_input => Net_40_2 ,
        pad => Seg_2(2)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Seg_3(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_3(1)__PA ,
        pin_input => Net_43_1 ,
        pad => Seg_3(1)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Seg_3(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_3(2)__PA ,
        pin_input => Net_43_2 ,
        pad => Seg_3(2)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seg_1(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(5)__PA ,
        pin_input => Net_37_5 ,
        pad => Seg_1(5)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg_1(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(6)__PA ,
        pin_input => Net_37_6 ,
        pad => Seg_1(6)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg_1(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(4)__PA ,
        pin_input => Net_37_4 ,
        pad => Seg_1(4)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg_1(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(3)__PA ,
        pin_input => Net_37_3 ,
        pad => Seg_1(3)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Com_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com_2(0)__PA ,
        pin_input => Net_41_0 ,
        pad => Com_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Com_2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com_2(1)__PA ,
        pin_input => Net_41_1 ,
        pad => Com_2(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Com_2(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com_2(2)__PA ,
        pin_input => Net_41_2 ,
        pad => Com_2(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Com_2(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com_2(3)__PA ,
        pin_input => Net_41_3 ,
        pad => Com_2(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Com_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com_3(0)__PA ,
        pin_input => Net_44_0 ,
        pad => Com_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Com_3(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com_3(1)__PA ,
        pin_input => Net_44_1 ,
        pad => Com_3(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Com_3(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com_3(2)__PA ,
        pin_input => Net_44_2 ,
        pad => Com_3(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Com_3(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com_3(3)__PA ,
        pin_input => Net_44_3 ,
        pad => Com_3(3)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Com(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(0)__PA ,
        pin_input => Net_31_0 ,
        pad => Com(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Com(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(1)__PA ,
        pin_input => Net_31_1 ,
        pad => Com(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Com(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(2)__PA ,
        pin_input => Net_31_2 ,
        pad => Com(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Com(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(3)__PA ,
        pin_input => Net_31_3 ,
        pad => Com(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Com_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com_1(0)__PA ,
        pin_input => Net_38_0 ,
        pad => Com_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Com_1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com_1(1)__PA ,
        pin_input => Net_38_1 ,
        pad => Com_1(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Com_1(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com_1(2)__PA ,
        pin_input => Net_38_2 ,
        pad => Com_1(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Com_1(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com_1(3)__PA ,
        pin_input => Net_38_3 ,
        pad => Com_1(3)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Seg(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(2)__PA ,
        pin_input => Net_30_2 ,
        pad => Seg(2)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW(0)__PA ,
        pad => SW(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Seg_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_3(0)__PA ,
        pin_input => Net_43_0 ,
        pad => Seg_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Seg_3(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_3(3)__PA ,
        pin_input => Net_43_3 ,
        pad => Seg_3(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seg_3(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_3(4)__PA ,
        pin_input => Net_43_4 ,
        pad => Seg_3(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg_3(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_3(5)__PA ,
        pin_input => Net_43_5 ,
        pad => Seg_3(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(7)__PA ,
        pin_input => Net_30_7 ,
        pad => Seg(7)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg_3(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_3(6)__PA ,
        pin_input => Net_43_6 ,
        pad => Seg_3(6)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Seg_3(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_3(7)__PA ,
        pin_input => Net_43_7 ,
        pad => Seg_3(7)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(0)__PA ,
        pin_input => Net_30_0 ,
        pad => Seg(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(1)__PA ,
        pin_input => Net_30_1 ,
        pad => Seg(1)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=5]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \Driver3:Net_1501\ ,
            dclk_0 => \Driver3:Net_1501_local\ ,
            dclk_glb_1 => \Driver:Net_1501\ ,
            dclk_1 => \Driver:Net_1501_local\ ,
            dclk_glb_2 => \Driver2:Net_1501\ ,
            dclk_2 => \Driver2:Net_1501_local\ ,
            dclk_glb_3 => \Driver1:Net_1501\ ,
            dclk_3 => \Driver1:Net_1501_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-------------
   0 |   0 |       |      NONE |         CMOS_OUT |         Seg_2(0) | In(Net_40_0)
     |   1 |     * |      NONE |         CMOS_OUT |           Seg(5) | In(Net_30_5)
     |   2 |     * |      NONE |         CMOS_OUT |           Seg(6) | In(Net_30_6)
     |   3 |     * |      NONE |         CMOS_OUT |           Seg(4) | In(Net_30_4)
     |   4 |     * |      NONE |         CMOS_OUT |           Seg(3) | In(Net_30_3)
     |   5 |     * |      NONE |         CMOS_OUT |         Seg_1(0) | In(Net_37_0)
     |   6 |     * |      NONE |         CMOS_OUT |         Seg_1(1) | In(Net_37_1)
     |   7 |     * |      NONE |         CMOS_OUT |         Seg_1(2) | In(Net_37_2)
-----+-----+-------+-----------+------------------+------------------+-------------
   1 |   2 |       |      NONE |         CMOS_OUT |         Seg_2(1) | In(Net_40_1)
     |   4 |       |      NONE |         CMOS_OUT |         Seg_2(3) | In(Net_40_3)
     |   5 |       |      NONE |         CMOS_OUT |         Seg_2(4) | In(Net_40_4)
     |   6 |       |      NONE |         CMOS_OUT |         Seg_2(5) | In(Net_40_5)
     |   7 |       |      NONE |         CMOS_OUT |         Seg_2(6) | In(Net_40_6)
-----+-----+-------+-----------+------------------+------------------+-------------
   2 |   0 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
     |   7 |       |      NONE |         CMOS_OUT |         Seg_2(7) | In(Net_40_7)
-----+-----+-------+-----------+------------------+------------------+-------------
   3 |   0 |     * |      NONE |         CMOS_OUT |         Seg_1(7) | In(Net_37_7)
     |   1 |     * |      NONE |         CMOS_OUT |         Seg_2(2) | In(Net_40_2)
     |   2 |     * |      NONE |         CMOS_OUT |         Seg_3(1) | In(Net_43_1)
     |   3 |     * |      NONE |         CMOS_OUT |         Seg_3(2) | In(Net_43_2)
     |   4 |     * |      NONE |         CMOS_OUT |         Seg_1(5) | In(Net_37_5)
     |   5 |     * |      NONE |         CMOS_OUT |         Seg_1(6) | In(Net_37_6)
     |   6 |     * |      NONE |         CMOS_OUT |         Seg_1(4) | In(Net_37_4)
     |   7 |     * |      NONE |         CMOS_OUT |         Seg_1(3) | In(Net_37_3)
-----+-----+-------+-----------+------------------+------------------+-------------
   4 |   0 |     * |      NONE |         CMOS_OUT |         Com_2(0) | In(Net_41_0)
     |   1 |     * |      NONE |         CMOS_OUT |         Com_2(1) | In(Net_41_1)
     |   2 |     * |      NONE |         CMOS_OUT |         Com_2(2) | In(Net_41_2)
     |   3 |     * |      NONE |         CMOS_OUT |         Com_2(3) | In(Net_41_3)
     |   4 |     * |      NONE |         CMOS_OUT |         Com_3(0) | In(Net_44_0)
     |   5 |     * |      NONE |         CMOS_OUT |         Com_3(1) | In(Net_44_1)
     |   6 |     * |      NONE |         CMOS_OUT |         Com_3(2) | In(Net_44_2)
     |   7 |     * |      NONE |         CMOS_OUT |         Com_3(3) | In(Net_44_3)
-----+-----+-------+-----------+------------------+------------------+-------------
   5 |   0 |     * |      NONE |         CMOS_OUT |           Com(0) | In(Net_31_0)
     |   1 |     * |      NONE |         CMOS_OUT |           Com(1) | In(Net_31_1)
     |   2 |     * |      NONE |         CMOS_OUT |           Com(2) | In(Net_31_2)
     |   3 |     * |      NONE |         CMOS_OUT |           Com(3) | In(Net_31_3)
     |   4 |     * |      NONE |         CMOS_OUT |         Com_1(0) | In(Net_38_0)
     |   5 |     * |      NONE |         CMOS_OUT |         Com_1(1) | In(Net_38_1)
     |   6 |     * |      NONE |         CMOS_OUT |         Com_1(2) | In(Net_38_2)
     |   7 |     * |      NONE |         CMOS_OUT |         Com_1(3) | In(Net_38_3)
-----+-----+-------+-----------+------------------+------------------+-------------
   6 |   0 |     * |      NONE |         CMOS_OUT |           Seg(2) | In(Net_30_2)
     |   1 |     * |      NONE |      RES_PULL_UP |            SW(0) | 
     |   2 |       |      NONE |         CMOS_OUT |         Seg_3(0) | In(Net_43_0)
     |   3 |       |      NONE |         CMOS_OUT |         Seg_3(3) | In(Net_43_3)
     |   4 |       |      NONE |         CMOS_OUT |         Seg_3(4) | In(Net_43_4)
     |   5 |       |      NONE |         CMOS_OUT |         Seg_3(5) | In(Net_43_5)
     |   6 |     * |      NONE |         CMOS_OUT |           Seg(7) | In(Net_30_7)
     |   7 |       |      NONE |         CMOS_OUT |         Seg_3(6) | In(Net_43_6)
-----+-----+-------+-----------+------------------+------------------+-------------
  12 |   0 |       |      NONE |         CMOS_OUT |         Seg_3(7) | In(Net_43_7)
     |   6 |     * |      NONE |         CMOS_OUT |           Seg(0) | In(Net_30_0)
     |   7 |     * |      NONE |         CMOS_OUT |           Seg(1) | In(Net_30_1)
-----+-----+-------+-----------+------------------+------------------+-------------
  15 |   5 |     * |      NONE |      RES_PULL_UP |           SW2(0) | 
-----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.059ms
Digital Placement phase: Elapsed time ==> 1s.326ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.725ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.230ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.329ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.423ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.424ms
API generation phase: Elapsed time ==> 2s.307ms
Dependency generation phase: Elapsed time ==> 0s.028ms
Cleanup phase: Elapsed time ==> 0s.000ms
