WARNING: Default location for XILINX_VIVADO_HLS not found
WARNING: Default location for XILINX_HLS not found
No entry for terminal type "unknown";
using dumb terminal settings.
No entry for terminal type "unknown";
using dumb terminal settings.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

# package require struct::list
# package require struct::set
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter max_loop_limit 1000000;"
# read_vhdl [glob *.\[vV\]\[hH\]\[dD\]]
read_vhdl: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2306.887 ; gain = 0.000 ; free physical = 23401 ; free virtual = 34657
# set_property top "PumaK7Top" [current_fileset]
# auto_detect_xpm
auto_detect_xpm: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2306.887 ; gain = 0.000 ; free physical = 23366 ; free virtual = 34644
# if {[llength [glob -nocomplain *.\[xX\]\[dD\]\[cC\]]] > 0} {
#     set CoreXDCFilesFH [open CoreXDCList.txt r]
#     set xdc_files_xci [split [read $CoreXDCFilesFH] "\n"]
#     close $CoreXDCFilesFH
#     set xdc_files_all [glob *.\[xX\]\[dD\]\[cC\]]
#     set explicit_synthesis_xdc_files {}
#     set explicit_non_synthesis_xdc_files {PumaK7Top_Place.xdc}
#     set xdc_files_not_from_xci [::struct::set difference $xdc_files_all $xdc_files_xci]
#     set xdc_files_source [::struct::set difference $xdc_files_not_from_xci $explicit_non_synthesis_xdc_files]
#     set xdc_files_source [::struct::set union $explicit_synthesis_xdc_files $xdc_files_source]
#     set xdc_files [read_xdc $xdc_files_source]
#     foreach xdc_file $xdc_files_xci {
#         if {[file exists $xdc_file]} {
#             lappend xdc_files [read_xdc -ref [file rootname $xdc_file] $xdc_file]
#         }
#     }
#     set_property PROCESSING_ORDER {LATE} [get_files $xdc_files]
# }
# read_edif [glob *.\[eE\]\[dD\]\[fFnN\]]
# read_edif [glob *.\[eE\]\[dD\]\[iI\]\[fF\]]
# set_msg_config -id "Synth 8-3431" -suppress
# synth_design -keep_equivalent_registers -top "PumaK7Top" -part "xc7k325tffg900-2" -flatten_hierarchy "full"
Command: synth_design -keep_equivalent_registers -top PumaK7Top -part xc7k325tffg900-2 -flatten_hierarchy full
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1822
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2332.965 ; gain = 0.000 ; free physical = 21870 ; free virtual = 33181
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:52155]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:52155]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (2#1) [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:51672]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (4#1) [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:51672]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:66312]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (5#1) [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:66312]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:52141]
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (6#1) [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:52141]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:84453]
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (7#1) [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:84453]
INFO: [Synth 8-6157] synthesizing module 'OBUFTDS' [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:66643]
INFO: [Synth 8-6155] done synthesizing module 'OBUFTDS' (10#1) [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:66643]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_DIFF_OUT' [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:51726]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_DIFF_OUT' (303#1) [/opt/apps/NIFPGA/programs/vivado2021_1/scripts/rt/data/unisim_comp.v:51726]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2438.965 ; gain = 106.000 ; free physical = 21978 ; free virtual = 33592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2456.777 ; gain = 123.812 ; free physical = 22059 ; free virtual = 33703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2456.777 ; gain = 123.812 ; free physical = 22059 ; free virtual = 33703
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2470.652 ; gain = 0.000 ; free physical = 22016 ; free virtual = 33660
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'Osc100IbufG' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
CRITICAL WARNING: [Netlist 29-346] The CLKOUT4_PHASE for PLLE2_ADV (PLLE2_ADVx) is being adjusted from 42.0 to 41.3. The CLKOUT4_PHASE value needs to be in increments of 1/56 the FVCO and/or increments depending on CLKOUT_DIVIDE. Refer to the Clocking Resources User Guide of the device family for details.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:44]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:45]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:76]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:78]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/CpldRegIntfx/TxBlk.TxClkOddr'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:700]
WARNING: [Vivado 12-508] No pins matched '/C'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:705]
INFO: [Timing 38-2] Deriving generated clocks [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:730]
WARNING: [Vivado 12-646] clock 'TxCpldSerClk' not found. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:730]
WARNING: [Vivado 12-646] clock 'TxCpldSerClk' not found. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:734]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/SpiBusIntfx/SpiDeviceIntfx/fLclSpiControl_reg[Cs_n]*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:753]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/SpiBusIntfx/SpiBlk.SpiShiftx/fShiftReg_reg[7]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:755]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/SpiBusIntfx/SpiBlk.SpiShiftx/fSClkOut_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:757]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/PumaFamMgrx/I2CMasterx/BlkCore.fSclOut_reg*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:765]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/PumaFamMgrx/I2CMasterx/BlkCore.fSdaOut_reg*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:766]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/PumaFamMgrx/I2CMasterx/BlkCore.fSmallCnt_reg*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:768]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/PumaFamMgrx/I2CMasterx/BlkCore.fReadBit_reg*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:769]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/I2cBusIntfx/I2cBlk.I2CMasterx/BlkCore.fSclOut_reg*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:771]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/I2cBusIntfx/I2cBlk.I2CMasterx/BlkCore.fSdaOut_reg*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:772]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/I2cBusIntfx/I2cBlk.I2CMasterx/BlkCore.fSmallCnt_reg*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:774]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/I2cBusIntfx/I2cBlk.I2CMasterx/BlkCore.fReadBit_reg*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:775]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/K7RegXingx/*/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:798]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/K7RegXingx/*/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:801]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/K7RegXingx/*/BlkIn.iPushTogglex/DFlopx/*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:804]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/K7RegXingx/*/BlkOut.oPushToggle0_msx/DFlopx/*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:807]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/K7RegXingx/*/BlkOut.oPushToggleToReadyx/DFlopx/*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:810]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/K7RegXingx/*/BlkRdy.iRdyPushToggle_msx/DFlopx/*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:813]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/TdcRegIntfx/TdcPulse/HBx/BlkIn.iLclStoredData*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:848]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/TdcRegIntfx/TdcPulse/HBx/BlkOut.ODataFlop/GenFlops*DFlopx/FDCPEx*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:849]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/TdcRegIntfx/TdcPulse/HBx/BlkIn.iPushToggle*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:852]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/TdcRegIntfx/TdcPulse/HBx/BlkOut.oPushToggle0_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:853]
WARNING: [Vivado 12-180] No cells matched 'G2X?ChinchWithDmaPortBim128x/Gen2X?_Kintex7XilinxCoreDmaPortInternalx/GenericConfigPortx/RegisterInterface.cGpioInput_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:861]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/CpldRegIntfx/RxBlk.rRxFrame_reg*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:882]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/CpldRegIntfx/BusRegBlk.bRxFrame_ms_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:883]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/CpldRegIntfx/RxBlk.rRxData_reg*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:886]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/CpldRegIntfx/BusRegBlk.bRxData_reg*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:887]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/CpldRegIntfx/BusRegBlk.bRxClr_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:890]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/CpldRegIntfx/RxBlk.rRxClr_ms_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:891]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx/DiagramResetFSM.rDiagramResetAssertionErrLoc*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:904]
WARNING: [Vivado 12-180] No cells matched '*ViControlx/DiagramResetAssertionErrBlk.bDiagramResetAssertionErr_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:905]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/PowerAndThermalMonitorx/bThermalPowerInterrupt_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:910]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/PowerAndThermalMonitorx/dThermalPowerInterrupt_ms_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:911]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanin -flat [get_pins -of_objects [get_cells PXIeK7TriggerManagerx/bPxiTrigWtEn_ms* -filter {IS_SEQUENTIAL == TRUE}] -filter {REF_PIN_NAME == D}]] DIRECTION==OUT] -filter IS_SEQUENTIAL==TRUE'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:917]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/TdcRegIntfx/tExpPulseCnt*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:921]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/TdcRegIntfx/bExpPulseCnt_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:922]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/DprRegIntfx/ICAPE2x'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:930]
WARNING: [Vivado 12-507] No nets matched 'PumaK7Window/*DiagramResetx*aDiagramResetLoc*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1025]
WARNING: [Vivado 12-508] No pins matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/GenK7PLL.CalK7Pll/CLKIN1'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1041]
WARNING: [Vivado 12-508] No pins matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/GenK7PLL.CalK7Pll/CLKOUT2'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1042]
WARNING: [Vivado 12-508] No pins matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/GenK7PLL.CalK7Pll/CLKOUT3'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1043]
WARNING: [Vivado 12-508] No pins matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/GenK7PLL.CalK7Pll/CLKOUT4'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1044]
CRITICAL WARNING: [Constraints 18-359] create_generated_clock: can only specify one pin as master pin. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1050]
WARNING: [Vivado 12-646] clock 'DacClkOut' not found. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1103]
WARNING: [Vivado 12-646] clock 'DacClkOut' not found. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1105]
WARNING: [Vivado 12-646] clock 'DacClkOut' not found. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1107]
WARNING: [Vivado 12-646] clock 'DacClkOut' not found. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1109]
WARNING: [Vivado 12-627] No clocks matched 'Bank18OddrClk'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1117]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1117]
WARNING: [Vivado 12-627] No clocks matched 'DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1117]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1117]
WARNING: [Vivado 12-627] No clocks matched 'Bank18OddrClk'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1118]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1118]
WARNING: [Vivado 12-627] No clocks matched 'DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1118]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1118]
WARNING: [Vivado 12-627] No clocks matched 'Bank16OddrClk'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1119]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1119]
WARNING: [Vivado 12-627] No clocks matched 'DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1119]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1119]
WARNING: [Vivado 12-627] No clocks matched 'Bank16OddrClk'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1120]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1120]
WARNING: [Vivado 12-627] No clocks matched 'DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1120]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1120]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1122]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1123]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1124]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1125]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*_ms_reg.*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1131]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells -hier -regexp PumaK7Window/theCLIPs/IO_Module_CLIP0.*_ms_reg.* -filter {IS_SEQUENTIAL == TRUE}] -filter {REF_PIN_NAME == D}'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1132]
WARNING: [Vivado 12-829] No fanin objects found for 'all_fanin -flat [get_pins -of_objects [get_cells -hier -regexp PumaK7Window/theCLIPs/IO_Module_CLIP0.*_ms_reg.* -filter {IS_SEQUENTIAL == TRUE}] -filter {REF_PIN_NAME == D}]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1133]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanin -flat [get_pins -of_objects [get_cells -hier -regexp PumaK7Window/theCLIPs/IO_Module_CLIP0.*_ms_reg.* -filter {IS_SEQUENTIAL == TRUE}] -filter {REF_PIN_NAME == D}]] DIRECTION==OUT] -filter IS_SEQUENTIAL==TRUE'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1133]
WARNING: [Vivado 12-508] No pins matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*_ms.*/Q'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1139]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of [get_pins -hier -regexp PumaK7Window/theCLIPs/IO_Module_CLIP0.*_ms.*/Q]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1139]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [get_nets -of [get_pins -hier -regexp PumaK7Window/theCLIPs/IO_Module_CLIP0.*_ms.*/Q]]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1139]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*cFpgaControl_reg\[1\]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1148]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*BUFGCTRLx'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1149]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*FlClktoRCLkHandshake/HBx/BlkOut\.ODataFlop/GenFlops\[\d+\]\.DFlopx/cLclQ_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1165]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*FlClktoRCLkHandshake/HBx/BlkIn\.iLclStoredData_reg\[\d+\]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1166]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*HandshakeDelayTaps/HBx/BlkOut\.ODataFlop/GenFlops\[\d+\]\.DFlopx/cLclQ_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1169]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*HandshakeDelayTaps/HBx/BlkIn\.iLclStoredData_reg\[\d+\]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1170]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*HandshakeMonitorTaps/HBx/BlkOut\.ODataFlop/GenFlops\[\d+\]\.DFlopx/cLclQ_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1173]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*HandshakeMonitorTaps/HBx/BlkIn\.iLclStoredData_reg\[\d+\]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1174]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*RClktoFlCLkHandshake/HBx/BlkOut\.ODataFlop/GenFlops\[\d+\]\.DFlopx/cLclQ_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1177]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*RClktoFlCLkHandshake/HBx/BlkIn\.iLclStoredData_reg\[\d+\]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1178]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*Handshake_BitSlip/HBx/.*_ms_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1181]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*Handshake_BitSlip/HBx/BlkIn\.iPushToggle_reg.*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1182]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*Handshake_ClearDPA_Error/HBx/.*_ms_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1185]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*Handshake_ClearDPA_Error/HBx/BlkIn\.iPushToggle_reg.*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1186]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*Handshake_ClearOverRange_Error/HBx/.*_ms_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1189]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*Handshake_ClearOverRange_Error/HBx/BlkIn\.iPushToggle_reg.*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1190]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*Handshake_MasterEn/HBx/.*_ms_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1193]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*Handshake_MasterEn/HBx/BlkIn\.iPushToggle_reg.*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1194]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*Handshake_MonitorEn/HBx/.*_ms_reg'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1197]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0.*Handshake_MonitorEn/HBx/BlkIn\.iPushToggle_reg.*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1198]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkOut.SyncIReset/c1ResetFastLclx*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1636]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkIn.iPushTogglex*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1637]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkIn.i*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1638]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkOut.o*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1639]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkOut.SyncIReset/c2ResetFe_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1640]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/Blk*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1641]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/Blk*_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1642]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkIn.iPushToggle*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1643]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkOut.oPushToggle0_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1644]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/*oPushToggle0_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1645]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/*oPushToggle1*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1646]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/*iRdyPushToggle_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1647]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/*iRdyPushToggle*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1648]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkOut.SyncIReset*c1*_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1649]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkOut.SyncIReset*c1*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1650]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkOut.SyncOReset*c1*_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1651]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkOut.SyncOReset*c1*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1652]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkOut.SyncIReset*c2*_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1653]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkOut.SyncIReset*c2*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1654]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkOut.SyncOReset*c2*_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1655]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockToInterface/BlkOut.SyncOReset*c2*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1656]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/BlkOut.SyncIReset/c1ResetFastLclx*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1657]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/BlkIn.iPushTogglex*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1658]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/BlkIn.i*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1659]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/BlkOut.o*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1660]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/BlkOut.SyncIReset/c2ResetFe_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1661]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/Blk*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1662]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/Blk*_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1663]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/BlkIn.iPushToggle*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1664]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/BlkOut.oPushToggle0_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1665]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/*oPushToggle0_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1666]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/*oPushToggle1*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1667]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/*iRdyPushToggle_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1668]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/*iRdyPushToggle*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1669]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/BlkOut.SyncIReset*c1*_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1670]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/BlkOut.SyncIReset*c1*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1671]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/BlkOut.SyncOReset*c1*_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1672]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/BlkOut.SyncOReset*c1*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1673]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/BlkOut.SyncIReset*c2*_ms*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1674]
WARNING: [Vivado 12-180] No cells matched '*IO_ModuleA_AIoModDataClockFromInterface/BlkOut.SyncIReset*c2*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1675]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1675]
WARNING: [Vivado 12-508] No pins matched '*DmaPortCommIfcFifosx/DmaBlk.DmaComponents[*]*DmaPortInStrmFifox/DmaPortInStrmFifoFlagsx/WritePointerHandshake/BlkOut.SyncIReset/c2ResetFe_msx/*/CLR'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3024]
WARNING: [Vivado 12-507] No nets matched '*DiagramResetx*aDiagramResetLoc*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3041]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3122]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3137]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3139]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3140]
WARNING: [Vivado 12-508] No pins matched 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/G2PcieX4K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3197]
WARNING: [Vivado 12-508] No pins matched 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3209]
WARNING: [Vivado 12-508] No pins matched 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3211]
WARNING: [Vivado 12-508] No pins matched 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3211]
WARNING: [Vivado 12-508] No pins matched 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3216]
WARNING: [Vivado 12-508] No pins matched 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3216]
WARNING: [Vivado 12-646] clock 'clk_125mhz_mux' not found. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3221]
WARNING: [Vivado 12-646] clock 'clk_250mhz_mux' not found. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3221]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_125mhz_mux'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3221]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3221]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_250mhz_mux'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3221]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3221]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/G2PcieX4K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3228]
WARNING: [Vivado 12-508] No pins matched 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/G2PcieX4K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST*'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3229]
WARNING: [Vivado 12-508] No pins matched 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/sUserResetQ_reg*/Q'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3234]
WARNING: [Vivado 12-627] No clocks matched 'userclk2'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3255]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3255]
Finished Parsing XDC File [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/PumaK7Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PumaK7Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PumaK7Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2615.965 ; gain = 0.000 ; free physical = 21884 ; free virtual = 33582
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  FDCE_1 => FDCE (inverted pins: C): 72 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS(x2)): 1 instance 
  IBUFG => IBUF: 1 instance 
  IBUFGDS => IBUFDS: 4 instances
  OBUFDS => OBUFDS: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  OBUFTDS => OBUFTDS: 18 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS(x2)): 8 instances
  OSERDES => OSERDESE2: 18 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2615.965 ; gain = 0.000 ; free physical = 21884 ; free virtual = 33582
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2615.965 ; gain = 283.000 ; free physical = 22208 ; free virtual = 33906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2615.965 ; gain = 283.000 ; free physical = 22207 ; free virtual = 33906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 2615.965 ; gain = 283.000 ; free physical = 22206 ; free virtual = 33904
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'bArbitrationState_reg' in module 'DmaPortCommIfcInputArbiter'
INFO: [Synth 8-802] inferred FSM for state register 'bArbitrationState_reg' in module 'DmaPortCommIfcOutputArbiter'
INFO: [Synth 8-802] inferred FSM for state register 'bDmaInputState_reg' in module 'DmaPortCommIfcInputController'
INFO: [Synth 8-802] inferred FSM for state register 'bStreamState_reg' in module 'DmaPortCommIfcSourceStreamStateController'
INFO: [Synth 8-802] inferred FSM for state register 'bDmaInputState_reg' in module 'DmaPortCommIfcInputController__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'bDmaInputState_reg' in module 'DmaPortCommIfcInputController__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'EnableInAndClr.IClkIsExternal.iEnableInState_reg' in module 'TimedLoopDomainCrosser'
INFO: [Synth 8-802] inferred FSM for state register 'EnableOut.iEoState_reg' in module 'TimedLoopDomainCrosser'
INFO: [Synth 8-802] inferred FSM for state register 'cDisablerState_reg' in module 'NiFpgaFifoClearControl'
INFO: [Synth 8-802] inferred FSM for state register 'vEnableChainState_reg' in module 'DmaPortCommIfcComponentStateTransitionEnableChain'
INFO: [Synth 8-802] inferred FSM for state register 'ClockDomainCrossing.bPushEnState_reg' in module 'SafeBusCrossing'
INFO: [Synth 8-802] inferred FSM for state register 'EnableInBlk.rEnableInState_reg' in module 'ViControl'
INFO: [Synth 8-802] inferred FSM for state register 'ClockDomainCrossing.bPushEnState_reg' in module 'SafeBusCrossing__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'DiagramResetFSM.rDiagramResetState_reg' in module 'DiagramReset'
INFO: [Synth 8-802] inferred FSM for state register 'DelayTopEnInExtClk.eDelayTopEnInState_reg' in module 'NiFpgaTopEnInSyncForExternalClk'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
         emergencyaccess |                              010 |                               01
            normalaccess |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bArbitrationState_reg' using encoding 'one-hot' in module 'DmaPortCommIfcInputArbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
         emergencyaccess |                              010 |                               01
            normalaccess |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bArbitrationState_reg' using encoding 'one-hot' in module 'DmaPortCommIfcOutputArbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                disabled |                             0000 |                             0011
                    idle |                             0001 |                             0100
          waitforarbiter |                             0010 |                             0110
          disablerequest |                             0011 |                             0000
         senddonerequest |                             0100 |                             0001
             waitfordata |                             0101 |                             0010
               fifoclear |                             0110 |                             0101
             packetsetup |                             0111 |                             0111
       sendpacketrequest |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bDmaInputState_reg' using encoding 'sequential' in module 'DmaPortCommIfcInputController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                unlinked |                               00 |                               00
                disabled |                               01 |                               01
                 enabled |                               10 |                               10
                flushing |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bStreamState_reg' using encoding 'sequential' in module 'DmaPortCommIfcSourceStreamStateController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                disabled |                             0000 |                             0011
                    idle |                             0001 |                             0100
          waitforarbiter |                             0010 |                             0110
          disablerequest |                             0011 |                             0000
         senddonerequest |                             0100 |                             0001
             waitfordata |                             0101 |                             0010
               fifoclear |                             0110 |                             0101
             packetsetup |                             0111 |                             0111
       sendpacketrequest |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bDmaInputState_reg' using encoding 'sequential' in module 'DmaPortCommIfcInputController__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                disabled |                             0000 |                             0011
                    idle |                             0001 |                             0100
          waitforarbiter |                             0010 |                             0110
          disablerequest |                             0011 |                             0000
         senddonerequest |                             0100 |                             0001
             waitfordata |                             0101 |                             0010
               fifoclear |                             0110 |                             0101
             packetsetup |                             0111 |                             0111
       sendpacketrequest |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bDmaInputState_reg' using encoding 'sequential' in module 'DmaPortCommIfcInputController__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
  waitfortopenintoassert |                              001 |                              001
          subdiagenabled |                              010 |                              010
waitfortopenintodeassert |                              011 |                              011
                  iSTATE |                              100 |                              111
*
   waitforenableclrpulse |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EnableInAndClr.IClkIsExternal.iEnableInState_reg' using encoding 'sequential' in module 'TimedLoopDomainCrosser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
waitingforloopenableoutassertion |                             0001 |                               00
pushenableouttooutsidedomain |                             0010 |                               01
waitingforloopenableoutdeassertion |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EnableOut.iEoState_reg' using encoding 'one-hot' in module 'TimedLoopDomainCrosser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
        wait4disabledone |                              001 |                             0001
          wait4resetdone |                              010 |                             0010
       wait4popresetdone |                              011 |                             0100
      wait4pushresetdone |                              100 |                             0011
              wait4empty |                              101 |                             0110
           wait4reenable |                              110 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cDisablerState_reg' using encoding 'sequential' in module 'NiFpgaFifoClearControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
waitforstrobedeassertion |                               01 |                               01
waitfortransitioncomplete |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vEnableChainState_reg' using encoding 'sequential' in module 'DmaPortCommIfcComponentStateTransitionEnableChain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 assert1 |                               01 |                               01
                 assert2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ClockDomainCrossing.bPushEnState_reg' using encoding 'sequential' in module 'SafeBusCrossing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
      enableindeasserted |                               01 |                              001
 waituntilcomponentsinit |                               10 |                              011
        enableinasserted |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EnableInBlk.rEnableInState_reg' using encoding 'sequential' in module 'ViControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 assert1 |                               01 |                               01
                 assert2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ClockDomainCrossing.bPushEnState_reg' using encoding 'sequential' in module 'SafeBusCrossing__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                             0000
waitforexternalcircuittoinit |                        000000010 |                             0001
waitforbaseclkstobecomevalid |                        000000100 |                             0010
waitforgatedbaseclkstobecomevalid |                        000001000 |                             0100
waitfordervclkstobecomevalid |                        000010000 |                             0101
waitforresetassertionduration |                        000100000 |                             0110
waitfordiagrstdeasrtpropdly |                        001000000 |                             0111
waitforhosttoassertdiagrst |                        010000000 |                             1000
waituntilderivedfromexternalshutdown |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DiagramResetFSM.rDiagramResetState_reg' using encoding 'one-hot' in module 'DiagramReset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
waitforasyncresetassertionduration |                            00010 |                              001
waitforasyncrstdeasrtpropdly |                            00100 |                              010
waitforsyncresetassertionduration |                            01000 |                              011
 topeninassertedtoextclk |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DelayTopEnInExtClk.eDelayTopEnInState_reg' using encoding 'one-hot' in module 'NiFpgaTopEnInSyncForExternalClk'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2615.965 ; gain = 283.000 ; free physical = 22169 ; free virtual = 33871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:22 . Memory (MB): peak = 2615.965 ; gain = 283.000 ; free physical = 22132 ; free virtual = 33857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 2615.965 ; gain = 283.000 ; free physical = 21982 ; free virtual = 33719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 2615.965 ; gain = 283.000 ; free physical = 21976 ; free virtual = 33714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:02:25 . Memory (MB): peak = 2615.965 ; gain = 283.000 ; free physical = 21959 ; free virtual = 33696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[15]  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:02:29 . Memory (MB): peak = 2615.965 ; gain = 283.000 ; free physical = 21950 ; free virtual = 33687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:02:29 . Memory (MB): peak = 2615.965 ; gain = 283.000 ; free physical = 21946 ; free virtual = 33683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:02:30 . Memory (MB): peak = 2615.965 ; gain = 283.000 ; free physical = 21975 ; free virtual = 33713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |NI5782Top                   |         1|
|2     |G2X4ChinchWithDmaPortBim128 |         1|
|3     |PXIeK7FixedLogic            |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |G2X4ChinchWithDmaPortBim128_bbox |     1|
|2     |NI5782Top_bbox                   |     1|
|3     |PXIeK7FixedLogic_bbox            |     1|
|4     |BUFG                             |     9|
|5     |BUFIO                            |     1|
|6     |CARRY4                           |   346|
|7     |DSP48E1                          |    13|
|9     |LUT1                             |   665|
|10    |LUT2                             |  1928|
|11    |LUT3                             |   815|
|12    |LUT4                             |   529|
|13    |LUT5                             |   475|
|14    |LUT6                             |   795|
|15    |MUXF7                            |    18|
|16    |OSERDES                          |    18|
|17    |PLLE2_ADV                        |     1|
|18    |RAMB36E1                         |     6|
|19    |SRL16E                           |    24|
|20    |SRLC32E                          |     1|
|21    |FDCE                             |  5469|
|23    |FDPE                             |   197|
|24    |FDRE                             |   589|
|25    |FDSE                             |    11|
|26    |IBUF                             |    60|
|27    |IBUFDS                           |     3|
|28    |IBUFDS_DIFF_OUT                  |     1|
|29    |IBUFG                            |     1|
|30    |IBUFGDS                          |     4|
|31    |IOBUF                            |    20|
|32    |OBUF                             |    38|
|33    |OBUFDS                           |     2|
|34    |OBUFT                            |    89|
|35    |OBUFTDS                          |    26|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:02:30 . Memory (MB): peak = 2615.965 ; gain = 283.000 ; free physical = 21975 ; free virtual = 33713
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:35 ; elapsed = 00:02:16 . Memory (MB): peak = 2615.965 ; gain = 123.812 ; free physical = 22038 ; free virtual = 33775
Synthesis Optimization Complete : Time (s): cpu = 00:01:48 ; elapsed = 00:02:30 . Memory (MB): peak = 2615.973 ; gain = 283.000 ; free physical = 22038 ; free virtual = 33775
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [./NI5782Top.edif]
Finished Parsing EDIF File [./NI5782Top.edif]
Parsing EDIF File [./G2X4ChinchWithDmaPortBim128.edf]
Finished Parsing EDIF File [./G2X4ChinchWithDmaPortBim128.edf]
Parsing EDIF File [./PxieK7FixedLogic.edif]
Finished Parsing EDIF File [./PxieK7FixedLogic.edif]
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2615.973 ; gain = 0.000 ; free physical = 22024 ; free virtual = 33761
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/DivSampleClkBufg/BUFGCTRLx' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/SampleClkBufg/BUFGCTRLx' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 7132 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'Osc100IbufG' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
CRITICAL WARNING: [Netlist 29-346] The CLKOUT4_PHASE for PLLE2_ADV (PXIeK7TimingEnginex/PLLE2_ADVx) is being adjusted from 42.0 to 41.3. The CLKOUT4_PHASE value needs to be in increments of 1/56 the FVCO and/or increments depending on CLKOUT_DIVIDE. Refer to the Clocking Resources User Guide of the device family for details.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1_AR71289_AR70173_AR70069_AR69663_AR69485
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, G2X4ChinchWithDmaPortBim128x/RefClk100n_IBUF_inst, from the path connected to top-level port: RefClk100n 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, G2X4ChinchWithDmaPortBim128x/RefClk100p_IBUF_inst, from the path connected to top-level port: RefClk100p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'G2X4ChinchWithDmaPortBim128x/RefClk100n' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'G2X4ChinchWithDmaPortBim128x/RefClk100p' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:44]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:45]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:76]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:78]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells aTdcDeassert_reg -filter {IS_SEQUENTIAL == TRUE}]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:608]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells aTdcAssert_reg -filter {IS_SEQUENTIAL == TRUE}]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:610]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:744]
INFO: [Timing 38-2] Deriving generated clocks [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:744]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3259.738 ; gain = 555.117 ; free physical = 21403 ; free virtual = 33157
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells PXIeK7TriggerManagerx/bPxiTrigOutputEn* -filter {IS_SEQUENTIAL == true}]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:785]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells PXIeK7TriggerManagerx/bPxiTrigDir* -filter {IS_SEQUENTIAL == true}]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:787]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *DiagramResetx/DiagramResetFSM.rDiagramResetAssertionErrLoc* -filter IS_SEQUENTIAL==true]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:906]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells PXIeK7TriggerManagerx/bPxiTrigWtEn_ms* -filter {IS_SEQUENTIAL == TRUE}] -filter {REF_PIN_NAME == D}'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:916]
WARNING: [Vivado 12-829] No fanin objects found for 'all_fanin -flat [get_pins -of_objects [get_cells PXIeK7TriggerManagerx/bPxiTrigWtEn_ms* -filter {IS_SEQUENTIAL == TRUE}] -filter {REF_PIN_NAME == D}]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:917]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells -of [filter [all_fanin -flat [get_pins -of_objects [get_cells PXIeK7TriggerManagerx/bPxiTrigWtEn_ms* -filter {IS_SEQUENTIAL == TRUE}] -filter {REF_PIN_NAME == D}]] DIRECTION==OUT] -filter IS_SEQUENTIAL==TRUE]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:918]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Constraints 18-633] Creating clock DacClkInt with 2 sources. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1049]
CRITICAL WARNING: [Constraints 18-359] create_generated_clock: can only specify one pin as master pin. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1050]
INFO: [Timing 38-2] Deriving generated clocks [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1054]
WARNING: [Vivado 12-646] clock 'DacClkOut' not found. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1103]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1103]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'DacClkOut' not found. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1105]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1105]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'DacClkOut' not found. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1107]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1107]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'DacClkOut' not found. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1109]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1109]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1117]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1117]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-fall_to [get_clocks DacClkOut]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1117]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1118]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1118]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-rise_to [get_clocks DacClkOut]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1118]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1119]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1119]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-fall_to [get_clocks DacClkOut]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1119]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1120]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1120]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-rise_to [get_clocks DacClkOut]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1120]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1122]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1122]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-rise_to [get_clocks DacClkOut]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1122]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1123]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1123]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-fall_to [get_clocks DacClkOut]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1123]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1124]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1124]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-fall_to [get_clocks DacClkOut]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1124]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'DacClkOut'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1125]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1125]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-rise_to [get_clocks DacClkOut]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1125]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2765]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2766]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2767]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2768]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2769]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2770]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2771]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2773]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2774]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2775]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2776]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2777]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2778]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *n_bushold/*ShiftRegister/SyncBusReset/*oLocalSigOutx/*FDCPEx -filter IS_SEQUENTIAL==true]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2780]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_cells *SyncTopEnInFromClk40ToIO_ModuleA_AIoModDataClock/*DblSyncTopEnOut*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx -filter IS_SEQUENTIAL==true]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2783]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-2489] -delay contains time 14.498400 which will be rounded to 14.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2785]
WARNING: [Vivado 12-2489] -delay contains time 23.247600 which will be rounded to 23.248 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2786]
WARNING: [Vivado 12-2489] -delay contains time 74.242501 which will be rounded to 74.243 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2787]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2788]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2789]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2790]
WARNING: [Vivado 12-2489] -delay contains time 23.247600 which will be rounded to 23.248 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2791]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *TimeLoopCoreFromClk40ToIO_ModuleA_AIoModDataClock/*PulseSyncBoolx/*oLocalSigOutx/*FDCPEx -filter IS_SEQUENTIAL==true]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2792]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Common 17-14] Message 'Vivado 12-4739' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2792]
WARNING: [Vivado 12-2489] -delay contains time 74.242501 which will be rounded to 74.243 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2793]
WARNING: [Vivado 12-2489] -delay contains time 74.242501 which will be rounded to 74.243 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2795]
WARNING: [Vivado 12-2489] -delay contains time 23.247600 which will be rounded to 23.248 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2796]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2797]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2798]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2799]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2801]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oPushToggle0_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2805]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oPushToggle0_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2805]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oPushToggle0_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2805]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oPushToggle1x/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2805]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oPushToggle1x/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2805]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oPushToggle1x/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2805]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2805]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkRdy.iRdyPushToggle_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2806]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkRdy.iRdyPushToggle_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2806]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkRdy.iRdyPushToggle_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2806]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkRdy.iRdyPushToggle_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2806]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkRdy.iRdyPushTogglex/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2806]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkRdy.iRdyPushToggle_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2806]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkRdy.iRdyPushTogglex/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2806]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkRdy.iRdyPushToggle_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2806]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkRdy.iRdyPushTogglex/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2806]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2806]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2807]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2807]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2807]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2807]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2807]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFromClk2_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2807]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2807]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2807]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFromClk2_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2807]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2807]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2807]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFromClk2_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2807]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2807]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2808]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2808]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2808]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2808]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2808]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2808]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2808]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2809]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2809]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2809]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2809]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2809]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c1ResetFromClk2_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2809]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2809]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2809]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c1ResetFromClk2_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2809]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2809]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2809]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c1ResetFromClk2_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2809]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2809]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c2ResetRe_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2810]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c2ResetRe_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2810]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c2ResetRe_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2810]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c2ResetRe_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2810]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c2ResetRe_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2810]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c2ResetRe_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2810]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2810]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2811]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2812]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2813]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.oPushToggle0_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2814]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.oPushToggle0_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2814]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.oPushToggle0_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2814]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.oPushToggle1x/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2814]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.oPushToggle1x/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2814]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.oPushToggle1x/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2814]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2814]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkRdy.iRdyPushToggle_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2815]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkRdy.iRdyPushToggle_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2815]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkRdy.iRdyPushToggle_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2815]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkRdy.iRdyPushToggle_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2815]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkRdy.iRdyPushTogglex/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2815]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkRdy.iRdyPushToggle_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2815]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkRdy.iRdyPushTogglex/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2815]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkRdy.iRdyPushToggle_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2815]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkRdy.iRdyPushTogglex/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2815]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2815]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2816]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2816]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2816]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2816]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2816]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFromClk2_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2816]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2816]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2816]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFromClk2_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2816]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2816]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2816]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFromClk2_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2816]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2816]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2817]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2817]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2817]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2817]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2817]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2817]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2817]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2818]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2818]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2818]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2818]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2818]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c1ResetFromClk2_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2818]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2818]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2818]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c1ResetFromClk2_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2818]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2818]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2818]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c1ResetFromClk2_reg' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2818]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2818]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c2ResetRe_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2819]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c2ResetRe_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2819]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c2ResetRe_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2819]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncOReset/c2ResetRe_msx/DFlopx/GenClr.ClearFDCPEx' matched to 'cell' objects. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2819]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Common 17-14] Message 'Vivado 12-2286' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2819]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2819]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2820]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2821]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2822]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2823]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2824]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2825]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2826]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2827]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2828]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2829]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2830]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2831]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2832]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2833]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2834]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2835]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2836]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2837]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2838]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2839]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2840]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2841]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2842]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2843]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2844]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2845]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2846]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2847]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2848]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2849]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2850]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2851]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2852]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2853]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2854]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2855]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2856]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2857]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2858]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2859]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2860]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2861]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2862]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2863]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2864]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2865]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2866]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2867]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2868]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2869]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2870]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2871]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2872]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2873]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2874]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2875]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2876]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2877]
INFO: [Common 17-14] Message 'Vivado 12-2489' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:2877]
WARNING: [Constraints 18-402] set_false_path: 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/DmaPortCommIfcComponentEnableChainx/Input.FifoClearController/NiFpgaFifoPortResetx/Crossing.ClearToPop/PulseSyncBasex/oLocalSigOutx/EnableLogic' is not a valid startpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3024]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[1].DmaInput.DmaPortCommIfcInputFifoInterfacex/DmaPortCommIfcComponentEnableChainx/Input.FifoClearController/NiFpgaFifoPortResetx/Crossing.ClearToPop/PulseSyncBasex/oLocalSigOutx/EnableLogic' is not a valid startpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3024]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'PumaK7Window/theVI/n_Interface/DmaBlk.DmaPortCommIfcFifosx/DmaBlk.DmaComponents[2].DmaInput.DmaPortCommIfcInputFifoInterfacex/DmaPortCommIfcComponentEnableChainx/Input.FifoClearController/NiFpgaFifoPortResetx/Crossing.ClearToPop/PulseSyncBasex/oLocalSigOutx/EnableLogic' is not a valid startpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3024]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3052]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3053]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3054]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3055]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3056]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3057]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3058]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3059]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3060]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3061]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3062]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3064]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3065]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3066]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3067]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3071]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3072]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3073]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3074]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3076]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3077]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3078]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3079]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3080]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3081]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3082]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3083]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3084]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3085]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3086]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3088]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3089]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3090]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3091]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3092]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3093]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3094]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3095]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3097]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3098]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3099]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3137]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3139]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3140]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]'. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3143]
INFO: [Timing 38-2] Deriving generated clocks [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3421]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3422]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3424]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3425]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[5] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
 [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[5] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
 [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[4] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
 [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[4] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
 [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5573] Port aUserGpio_n[9] has IOB constraint set, However, the instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[0] connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[3] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
 [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[3] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
 [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[1] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
 [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[1] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
 [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[2] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
 [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[2] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
 [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[8] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[10] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[11] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[12] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[13] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[14] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[15] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[2] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[3] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[4] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[5] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[6] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[7] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
WARNING: [Constraints 18-5572] Instance PumaK7Window/theVI/IO_Module_dAdc1Data1_din/cFirstRegister_ms_reg[9] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:3428]
Finished Parsing XDC File [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc]
INFO: [Opt 31-138] Pushed 18 inverter(s) to 72 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3290.738 ; gain = 0.000 ; free physical = 21420 ; free virtual = 33174
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3422 instances were transformed.
  FDCE_1 => FDCE (inverted pins: C): 36 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS(x2)): 15 instances
  IBUFG => IBUF: 1 instance 
  IBUFGDS => IBUFDS: 4 instances
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  OBUFDS => OBUFDS: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  OBUFTDS => OBUFTDS: 18 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS(x2)): 8 instances
  OSERDES => OSERDESE2 (inverted pins: T1, T2, T3, T4): 18 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3274 instances
  RAM32X1S => RAM32X1S (RAMS32): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

Synth Design complete, checksum: 14a50568
INFO: [Common 17-83] Releasing license: Synthesis
209 Infos, 313 Warnings, 87 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:56 ; elapsed = 00:03:35 . Memory (MB): peak = 3290.738 ; gain = 983.852 ; free physical = 21592 ; free virtual = 33346
# report_utilization -file "PumaK7Top_xst.xrpt" -format xml
# report_timing_summary -setup -max_paths 100 -slack_lesser_than 0 -file "PumaK7Top_xst.twr"
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Constraints 18-633] Creating clock DacClkInt with 2 sources. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1049]
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:59 ; elapsed = 00:00:22 . Memory (MB): peak = 3388.645 ; gain = 97.906 ; free physical = 21210 ; free virtual = 32965
# write_checkpoint -force "workerCheckpoints/synth_design.dcp"
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3394.656 ; gain = 0.000 ; free physical = 21196 ; free virtual = 32960
INFO: [Common 17-1381] The checkpoint '/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/workerCheckpoints/synth_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3394.656 ; gain = 6.012 ; free physical = 21222 ; free virtual = 33008
# package require struct::list
# package require struct::set
# opt_design -directive "AddRemap"
Command: opt_design -directive AddRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: AddRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[45] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[48] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[51] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[52] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[56] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[58] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[59] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[60] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[61] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[62] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[63] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[64] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[65] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[66] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[67] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[45] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[48] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[51] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[52] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[56] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[58] expects both input and output buffering but the buffers are incomplete.
INFO: [Common 17-14] Message 'DRC RPBF-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-461] DRC finished with 0 Errors, 114 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3412.500 ; gain = 17.844 ; free physical = 21221 ; free virtual = 33007

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: dd534236

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3412.500 ; gain = 0.000 ; free physical = 21221 ; free virtual = 33007

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1181673af

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3500.500 ; gain = 17.000 ; free physical = 21305 ; free virtual = 33091
INFO: [Opt 31-389] Phase Retarget created 179 cells and removed 1412 cells
INFO: [Opt 31-1021] In phase Retarget, 921 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d69bc154

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3500.500 ; gain = 17.000 ; free physical = 21313 ; free virtual = 33099
INFO: [Opt 31-389] Phase Constant propagation created 55 cells and removed 394 cells
INFO: [Opt 31-1021] In phase Constant propagation, 267 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22d708914

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3554.883 ; gain = 71.383 ; free physical = 21301 ; free virtual = 33087
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 16317 cells
INFO: [Opt 31-1021] In phase Sweep, 665 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22d708914

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3554.883 ; gain = 71.383 ; free physical = 21315 ; free virtual = 33101
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22d708914

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3554.883 ; gain = 71.383 ; free physical = 21315 ; free virtual = 33101
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Remap
Phase 6 Remap | Checksum: 1aa08f7f7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3554.883 ; gain = 71.383 ; free physical = 21287 ; free virtual = 33073
INFO: [Opt 31-389] Phase Remap created 21 cells and removed 34 cells
INFO: [Opt 31-1021] In phase Remap, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1ab55ca01

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3554.883 ; gain = 71.383 ; free physical = 21287 ; free virtual = 33073
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             179  |            1412  |                                            921  |
|  Constant propagation         |              55  |             394  |                                            267  |
|  Sweep                        |               0  |           16317  |                                            665  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Remap                        |              21  |              34  |                                              2  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3554.883 ; gain = 0.000 ; free physical = 21288 ; free virtual = 33074
Ending Logic Optimization Task | Checksum: 19d23f0dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3554.883 ; gain = 71.383 ; free physical = 21288 ; free virtual = 33074

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for USR_ACCESSE2x
WARNING: [Constraints 18-633] Creating clock DacClkInt with 2 sources. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1049]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...
WARNING: [Power 33-249] Failed to set toggle rate on a clock net OQ. Acceptable value is 200.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net OQ. Acceptable value is 200.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net OQ. Acceptable value is 200.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net OQ. Acceptable value is 200.

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 142 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 284
Ending PowerOpt Patch Enables Task | Checksum: 1c708c625

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21361 ; free virtual = 33149
Ending Power Optimization Task | Checksum: 1c708c625

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 3837.988 ; gain = 283.105 ; free physical = 21412 ; free virtual = 33199

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c708c625

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21412 ; free virtual = 33199

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21412 ; free virtual = 33199
Ending Netlist Obfuscation Task | Checksum: 19dc3991e

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21412 ; free virtual = 33199
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:23 ; elapsed = 00:00:48 . Memory (MB): peak = 3837.988 ; gain = 443.332 ; free physical = 21424 ; free virtual = 33212
# write_checkpoint -force "workerCheckpoints/opt_design.dcp"
WARNING: [Constraints 18-633] Creating clock DacClkInt with 2 sources. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1049]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21347 ; free virtual = 33160
INFO: [Common 17-1381] The checkpoint '/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/workerCheckpoints/opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21292 ; free virtual = 33110
# package require struct::list
# package require struct::set
# read_xdc "PumaK7Top_Place.xdc"
Parsing XDC File [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc]
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[0]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[10]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[11]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[12]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[13]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[14]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[15]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[16]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[17]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[18]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[19]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[1]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[20]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[21]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[22]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[23]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[24]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[25]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[26]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[27]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[28]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[29]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[2]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[30]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[31]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[32]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[33]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[34]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[35]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[36]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[37]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[38]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[39]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[3]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[40]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[41]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[42]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[43]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[44]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[45]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[46]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[47]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[48]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[49]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[4]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[50]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[51]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[52]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[53]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[54]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[55]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[56]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[57]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[58]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[59]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[5]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[60]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[61]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[62]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[63]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[6]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[7]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[8]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/D[9]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[0]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[100]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[101]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[102]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[103]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[104]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[105]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[106]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[107]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[108]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[109]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[10]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[110]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[111]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[112]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[113]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[114]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[115]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[116]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[117]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[118]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[119]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[11]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[120]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[121]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[122]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[123]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[124]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[125]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[126]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[127]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[12]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[13]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[14]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[15]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/D[16]' is not a valid endpoint. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
WARNING: [Constraints 18-5129] Primitive 'RAM32X1S' is not natively supported and will be retargeted. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc:9]
Finished Parsing XDC File [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top_Place.xdc]
# set_param general.maxThreads "4"
# if { [catch {place_design -directive "Explore"} error_message options] } {
#     report_utilization -file "PumaK7Top_map.xrpt" -format xml
#     return -options $options $error_message
# }
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[0]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[1]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[2]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[3]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[4]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sLocalEmpty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/dInputReqCommitPayloadDly_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/dInputReqCommitPayloadL_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/dInputReqWritePayloadLoc_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[9]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[10]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[11]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[12]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[1] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[0]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[2] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[1]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[2]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[3]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[4]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[6]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[7]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkToFetch_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[8]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[9]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[10]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[11]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[12]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[8]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/WEA[0] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/wea[0]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/FSM_onehot_sLinkFtchState_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/WEA[0] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/wea[0]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/FSM_onehot_sLinkFtchState_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[45] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[48] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[51] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[52] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[56] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[58] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[59] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[60] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[61] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[62] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[63] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[64] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[65] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[66] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[67] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[45] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[48] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[51] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[52] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[56] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[58] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[59] expects both input and output buffering but the buffers are incomplete.
INFO: [Common 17-14] Message 'DRC RPBF-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 154 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21190 ; free virtual = 33009
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10efa6939

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21190 ; free virtual = 33009
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21190 ; free virtual = 33009
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[1] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[1] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[2] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[2] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[3] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[3] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[4] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[4] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[5] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782SpiCfgx/PicoblazeWrapperx/GeneralRegistersx/cClockConfig_reg[5] cannot be placed in site OLOGIC_X1Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-722] Terminal 'aUserGpio[31]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'aUserGpio[7]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'aUserGpio[8]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'aUserGpio[9]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'aUserGpio_n[41]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'aUserGpio_n[8]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'aUserGpio_n[9]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
INFO: [Place 30-1907] PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/AdcIdelayController_REPLICATED_0 replication was created for PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/AdcIdelayController IDELAYCTRL
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a51ae0be

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21257 ; free virtual = 33075

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1334e5c00

Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21027 ; free virtual = 32846

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1334e5c00

Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21027 ; free virtual = 32846
Phase 1 Placer Initialization | Checksum: 1334e5c00

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21036 ; free virtual = 32854

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1417a4ceb

Time (s): cpu = 00:01:24 ; elapsed = 00:00:44 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21012 ; free virtual = 32830

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c1a87221

Time (s): cpu = 00:01:36 ; elapsed = 00:00:49 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21044 ; free virtual = 32862

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c1a87221

Time (s): cpu = 00:01:37 ; elapsed = 00:00:49 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21047 ; free virtual = 32866

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1128 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 439 nets or LUTs. Breaked 0 LUT, combined 439 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21083 ; free virtual = 32901

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            439  |                   439  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            439  |                   439  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: e55410ef

Time (s): cpu = 00:03:33 ; elapsed = 00:01:49 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21063 ; free virtual = 32882
Phase 2.4 Global Placement Core | Checksum: 13d07149d

Time (s): cpu = 00:03:50 ; elapsed = 00:01:57 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21059 ; free virtual = 32877
Phase 2 Global Placement | Checksum: 13d07149d

Time (s): cpu = 00:03:50 ; elapsed = 00:01:57 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21091 ; free virtual = 32909

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19d2f96cb

Time (s): cpu = 00:04:05 ; elapsed = 00:02:02 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21036 ; free virtual = 32855

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f3e3c78d

Time (s): cpu = 00:04:26 ; elapsed = 00:02:11 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21043 ; free virtual = 32862

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 129ef210c

Time (s): cpu = 00:04:28 ; elapsed = 00:02:12 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21043 ; free virtual = 32862

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1306d36a8

Time (s): cpu = 00:04:28 ; elapsed = 00:02:12 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21043 ; free virtual = 32862

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13880f137

Time (s): cpu = 00:05:00 ; elapsed = 00:02:43 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20994 ; free virtual = 32813

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 173c411c9

Time (s): cpu = 00:05:03 ; elapsed = 00:02:47 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21006 ; free virtual = 32824

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 171899b00

Time (s): cpu = 00:05:05 ; elapsed = 00:02:48 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21006 ; free virtual = 32824
Phase 3 Detail Placement | Checksum: 171899b00

Time (s): cpu = 00:05:05 ; elapsed = 00:02:49 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21006 ; free virtual = 32825

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock DacClkInt with 2 sources. [/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/PumaK7Top.xdc:1049]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1537ddacd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.076 | TNS=-1237.494 |
Phase 1 Physical Synthesis Initialization | Checksum: 116b31dc2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20992 ; free virtual = 32811
INFO: [Place 46-33] Processed net G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/O2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/G2PcieX4K7Hipx/U0/inst/gt_top_i/O15, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: c44b69c5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20987 ; free virtual = 32806
Phase 4.1.1.1 BUFG Insertion | Checksum: 1537ddacd

Time (s): cpu = 00:06:12 ; elapsed = 00:03:17 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20987 ; free virtual = 32806

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.795. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d3b18489

Time (s): cpu = 00:08:04 ; elapsed = 00:04:36 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20974 ; free virtual = 32794

Time (s): cpu = 00:08:04 ; elapsed = 00:04:36 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20974 ; free virtual = 32794
Phase 4.1 Post Commit Optimization | Checksum: 1d3b18489

Time (s): cpu = 00:08:05 ; elapsed = 00:04:37 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20974 ; free virtual = 32794

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d3b18489

Time (s): cpu = 00:08:06 ; elapsed = 00:04:38 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20974 ; free virtual = 32794

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d3b18489

Time (s): cpu = 00:08:07 ; elapsed = 00:04:39 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20974 ; free virtual = 32794
Phase 4.3 Placer Reporting | Checksum: 1d3b18489

Time (s): cpu = 00:08:07 ; elapsed = 00:04:39 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20974 ; free virtual = 32794

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20974 ; free virtual = 32794

Time (s): cpu = 00:08:08 ; elapsed = 00:04:39 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20974 ; free virtual = 32794
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1facbe73e

Time (s): cpu = 00:08:08 ; elapsed = 00:04:40 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20974 ; free virtual = 32794
Ending Placer Task | Checksum: 134b33760

Time (s): cpu = 00:08:08 ; elapsed = 00:04:40 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20974 ; free virtual = 32794
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 153 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:53 ; elapsed = 00:04:55 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21085 ; free virtual = 32904
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_timing -sort_by group -setup -hold -file "PumaK7Top_preroute.twr"
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min_max -sort_by group.
report_timing: Time (s): cpu = 00:01:02 ; elapsed = 00:00:20 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 21004 ; free virtual = 32824
# set report_name "PumaK7Top_preroute.twx"
# proc fair_compare {x operator y} {
#     if {!([string is double -strict $x] && [string is double -strict $y])} {return 0}
#     set x_double [expr [string is int $x] ? double($x) : $x]
#     set y_double [expr [string is int $y] ? double($y) : $y]
#     set x_precision [expr [string length $x_double] - [string first "." $x_double] - 1]
#     set y_precision [expr [string length $y_double] - [string first "." $y_double] - 1]
#     set min_precision [expr min($x_precision, $y_precision)]
#     return [expr [format "%.${min_precision}f" $x] $operator [format "%.${min_precision}f" $y]]
# }        
# set clock_table [dict create]
# set clocks [get_clocks]
# set timing_paths [get_timing_paths -quiet -sort_by group] 
# foreach path $timing_paths {
#     set name [get_property GROUP $path]
#     puts "Analyzing clock $name"
#     set requirement [get_property REQUIREMENT $path]
#     set slack [get_property SLACK $path]
#     set index [lsearch $clocks $name]
#     set min_period -1
#     if {$index >= 0} {
#         set clock [lindex $clocks $index]
#         set period [get_property PERIOD $clock]
#         if {[string is double -strict $period] && [string is double -strict $requirement]} {
#             if {[fair_compare $period < $requirement]} {
# # Skip insane case
#             } elseif {$slack >= 0} {
#                 set min_period 0
#             } elseif {[fair_compare $period == $requirement]} {
#                 set min_period [expr $period - $slack]
#             } else {
# # Path requirement is less than clock period, search for full path
#                 set nworst 1024
#                 set pattern [format "%.3f*" $period]
#                 set sub_paths [get_timing_paths -quiet -from [get_clocks $name] -to [get_clocks $name] -nworst $nworst -filter [format {REQUIREMENT =~ "%s"} $pattern]]
#                 if {[llength $sub_paths] > 0} {
#                     set sub_path [lindex $sub_paths 0]
#                     set slack [get_property SLACK $sub_path]
#                     set min_period [expr $period - $slack]
#                 }
#             }
#         }
#         if {$min_period >= 0} {
#             set ts_name [get_property SOURCE_PINS $clock]
#             if {$min_period > $period} {
#                 dict set clock_table $ts_name $min_period
#             } else {
#                 dict set clock_table $ts_name {PASS}
#             }
#         }
#     } else {
# # Couldn't find clock
#     }
# }
Analyzing clock CLKOUT1
Analyzing clock CLKOUT0
Analyzing clock clk_250mhz_mux
Analyzing clock userclk2
Analyzing clock **async_default**
Analyzing clock clk_125mhz
Analyzing clock userclk1
Analyzing clock RxSerClk
Analyzing clock PXIeK7TimingEnginex/PllClk40Pb
Analyzing clock PXIeK7TimingEnginex/PllClk40Pb_1
Analyzing clock TxCpldSerClk
Analyzing clock PXIeK7TimingEnginex/PllClk200Pb
Analyzing clock PXIeK7TimingEnginex/PllClk200Pb_1
Analyzing clock **default**
Analyzing clock Osc100ClkIn
Analyzing clock clk_125mhz_mux
Analyzing clock PXIeK7TimingEnginex/PllClk120Pb
Analyzing clock PXIeK7TimingEnginex/PllClk120Pb_1
# set rows [list]
# dict for {ts_name min_period} $clock_table {
#     if {$min_period eq {PASS}} {
#         lappend rows [format "%s:%s;" $ts_name $min_period]
#     } else {
#         lappend rows [format "%s:%.3f;" $ts_name $min_period]
#     }
# }
# set report [join $rows ""]
# set FH [open $report_name w]
# puts -nonewline $FH $report
# close $FH
# namespace eval ::NationalInstruments {}
# proc ::NationalInstruments::xquote string {
#     join [string map "' &apos; \\\" &quot; < &lt; > &gt; & &amp;" $string]
# }
# proc ::NationalInstruments::get_delay {startpoint endpoint use_min_delay use_slow_corner} {
#     set timing_arcs [get_timing_arcs -from $startpoint -to $endpoint]
#     if {$use_min_delay} {
#         set delay_type MIN
#     } else {
#         set delay_type MAX
#     }
#     if {$use_slow_corner} {
#         set process_corner SLOW
#     } else {
#         set process_corner FAST
#     }
# 
#     foreach timing_arc $timing_arcs {
#         set rise_delay [get_property DELAY_${process_corner}_${delay_type}_RISE $timing_arc]
#         set fall_delay [get_property DELAY_${process_corner}_${delay_type}_FALL $timing_arc]
#         if {$use_min_delay} {
#             lappend timing_arc_delays [expr min($rise_delay, $fall_delay)]
#         } else {
#             lappend timing_arc_delays [expr max($rise_delay, $fall_delay)]
#         }
#     }
# 
#     set delay [lindex $timing_arc_delays 0]
#     foreach timing_arc_delay [lrange $timing_arc_delays 1 end] {
#         if {$use_min_delay} {
#             set delay [expr min($delay, $timing_arc_delay)]
#         } else {
#             set delay [expr max($delay, $timing_arc_delay)]
#         }
#     }
# 
#     return $delay
# }
# proc ::NationalInstruments::get_fanout net {
#     return [expr [get_property FLAT_PIN_COUNT $net]-1]
# }
# proc ::NationalInstruments::is_min_delay timing_path {
#     set delay_type [get_property DELAY_TYPE $timing_path]
#     return [string equal -nocase $delay_type "min"]
# }
# proc ::NationalInstruments::is_slow_corner timing_path {
#     set process_corner [get_property CORNER $timing_path]
#     return [string equal -nocase $process_corner "Slow"]
# }
# proc ::NationalInstruments::is_port pin {
#     return [string equal -nocase [get_property CLASS $pin] "port"]
# }
# proc ::NationalInstruments::is_pin pin {
#     return [string equal -nocase [get_property CLASS $pin] "pin"] 
# }
# proc ::NationalInstruments::is_output pin {
#     return [expr {[get_property DIRECTION $pin] == "OUT"}]
# }
# proc ::NationalInstruments::report_path_element {type site name delay max_fanout is_net} {
#     set report "<PathElement>"
#     append report "<Type>[xquote $type]</Type>"
#     append report "<Site>[xquote $site]</Site>"
#     append report "<Name>[xquote $name]</Name>"
#     append report "<Delay>[xquote $delay]</Delay>"
#     if {$is_net} {
#         append report "<MaxFanout>[xquote $max_fanout]</MaxFanout>" 
#     }
#     append report "</PathElement>"
#     return $report
# }
# proc ::NationalInstruments::get_input_port_report_and_delays {input_port first_pin first_net use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $input_port]
#     set logic_pin_name [get_property NAME $input_port]
#     append logic_pin_name " (input port)"
#     set logic_delay 0
#     set report [report_path_element "input" $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $first_net]
#     set max_fanout [get_fanout $first_net]
#     set net_delay [get_delay $input_port $first_pin $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_output_port_report_and_delays {output_port input_pin_of_last_cell output_pin_of_last_cell last_net last_cell use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $output_port]
#     set logic_type [get_property REF_NAME $last_cell]
#     set logic_pin_name [get_property NAME $output_pin_of_last_cell]
#     set logic_delay [get_delay $input_pin_of_last_cell $output_pin_of_last_cell $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $last_net]
#     set max_fanout [get_fanout $last_net]
#     set net_delay [get_delay $output_pin_of_last_cell $output_port $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_logic_delay_report {cell start_pin end_pin use_min_delay use_slow_corner} {
#     set logic_type [get_property REF_NAME $cell]
#     set site [get_property LOC $cell]
#     set output_pin_name [get_property NAME $end_pin]
#     set logic_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $output_pin_name $logic_delay {} false]
#     return [list $report $logic_delay]
# }
# proc ::NationalInstruments::get_net_delay_report {net cell start_pin end_pin use_min_delay use_slow_corner} {
#     set site [get_property LOC $cell]
#     set net_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set net_name [get_property NAME $net]
# # Calculate fanout the hard way
#     set max_fanout [get_fanout $net]
#     set report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $net_delay]
# }
# proc ::NationalInstruments::get_delay_report_leading_path {leading_path_type startpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$leading_path_type == "from_port"} {
#         return [get_input_port_report_and_delays $startpoint_pin [lindex $pins 0] [lindex $nets 0] $use_min_delay $use_slow_corner]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         lassign [get_net_delay_report [lindex $nets 0] [lindex $cells 0] [lindex $pins 0] [lindex $pins 1] $use_min_delay $use_slow_corner] net_delay_report net_delay
#         return [list $net_delay_report 0 $net_delay]
#     }
#     return [list "" 0 0]
# }
# proc ::NationalInstruments::get_delay_report_trailing_path {trailing_path_type endpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$trailing_path_type == "to_port"} {
#         return [get_output_port_report_and_delays $endpoint_pin [lindex $pins end-1] [lindex $pins end] [lindex $nets end] [lindex $cells end] $use_min_delay $use_slow_corner]
#     } else {
# # Add last cell as path element if the end point is not a port
#         set last_pin_name [get_property NAME [lindex $pins end]]
#         set last_logic_type [get_property REF_NAME [lindex $cells end]]
#         set last_logic_site [get_property LOC [lindex $cells end]]
#         append report [report_path_element $last_logic_type $last_logic_site $last_pin_name "0" {} false]
#         return [list $report 0 0]
#     }
# }
# proc ::NationalInstruments::get_internal_path_pins_nets_cells {leading_path_type trailing_path_type startpoint_pin pins nets cells} {
#     set internal_path_pins $pins
#     set internal_path_nets $nets
#     set internal_path_cells [lrange $cells 0 end-1]
#     if {$leading_path_type == "from_port"} {
#         set internal_path_pins $pins
#         set internal_path_nets [lrange $nets 1 end]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         set internal_path_pins [lrange $pins 1 end]
#         set internal_path_nets [lrange $nets 1 end]
#         set internal_path_cells [lrange $internal_path_cells 1 end]
#     } else {
#         set internal_path_pins [linsert $pins 0 $startpoint_pin]
#     }
# 
#     if {$trailing_path_type == "to_port"} {
#         set internal_path_pins [lrange $internal_path_pins 0 end-1]
#         set internal_path_nets [lrange $internal_path_nets 0 end-1]
#     }
# 
#     return [list $internal_path_pins $internal_path_nets $internal_path_cells]
# }
# proc ::NationalInstruments::get_internal_path_report_and_delays {pins nets cells use_min_delay use_slow_corner} {
#     set total_logic_delay 0
#     set total_net_delay 0
#     set previous_net_pin [lindex $pins 0]
#     set report ""
# # Here is an assumption: pins, nets, cells are in the same order along with timing path
#     foreach {logic_pin net_pin} [lrange $pins 1 end] net $nets cell $cells {
# # Grab two pins at a time. The delay to the first pin should be 
# # through a cell (logic delay), while the delay to the second pin should be 
# # through a net (net delay).
#         lassign [get_logic_delay_report $cell $previous_net_pin $logic_pin $use_min_delay $use_slow_corner] logic_delay_report logic_delay
#         lassign [get_net_delay_report $net $cell $logic_pin $net_pin $use_min_delay $use_slow_corner] net_delay_report net_delay
#         append report $logic_delay_report $net_delay_report
#         
#         set total_logic_delay [expr $total_logic_delay + $logic_delay]
#         set total_net_delay [expr $total_net_delay + $net_delay]
#         set previous_net_pin $net_pin
#     }
#     return [list $report $total_logic_delay $total_net_delay]
# }
# proc ::NationalInstruments::report_path_elements timing_path {
#     set startpoint_pin [get_property STARTPOINT_PIN $timing_path]
#     set endpoint_pin [get_property ENDPOINT_PIN $timing_path]
#     set report "<StartPointPin>[xquote $startpoint_pin]</StartPointPin>"
#     append report "<EndPointPin>[xquote $endpoint_pin]</EndPointPin>"
# 
# # Following are objects along with timing path
#     set pins [get_pins -of_objects $timing_path -filter {IS_LEAF}]
# # Here is an assumption: The wire that passes into hierarchy share the same net.
#     set nets [get_nets -of_objects $timing_path]
#     set cells [get_cells -of_objects $timing_path -filter {IS_PRIMITIVE}]
#     if {[llength $cells] == 0} {
#         append report "<Warning>No cell found. Ignore this path.</Warning>"
#         puts "Warning: No cell found. Ignore this path."
#         return $report
#     }
#     set use_min_delay [is_min_delay $timing_path]
#     set use_slow_corner [is_slow_corner $timing_path]
#     set total_logic_delay 0
#     set total_net_delay 0
# 
# # The timing path includes three parts: leading path, internal path and trailing path.
# # If the timing path starts from a port, the leading path is from input port to the input pin of the first cell
# # If the timing path starts from an output pin, the leading path is from the output pin of the first cell to the input pin of the second cell.
# # Otherwise, the leading path contains nothing.
# # If the timing path ends with a port, the trailing path is from the input pin of last cell to output port.
# # Otherwise, the trailing path only contains the last cell.
# # Everything else belongs to the internal path. The internal path consists of multiple segments and one extra pin on the tail. 
# # Each segment consists of one cell, two pins and one net. The two pins are the input pin (net pin) and output pin (logic pin) of the cell along the timing path. 
# # The net connects to the logic pin.
# # The segment structure is: 
# # net pin -> cell -> logic pin -> net
# # The internal path structure is
# # segment 1 -> segment 2 -> ... -> segment n -> the end pin of the last net
#     set leading_path_type "none"
#     if {[is_pin $startpoint_pin] && [is_output $startpoint_pin]} {
#         set leading_path_type "from_cell_output"
#     } elseif {[is_port $startpoint_pin]} {
#         set leading_path_type "from_port"
#     }
#     set trailing_path_type "none"
#     if {[is_port $endpoint_pin]} {
#         set trailing_path_type "to_port"
#     }
#     set return_value [get_delay_report_leading_path $leading_path_type $startpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value leading_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_delay_report_trailing_path $trailing_path_type $endpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value trailing_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_internal_path_pins_nets_cells $leading_path_type $trailing_path_type $startpoint_pin $pins $nets $cells]
#     lassign $return_value internal_path_pins internal_path_nets internal_path_cells
# 
#     if {[llength $internal_path_nets] != [llength $internal_path_cells] || [llength $internal_path_pins] != 2 * [llength $internal_path_cells] + 1} {
#         append report "<Warning>The count of nets, cells and pins do not match. Ignore this path.</Warning>"
#         puts "Warning: The count of nets, cells and pins do not match. Ignore this path."
#         return $report
#     }
# 
#     lassign [get_internal_path_report_and_delays $internal_path_pins $internal_path_nets $internal_path_cells $use_min_delay $use_slow_corner] internal_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     append report "<PathElements>"
#     append report $leading_path_report
#     append report $internal_path_report
#     append report $trailing_path_report
#     append report "</PathElements>"
#     set total_delay [get_property DATAPATH_DELAY $timing_path]
#     append report "<TotalDelay>[xquote $total_delay]</TotalDelay>"
#     append report "<TotalLogicDelay>[xquote [format "%.3f" $total_logic_delay]]</TotalLogicDelay>"
#     append report "<TotalRouteDelay>[xquote [format "%.3f" $total_net_delay]]</TotalRouteDelay>"
#     return $report
# }
# proc ::NationalInstruments::report_timing_xml {xml_file hide_hold_path slack_threshold} {
#     if {$hide_hold_path} {
#         set timing_paths [get_timing_paths -quiet -setup -sort_by group -slack_lesser_than $slack_threshold]
#     } else {
#         set timing_paths [get_timing_paths -quiet -setup -hold -sort_by group -slack_lesser_than $slack_threshold]
#     }
# 
#     if { [catch {set content [::NationalInstruments::get_timing_xml $timing_paths]} error_message] } {
#         puts $error_message
#         set content "<Error />"
#     }
#     
#     set fp [open $xml_file w]
#     puts -nonewline $fp $content
#     close $fp
# }
# proc ::NationalInstruments::get_timing_xml {timing_paths} {
# # Report header
#     set report {<?xml version="1.0" encoding="utf-8"?>}
#     append report "<ConstrainedPaths>"
#     foreach timing_path $timing_paths {
# # Path info
#         set requirement [get_property REQUIREMENT $timing_path]
#         set negative_slack [expr -[get_property SLACK $timing_path]]
#         append report "<ConstrainedPath>"
#         append report "<Requirement>[xquote $requirement]</Requirement>"
#         append report "<NegativeSlack>[xquote $negative_slack]</NegativeSlack>"
#         if {[llength [list_property $timing_path UNCERTAINTY]] > 0} {
#             set uncertainty [get_property UNCERTAINTY $timing_path]
#             append report "<ClockUncertainty>[xquote $uncertainty]</ClockUncertainty>"
#         }        
#         append report [report_path_elements $timing_path]
#         append report "</ConstrainedPath>"
#     }
#     append report "</ConstrainedPaths>"
#     return $report
# }
# ::NationalInstruments::report_timing_xml "PumaK7Top_preroute.xtwr" "false" "0.0"
# report_utilization -file "PumaK7Top_map.xrpt" -format xml
# write_checkpoint -force "workerCheckpoints/place_design.dcp"
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20733 ; free virtual = 32758
INFO: [Common 17-1381] The checkpoint '/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/workerCheckpoints/place_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20927 ; free virtual = 32788
# package require struct::list
# package require struct::set
# phys_opt_design -directive "AggressiveExplore"
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 13.29s |  WALL: 4.35s
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20928 ; free virtual = 32788

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.795 | TNS=-1179.320 |
Phase 1 Physical Synthesis Initialization | Checksum: a26ff957

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20943 ; free virtual = 32804

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: a26ff957

Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20942 ; free virtual = 32802
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.795 | TNS=-1179.320 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-601] Processed net Regger.nextdata[16]_i_4_n_0. Net driver Regger.nextdata[16]_i_4 was replaced.
INFO: [Physopt 32-601] Processed net Regger.nextdata[16]_i_2_n_0. Net driver Regger.nextdata[16]_i_2 was replaced.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net PumaK7Window/theVI/res00000040_wi[49]. Net driver iRAM_reg_0_i_1__0 was replaced.
INFO: [Physopt 32-232] Optimized 3 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.790 | TNS=-1182.847 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20942 ; free virtual = 32802
Phase 3 Fanout Optimization | Checksum: c762386b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:20 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20942 ; free virtual = 32802

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 116 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net Regger.nextdata[16]_i_4_n_0.  Re-placed instance Regger.nextdata[16]_i_4
INFO: [Physopt 32-662] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0.  Did not re-place instance MuxBeforeRegister.cRegArray[0][0]_i_1__2
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[9].  Did not re-place instance geqOp0_carry__0_i_3__0
INFO: [Physopt 32-662] Processed net x_carry_i_5__0_n_0.  Did not re-place instance x_carry_i_5__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_11354.  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[13].  Did not re-place instance geqOp0_carry__1_i_3__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[17].  Did not re-place instance geqOp0_carry__2_i_2__0
INFO: [Physopt 32-662] Processed net x_carry_i_6_n_0.  Did not re-place instance x_carry_i_6
INFO: [Physopt 32-662] Processed net geqOp0_carry__3_i_3__0_n_0.  Did not re-place instance geqOp0_carry__3_i_3__0
INFO: [Physopt 32-662] Processed net x_carry_i_7_n_0.  Did not re-place instance x_carry_i_7
INFO: [Physopt 32-662] Processed net x_carry_i_1__1_n_0.  Did not re-place instance x_carry_i_1__1
INFO: [Physopt 32-662] Processed net x_carry_i_8_n_0.  Did not re-place instance x_carry_i_8
INFO: [Physopt 32-662] Processed net x_carry__1_i_7_n_0.  Did not re-place instance x_carry__1_i_7
INFO: [Physopt 32-662] Processed net x_carry__1_i_8_n_0.  Did not re-place instance x_carry__1_i_8
INFO: [Physopt 32-662] Processed net x_carry__0_i_5_n_0.  Did not re-place instance x_carry__0_i_5
INFO: [Physopt 32-662] Processed net x_carry__0_i_6_n_0.  Did not re-place instance x_carry__0_i_6
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[21].  Did not re-place instance geqOp0_carry__3_i_1__0
INFO: [Physopt 32-662] Processed net x_carry__0_i_7_n_0.  Did not re-place instance x_carry__0_i_7
INFO: [Physopt 32-663] Processed net x_carry__0_i_8_n_0.  Re-placed instance x_carry__0_i_8
INFO: [Physopt 32-663] Processed net Regger.nextdata[16]_i_2_n_0.  Re-placed instance Regger.nextdata[16]_i_2
INFO: [Physopt 32-662] Processed net x_carry__1_i_5_n_0.  Did not re-place instance x_carry__1_i_5
INFO: [Physopt 32-662] Processed net x_carry__1_i_6_n_0.  Did not re-place instance x_carry__1_i_6
INFO: [Physopt 32-662] Processed net x_carry__2_i_7_n_0.  Did not re-place instance x_carry__2_i_7
INFO: [Physopt 32-663] Processed net x_carry__2_i_5_n_0.  Re-placed instance x_carry__2_i_5
INFO: [Physopt 32-662] Processed net x_carry__2_i_6_n_0.  Did not re-place instance x_carry__2_i_6
INFO: [Physopt 32-662] Processed net x_carry__2_i_8_n_0.  Did not re-place instance x_carry__2_i_8
INFO: [Physopt 32-662] Processed net geqOp0_carry__3_i_4__1_n_0.  Did not re-place instance geqOp0_carry__3_i_4__1
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[10].  Did not re-place instance geqOp0_carry__0_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[19].  Did not re-place instance geqOp0_carry__3_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[11].  Did not re-place instance geqOp0_carry__0_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[15].  Did not re-place instance geqOp0_carry__1_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[8].  Did not re-place instance geqOp0_carry__0_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[12].  Did not re-place instance geqOp0_carry__1_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[16].  Did not re-place instance geqOp0_carry__2_i_3__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[6].  Did not re-place instance geqOp0_carry_i_3__0
INFO: [Physopt 32-662] Processed net geqOp0_carry_i_4__1_n_0.  Did not re-place instance geqOp0_carry_i_4__1
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0.  Did not re-place instance Regger.nextdata[17]_i_3
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_9_n_0.  Did not re-place instance Regger.nextdata[17]_i_9
INFO: [Physopt 32-662] Processed net x_carry__3_i_3__0_n_0.  Did not re-place instance x_carry__3_i_3__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[14].  Did not re-place instance geqOp0_carry__1_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[18].  Did not re-place instance geqOp0_carry__2_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[7].  Did not re-place instance geqOp0_carry_i_2__0
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_2_n_0.  Re-placed instance Regger.nextdata[17]_i_2
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_8_n_0.  Re-placed instance Regger.nextdata[17]_i_8
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[4].  Did not re-place instance geqOp0_carry_i_1__0
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_7_n_0.  Re-placed instance Regger.nextdata[17]_i_7
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_10_n_0.  Did not re-place instance Regger.nextdata[17]_i_10
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29.  Did not re-place instance Regger.nextdata[16]_i_3
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[33].  Did not re-place instance x_carry_i_3__0
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_6_n_0.  Re-placed instance Regger.nextdata[17]_i_6
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[32].  Did not re-place instance x_carry_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[34].  Did not re-place instance x_carry_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[39].  Did not re-place instance x_carry__0_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[38].  Did not re-place instance x_carry__0_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[41].  Did not re-place instance x_carry__1_i_3__0
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_5_n_0.  Re-placed instance Regger.nextdata[17]_i_5
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[45].  Did not re-place instance x_carry__2_i_3
INFO: [Physopt 32-663] Processed net Regger.nextdata[16]_i_6_n_0.  Re-placed instance Regger.nextdata[16]_i_6
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[36].  Did not re-place instance x_carry__0_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[37].  Did not re-place instance x_carry__0_i_3__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[35].  Did not re-place instance x_carry_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[44].  Did not re-place instance x_carry__2_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[40].  Did not re-place instance x_carry__1_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[42].  Did not re-place instance x_carry__1_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[43].  Did not re-place instance x_carry__1_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[46].  Did not re-place instance x_carry__2_i_2
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[47].  Did not re-place instance x_carry__2_i_1
INFO: [Physopt 32-663] Processed net Regger.nextdata[16]_i_5_n_0.  Re-placed instance Regger.nextdata[16]_i_5
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[48].  Did not re-place instance x_carry__3_i_1__0
INFO: [Physopt 32-663] Processed net Regger.nextdata[6]_i_1_n_0.  Re-placed instance Regger.nextdata[6]_i_1
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[6].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[6]
INFO: [Physopt 32-663] Processed net Regger.nextdata[13]_i_1_n_0.  Re-placed instance Regger.nextdata[13]_i_1
INFO: [Physopt 32-663] Processed net Regger.nextdata[15]_i_1_n_0.  Re-placed instance Regger.nextdata[15]_i_1
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[13].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[13]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[15].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[15]
INFO: [Physopt 32-663] Processed net Regger.nextdata[5]_i_1_n_0.  Re-placed instance Regger.nextdata[5]_i_1
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[5].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[5]
INFO: [Physopt 32-663] Processed net Regger.nextdata[14]_i_1_n_0.  Re-placed instance Regger.nextdata[14]_i_1
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[14].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[14]
INFO: [Physopt 32-662] Processed net Regger.nextdata[8]_i_1_n_0.  Did not re-place instance Regger.nextdata[8]_i_1
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[8].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[8]
INFO: [Physopt 32-663] Processed net Regger.nextdata[9]_i_1_n_0.  Re-placed instance Regger.nextdata[9]_i_1
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[9].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[9]
INFO: [Physopt 32-663] Processed net Regger.nextdata[2]_i_1_n_0.  Re-placed instance Regger.nextdata[2]_i_1
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[8].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[8]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[2].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[2]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[5].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[5]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[9].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[9]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[2].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[2]
INFO: [Physopt 32-663] Processed net Regger.nextdata[16]_i_1_n_0.  Re-placed instance Regger.nextdata[16]_i_1
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[16].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[16]
INFO: [Physopt 32-663] Processed net Regger.nextdata[0]_i_1_n_0.  Re-placed instance Regger.nextdata[0]_i_1
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[0].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[0]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[0].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[0]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[15].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[15]
INFO: [Physopt 32-663] Processed net Regger.nextdata[12]_i_1_n_0.  Re-placed instance Regger.nextdata[12]_i_1
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[12].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[12]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[13].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[13]
INFO: [Physopt 32-663] Processed net Regger.nextdata[1]_i_1_n_0.  Re-placed instance Regger.nextdata[1]_i_1
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[1].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[1]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[14].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[14]
INFO: [Physopt 32-662] Processed net x_carry__3_i_2__1_n_0.  Did not re-place instance x_carry__3_i_2__1
INFO: [Physopt 32-663] Processed net Regger.nextdata[10]_i_1_n_0.  Re-placed instance Regger.nextdata[10]_i_1
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[10].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[10]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[16].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[16]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[10].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[10]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[1].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[1]
INFO: [Physopt 32-663] Processed net Regger.nextdata[3]_i_1_n_0.  Re-placed instance Regger.nextdata[3]_i_1
INFO: [Physopt 32-662] Processed net Regger.nextdata[4]_i_1_n_0.  Did not re-place instance Regger.nextdata[4]_i_1
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[3].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[3]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[4].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[4]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[4].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[4]
INFO: [Physopt 32-663] Processed net Regger.nextdata[11]_i_1_n_0.  Re-placed instance Regger.nextdata[11]_i_1
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[11].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[11]
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[3].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[3]
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[11].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[11]
INFO: [Physopt 32-661] Optimized 53 nets.  Re-placed 53 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 53 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 53 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.701 | TNS=-1171.296 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20941 ; free virtual = 32802
Phase 4 Single Cell Placement Optimization | Checksum: 7a197744

Time (s): cpu = 00:01:14 ; elapsed = 00:00:27 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20941 ; free virtual = 32802

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 75 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0.  Did not re-place instance MuxBeforeRegister.cRegArray[0][0]_i_1__2/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0.  Did not re-place instance Regger.nextdata[17]_i_3/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_9_n_0.  Did not re-place instance Regger.nextdata[17]_i_9/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_10_n_0.  Did not re-place instance Regger.nextdata[17]_i_10/O
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_2_n_0.  Re-placed instance Regger.nextdata[17]_i_2/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_5_n_0.  Did not re-place instance Regger.nextdata[17]_i_5/O
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_7_n_0.  Re-placed instance Regger.nextdata[17]_i_7/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_6_n_0.  Did not re-place instance Regger.nextdata[17]_i_6/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_8_n_0.  Did not re-place instance Regger.nextdata[17]_i_8/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_5_n_0.  Did not re-place instance Regger.nextdata[16]_i_5/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_6_n_0.  Did not re-place instance Regger.nextdata[16]_i_6/O
INFO: [Physopt 32-663] Processed net Regger.nextdata[6]_i_1_n_0.  Re-placed instance Regger.nextdata[6]_i_1/O
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[6].  Re-placed instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[6]/Q
INFO: [Physopt 32-663] Processed net Regger.nextdata[7]_i_1_n_0.  Re-placed instance Regger.nextdata[7]_i_1/O
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 11 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 11 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.701 | TNS=-1169.259 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20935 ; free virtual = 32796
Phase 5 Multi Cell Placement Optimization | Checksum: 9f35eb41

Time (s): cpu = 00:01:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20935 ; free virtual = 32796

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 9 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net Regger.nextdata[17]_i_3_n_0. Rewired (signal push) Regger.nextdata[17]_i_9_n_0 to 4 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net Regger.nextdata[17]_i_5_n_0. Rewired (signal push) PumaK7Window/theVI/res00000072_wi[12] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net Regger.nextdata[17]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net Regger.nextdata[17]_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net Regger.nextdata[17]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net Regger.nextdata[17]_i_8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net Regger.nextdata[16]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net Regger.nextdata[16]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 2 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20930 ; free virtual = 32790
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.701 | TNS=-1172.944 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20930 ; free virtual = 32790
Phase 6 Rewire | Checksum: fcd0c315

Time (s): cpu = 00:01:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20930 ; free virtual = 32790

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 23 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net Regger.nextdata[17]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-601] Processed net Regger.nextdata[17]_i_10_n_0. Net driver Regger.nextdata[17]_i_10 was replaced.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[33] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[34] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net Regger.nextdata[17]_i_9_n_0. Net driver Regger.nextdata[17]_i_9 was replaced.
INFO: [Physopt 32-81] Processed net Regger.nextdata[17]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net Regger.nextdata[17]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net Regger.nextdata[17]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[39] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[38] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[41] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[45] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[36] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[37] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[35] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[44] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[40] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[42] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[43] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[46] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[47] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[48] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.701 | TNS=-1171.508 |
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20930 ; free virtual = 32790
Phase 7 Critical Cell Optimization | Checksum: bae37957

Time (s): cpu = 00:02:00 ; elapsed = 00:00:51 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20930 ; free virtual = 32790

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net Regger.nextdata[16]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net Regger.nextdata[16]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29. Replicated 2 times.
INFO: [Physopt 32-601] Processed net PumaK7Window/theVI/res00000040_wi[49]. Net driver iRAM_reg_0_i_1__0_rewire was replaced.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.701 | TNS=-1162.805 |
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20930 ; free virtual = 32790
Phase 8 Fanout Optimization | Checksum: 24c5213cb

Time (s): cpu = 00:02:03 ; elapsed = 00:00:53 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20930 ; free virtual = 32790

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 75 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_4_n_0.  Did not re-place instance Regger.nextdata[16]_i_4_rewire
INFO: [Physopt 32-662] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0.  Did not re-place instance MuxBeforeRegister.cRegArray[0][0]_i_1__2
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[9].  Did not re-place instance geqOp0_carry__0_i_3__0
INFO: [Physopt 32-663] Processed net x_carry_i_5__0_n_0.  Re-placed instance x_carry_i_5__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_11354.  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[13].  Did not re-place instance geqOp0_carry__1_i_3__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[17].  Did not re-place instance geqOp0_carry__2_i_2__0
INFO: [Physopt 32-662] Processed net x_carry_i_6_n_0.  Did not re-place instance x_carry_i_6
INFO: [Physopt 32-662] Processed net x_carry_i_7_n_0.  Did not re-place instance x_carry_i_7
INFO: [Physopt 32-662] Processed net geqOp0_carry__3_i_3__0_n_0.  Did not re-place instance geqOp0_carry__3_i_3__0
INFO: [Physopt 32-662] Processed net x_carry__0_i_7_n_0.  Did not re-place instance x_carry__0_i_7
INFO: [Physopt 32-662] Processed net x_carry_i_1__1_n_0.  Did not re-place instance x_carry_i_1__1
INFO: [Physopt 32-663] Processed net x_carry_i_8_n_0.  Re-placed instance x_carry_i_8
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[21].  Did not re-place instance geqOp0_carry__3_i_1__0
INFO: [Physopt 32-663] Processed net x_carry__0_i_5_n_0.  Re-placed instance x_carry__0_i_5
INFO: [Physopt 32-662] Processed net x_carry__0_i_6_n_0.  Did not re-place instance x_carry__0_i_6
INFO: [Physopt 32-662] Processed net x_carry__1_i_7_n_0.  Did not re-place instance x_carry__1_i_7
INFO: [Physopt 32-663] Processed net x_carry__1_i_8_n_0.  Re-placed instance x_carry__1_i_8
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_2_n_0.  Did not re-place instance Regger.nextdata[16]_i_2_rewire
INFO: [Physopt 32-662] Processed net geqOp0_carry__3_i_4__1_n_0.  Did not re-place instance geqOp0_carry__3_i_4__1
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[10].  Did not re-place instance geqOp0_carry__0_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[19].  Did not re-place instance geqOp0_carry__3_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[11].  Did not re-place instance geqOp0_carry__0_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[15].  Did not re-place instance geqOp0_carry__1_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[8].  Did not re-place instance geqOp0_carry__0_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[12].  Did not re-place instance geqOp0_carry__1_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[16].  Did not re-place instance geqOp0_carry__2_i_3__0
INFO: [Physopt 32-662] Processed net x_carry__0_i_8_n_0.  Did not re-place instance x_carry__0_i_8
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[6].  Did not re-place instance geqOp0_carry_i_3__0
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_10_n_0.  Did not re-place instance Regger.nextdata[17]_i_10
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_3_n_0.  Re-placed instance Regger.nextdata[17]_i_3_rewire
INFO: [Physopt 32-662] Processed net geqOp0_carry_i_4__1_n_0.  Did not re-place instance geqOp0_carry_i_4__1
INFO: [Physopt 32-663] Processed net x_carry__1_i_5_n_0.  Re-placed instance x_carry__1_i_5
INFO: [Physopt 32-662] Processed net x_carry__1_i_6_n_0.  Did not re-place instance x_carry__1_i_6
INFO: [Physopt 32-662] Processed net x_carry__2_i_6_n_0.  Did not re-place instance x_carry__2_i_6
INFO: [Physopt 32-662] Processed net x_carry__2_i_7_n_0.  Did not re-place instance x_carry__2_i_7
INFO: [Physopt 32-663] Processed net x_carry__2_i_8_n_0.  Re-placed instance x_carry__2_i_8
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_2_n_0_repN.  Re-placed instance Regger.nextdata[17]_i_2_rewire_replica
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_6_n_0.  Did not re-place instance Regger.nextdata[17]_i_6
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[14].  Did not re-place instance geqOp0_carry__1_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[18].  Did not re-place instance geqOp0_carry__2_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[7].  Did not re-place instance geqOp0_carry_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[4].  Did not re-place instance geqOp0_carry_i_1__0
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_8_n_0.  Did not re-place instance Regger.nextdata[17]_i_8
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_5_n_0.  Re-placed instance Regger.nextdata[17]_i_5_rewire
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0_repN_1.  Did not re-place instance Regger.nextdata[17]_i_3_rewire_replica
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_7_n_0.  Did not re-place instance Regger.nextdata[17]_i_7
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_9_n_0.  Re-placed instance Regger.nextdata[17]_i_9
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_2_n_0.  Did not re-place instance Regger.nextdata[17]_i_2_rewire
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[34].  Did not re-place instance x_carry_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29_repN.  Did not re-place instance Regger.nextdata[16]_i_3_rewire_replica
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[33].  Did not re-place instance x_carry_i_3__0
INFO: [Physopt 32-662] Processed net x_carry__2_i_5_n_0.  Did not re-place instance x_carry__2_i_5
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[37].  Did not re-place instance x_carry__0_i_3__0
INFO: [Physopt 32-663] Processed net x_carry__3_i_3__0_n_0.  Re-placed instance x_carry__3_i_3__0
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/res00000040_wi[42].  Re-placed instance x_carry__1_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[32].  Did not re-place instance x_carry_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[38].  Did not re-place instance x_carry__0_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[36].  Did not re-place instance x_carry__0_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[39].  Did not re-place instance x_carry__0_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[40].  Did not re-place instance x_carry__1_i_4__0
INFO: [Physopt 32-663] Processed net Regger.nextdata[16]_i_5_n_0.  Re-placed instance Regger.nextdata[16]_i_5_rewire
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[35].  Did not re-place instance x_carry_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[45].  Did not re-place instance x_carry__2_i_3
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[43].  Did not re-place instance x_carry__1_i_1__0
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_6_n_0.  Did not re-place instance Regger.nextdata[16]_i_6
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[41].  Did not re-place instance x_carry__1_i_3__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29_repN_1.  Did not re-place instance Regger.nextdata[16]_i_3_rewire_replica_1
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[46].  Did not re-place instance x_carry__2_i_2
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[44].  Did not re-place instance x_carry__2_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29.  Did not re-place instance Regger.nextdata[16]_i_3_rewire
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[47].  Did not re-place instance x_carry__2_i_1
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[48].  Did not re-place instance x_carry__3_i_1__0
INFO: [Physopt 32-662] Processed net x_carry__3_i_2__1_n_0.  Did not re-place instance x_carry__3_i_2__1
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_3_n_0_repN.  Re-placed instance Regger.nextdata[17]_i_3_replica
INFO: [Physopt 32-661] Optimized 14 nets.  Re-placed 14 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 14 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.698 | TNS=-1164.247 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20929 ; free virtual = 32789
Phase 9 Single Cell Placement Optimization | Checksum: 1ca0a89ab

Time (s): cpu = 00:02:14 ; elapsed = 00:00:58 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20929 ; free virtual = 32789

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 76 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0.  Did not re-place instance MuxBeforeRegister.cRegArray[0][0]_i_1__2/O
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_3_n_0_repN_1.  Re-placed instance Regger.nextdata[17]_i_3_rewire_replica/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_10_n_0.  Did not re-place instance Regger.nextdata[17]_i_10/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_2_n_0_repN.  Did not re-place instance Regger.nextdata[17]_i_2_rewire_replica/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_7_n_0.  Did not re-place instance Regger.nextdata[17]_i_7/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_5_n_0.  Did not re-place instance Regger.nextdata[17]_i_5_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_2_n_0.  Did not re-place instance Regger.nextdata[17]_i_2_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0.  Did not re-place instance Regger.nextdata[17]_i_3_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_9_n_0.  Did not re-place instance Regger.nextdata[17]_i_9/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_6_n_0.  Did not re-place instance Regger.nextdata[17]_i_6/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_8_n_0.  Did not re-place instance Regger.nextdata[17]_i_8/O
INFO: [Physopt 32-663] Processed net Regger.nextdata[16]_i_5_n_0.  Re-placed instance Regger.nextdata[16]_i_5_rewire/O
INFO: [Physopt 32-663] Processed net Regger.nextdata[16]_i_6_n_0.  Re-placed instance Regger.nextdata[16]_i_6/O
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29_repN_1.  Did not re-place instance Regger.nextdata[16]_i_3_rewire_replica_1/O
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29.  Did not re-place instance Regger.nextdata[16]_i_3_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0_repN.  Did not re-place instance Regger.nextdata[17]_i_3_replica/O
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 9 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 9 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.698 | TNS=-1164.219 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20928 ; free virtual = 32789
Phase 10 Multi Cell Placement Optimization | Checksum: 16307ba03

Time (s): cpu = 00:02:31 ; elapsed = 00:01:04 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20928 ; free virtual = 32789

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 7 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net Regger.nextdata[17]_i_10_n_0. Rewired (signal push) PumaK7Window/theVI/res00000072_wi[20] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net Regger.nextdata[17]_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net Regger.nextdata[17]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net Regger.nextdata[17]_i_8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net Regger.nextdata[16]_i_5_n_0. Rewired (signal push) Regger.nextdata[17]_i_5_n_0 to 3 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net Regger.nextdata[16]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 2 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20928 ; free virtual = 32789
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.698 | TNS=-1164.316 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20928 ; free virtual = 32789
Phase 11 Rewire | Checksum: 95aafcb7

Time (s): cpu = 00:02:33 ; elapsed = 00:01:06 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20928 ; free virtual = 32789

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 29 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net Regger.nextdata[17]_i_3_n_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net Regger.nextdata[17]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net Regger.nextdata[17]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net Regger.nextdata[17]_i_2_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net Regger.nextdata[17]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net Regger.nextdata[17]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[34] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net Regger.nextdata[17]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net Regger.nextdata[17]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[33] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[37] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net Regger.nextdata[16]_i_5_n_0. Net driver Regger.nextdata[16]_i_5_rewire_rewire was replaced.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[38] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[36] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[39] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[40] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[35] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[45] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[43] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[41] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29. Net driver Regger.nextdata[16]_i_3_rewire_rewire was replaced.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[44] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net Regger.nextdata[16]_i_6_n_0. Net driver Regger.nextdata[16]_i_6 was replaced.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[42] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[46] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[47] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[48] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 3 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.698 | TNS=-1164.203 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20928 ; free virtual = 32789
Phase 12 Critical Cell Optimization | Checksum: 1139c5ab8

Time (s): cpu = 00:03:01 ; elapsed = 00:01:22 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20928 ; free virtual = 32789

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1139c5ab8

Time (s): cpu = 00:03:01 ; elapsed = 00:01:22 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20928 ; free virtual = 32789

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net Regger.nextdata[16]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net Regger.nextdata[16]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net PumaK7Window/theVI/res00000040_wi[49]. Net driver iRAM_reg_0_i_1__0_rewire was replaced.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.698 | TNS=-1161.994 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20928 ; free virtual = 32789
Phase 14 Fanout Optimization | Checksum: 15dd4fd78

Time (s): cpu = 00:03:04 ; elapsed = 00:01:24 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20928 ; free virtual = 32789

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 75 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_4_n_0.  Did not re-place instance Regger.nextdata[16]_i_4_rewire
INFO: [Physopt 32-662] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0.  Did not re-place instance MuxBeforeRegister.cRegArray[0][0]_i_1__2
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[9].  Did not re-place instance geqOp0_carry__0_i_3__0
INFO: [Physopt 32-662] Processed net x_carry_i_6_n_0.  Did not re-place instance x_carry_i_6
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_11354.  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[13].  Did not re-place instance geqOp0_carry__1_i_3__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[17].  Did not re-place instance geqOp0_carry__2_i_2__0
INFO: [Physopt 32-662] Processed net x_carry_i_7_n_0.  Did not re-place instance x_carry_i_7
INFO: [Physopt 32-662] Processed net x_carry__0_i_7_n_0.  Did not re-place instance x_carry__0_i_7
INFO: [Physopt 32-662] Processed net geqOp0_carry__3_i_3__0_n_0.  Did not re-place instance geqOp0_carry__3_i_3__0
INFO: [Physopt 32-662] Processed net x_carry_i_1__1_n_0.  Did not re-place instance x_carry_i_1__1
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_2_n_0.  Did not re-place instance Regger.nextdata[16]_i_2_rewire
INFO: [Physopt 32-662] Processed net x_carry_i_8_n_0.  Did not re-place instance x_carry_i_8
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[21].  Did not re-place instance geqOp0_carry__3_i_1__0
INFO: [Physopt 32-662] Processed net x_carry__0_i_6_n_0.  Did not re-place instance x_carry__0_i_6
INFO: [Physopt 32-662] Processed net x_carry__1_i_7_n_0.  Did not re-place instance x_carry__1_i_7
INFO: [Physopt 32-662] Processed net x_carry_i_5__0_n_0.  Did not re-place instance x_carry_i_5__0
INFO: [Physopt 32-662] Processed net geqOp0_carry__3_i_4__1_n_0.  Did not re-place instance geqOp0_carry__3_i_4__1
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[10].  Did not re-place instance geqOp0_carry__0_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[19].  Did not re-place instance geqOp0_carry__3_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[11].  Did not re-place instance geqOp0_carry__0_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[15].  Did not re-place instance geqOp0_carry__1_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[8].  Did not re-place instance geqOp0_carry__0_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[12].  Did not re-place instance geqOp0_carry__1_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[16].  Did not re-place instance geqOp0_carry__2_i_3__0
INFO: [Physopt 32-662] Processed net x_carry__0_i_8_n_0.  Did not re-place instance x_carry__0_i_8
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[6].  Did not re-place instance geqOp0_carry_i_3__0
INFO: [Physopt 32-662] Processed net geqOp0_carry_i_4__1_n_0.  Did not re-place instance geqOp0_carry_i_4__1
INFO: [Physopt 32-662] Processed net x_carry__1_i_6_n_0.  Did not re-place instance x_carry__1_i_6
INFO: [Physopt 32-662] Processed net x_carry__2_i_6_n_0.  Did not re-place instance x_carry__2_i_6
INFO: [Physopt 32-662] Processed net x_carry__1_i_8_n_0.  Did not re-place instance x_carry__1_i_8
INFO: [Physopt 32-662] Processed net x_carry__0_i_5_n_0.  Did not re-place instance x_carry__0_i_5
INFO: [Physopt 32-662] Processed net x_carry__2_i_7_n_0.  Did not re-place instance x_carry__2_i_7
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[7].  Did not re-place instance geqOp0_carry_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[14].  Did not re-place instance geqOp0_carry__1_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[18].  Did not re-place instance geqOp0_carry__2_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[4].  Did not re-place instance geqOp0_carry_i_1__0
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0_repN_1.  Did not re-place instance Regger.nextdata[17]_i_3_rewire_replica_rewire
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_10_n_0.  Did not re-place instance Regger.nextdata[17]_i_10_rewire
INFO: [Physopt 32-662] Processed net x_carry__2_i_8_n_0.  Did not re-place instance x_carry__2_i_8
INFO: [Physopt 32-662] Processed net x_carry__1_i_5_n_0.  Did not re-place instance x_carry__1_i_5
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_5_n_0.  Did not re-place instance Regger.nextdata[17]_i_5_rewire
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_2_n_0.  Did not re-place instance Regger.nextdata[17]_i_2_rewire
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_2_n_0_repN.  Did not re-place instance Regger.nextdata[17]_i_2_rewire_replica
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_7_n_0.  Did not re-place instance Regger.nextdata[17]_i_7
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0.  Did not re-place instance Regger.nextdata[17]_i_3_rewire_rewire
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_9_n_0.  Did not re-place instance Regger.nextdata[17]_i_9
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/res00000040_wi[34].  Re-placed instance x_carry_i_2__0
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_6_n_0.  Did not re-place instance Regger.nextdata[17]_i_6
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_8_n_0.  Did not re-place instance Regger.nextdata[17]_i_8
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[33].  Did not re-place instance x_carry_i_3__0
INFO: [Physopt 32-662] Processed net x_carry__2_i_5_n_0.  Did not re-place instance x_carry__2_i_5
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/res00000040_wi[37].  Re-placed instance x_carry__0_i_3__0
INFO: [Physopt 32-662] Processed net x_carry__3_i_3__0_n_0.  Did not re-place instance x_carry__3_i_3__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[32].  Did not re-place instance x_carry_i_4__0
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/res00000040_wi[38].  Re-placed instance x_carry__0_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[36].  Did not re-place instance x_carry__0_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29_repN.  Did not re-place instance Regger.nextdata[16]_i_3_rewire_replica_rewire
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[39].  Did not re-place instance x_carry__0_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[40].  Did not re-place instance x_carry__1_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[35].  Did not re-place instance x_carry_i_1__0
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/res00000040_wi[45].  Re-placed instance x_carry__2_i_3
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[43].  Did not re-place instance x_carry__1_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[41].  Did not re-place instance x_carry__1_i_3__0
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29.  Re-placed instance Regger.nextdata[16]_i_3_rewire_rewire
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[44].  Did not re-place instance x_carry__2_i_4__0
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29_repN_1.  Re-placed instance Regger.nextdata[16]_i_3_rewire_replica_1_rewire
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/res00000040_wi[42].  Re-placed instance x_carry__1_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[46].  Did not re-place instance x_carry__2_i_2
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[47].  Did not re-place instance x_carry__2_i_1
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_6_n_0.  Did not re-place instance Regger.nextdata[16]_i_6
INFO: [Physopt 32-663] Processed net Regger.nextdata[16]_i_5_n_0.  Re-placed instance Regger.nextdata[16]_i_5_rewire_rewire
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[48].  Did not re-place instance x_carry__3_i_1__0
INFO: [Physopt 32-662] Processed net x_carry__3_i_2__1_n_0.  Did not re-place instance x_carry__3_i_2__1
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0_repN.  Did not re-place instance Regger.nextdata[17]_i_3_replica
INFO: [Physopt 32-661] Optimized 8 nets.  Re-placed 8 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 8 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.698 | TNS=-1161.641 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20921 ; free virtual = 32782
Phase 15 Single Cell Placement Optimization | Checksum: 16b367963

Time (s): cpu = 00:03:15 ; elapsed = 00:01:28 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20921 ; free virtual = 32782

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 75 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0.  Did not re-place instance MuxBeforeRegister.cRegArray[0][0]_i_1__2/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0_repN_1.  Did not re-place instance Regger.nextdata[17]_i_3_rewire_replica_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_10_n_0.  Did not re-place instance Regger.nextdata[17]_i_10_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_5_n_0.  Did not re-place instance Regger.nextdata[17]_i_5_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_2_n_0.  Did not re-place instance Regger.nextdata[17]_i_2_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_2_n_0_repN.  Did not re-place instance Regger.nextdata[17]_i_2_rewire_replica/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_7_n_0.  Did not re-place instance Regger.nextdata[17]_i_7/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0.  Did not re-place instance Regger.nextdata[17]_i_3_rewire_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_9_n_0.  Did not re-place instance Regger.nextdata[17]_i_9/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_6_n_0.  Did not re-place instance Regger.nextdata[17]_i_6/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_8_n_0.  Did not re-place instance Regger.nextdata[17]_i_8/O
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29_repN_1.  Re-placed instance Regger.nextdata[16]_i_3_rewire_replica_1_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_6_n_0.  Did not re-place instance Regger.nextdata[16]_i_6/O
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29.  Did not re-place instance Regger.nextdata[16]_i_3_rewire_rewire/O
INFO: [Physopt 32-663] Processed net Regger.nextdata[16]_i_5_n_0.  Re-placed instance Regger.nextdata[16]_i_5_rewire_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0_repN.  Did not re-place instance Regger.nextdata[17]_i_3_replica/O
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.698 | TNS=-1161.662 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785
Phase 16 Multi Cell Placement Optimization | Checksum: 13d62b2db

Time (s): cpu = 00:03:32 ; elapsed = 00:01:34 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net Regger.nextdata[17]_i_5_n_0. Rewired (signal push) PumaK7Window/theVI/res00000072_wi[13] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.698 | TNS=-1161.688 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785
Phase 17 Rewire | Checksum: 16f488d74

Time (s): cpu = 00:03:33 ; elapsed = 00:01:35 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 15 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net Regger.nextdata[17]_i_2_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-601] Processed net Regger.nextdata[17]_i_5_n_0. Net driver Regger.nextdata[17]_i_5_rewire_rewire was replaced.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[34] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[33] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[36] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[40] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[37] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[38] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net Regger.nextdata[16]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[45] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PumaK7Window/theVI/res00000040_wi[42] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net Regger.nextdata[17]_i_5_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net Regger.nextdata[16]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.698 | TNS=-1161.708 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785
Phase 18 Critical Cell Optimization | Checksum: 194614001

Time (s): cpu = 00:03:47 ; elapsed = 00:01:42 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 194614001

Time (s): cpu = 00:03:47 ; elapsed = 00:01:43 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 194614001

Time (s): cpu = 00:03:47 ; elapsed = 00:01:43 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 194614001

Time (s): cpu = 00:03:47 ; elapsed = 00:01:43 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 194614001

Time (s): cpu = 00:03:47 ; elapsed = 00:01:43 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 194614001

Time (s): cpu = 00:03:47 ; elapsed = 00:01:43 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 194614001

Time (s): cpu = 00:03:47 ; elapsed = 00:01:43 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 194614001

Time (s): cpu = 00:03:47 ; elapsed = 00:01:43 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 194614001

Time (s): cpu = 00:03:47 ; elapsed = 00:01:43 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 60 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 37 nets.  Swapped 691 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 37 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 691 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.349 | TNS=-1155.858 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785
Phase 27 Critical Pin Optimization | Checksum: 194614001

Time (s): cpu = 00:03:48 ; elapsed = 00:01:44 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20924 ; free virtual = 32785

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/we' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 258 to 130. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/we' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 264 to 136. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 136.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sMarWrite' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 258 to 130. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/dina[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 533 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[0]_rep' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 537 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[0]_rep__0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 537 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[0]_rep__1' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 468 to 157. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 157.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[0]_rep__2' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 525 to 176. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 176.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/dina[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 533 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[1]_rep' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 537 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[1]_rep__0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 537 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[1]_rep__1' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 468 to 157. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 157.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[1]_rep__2' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 525 to 176. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 176.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/dina[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 533 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[2]_rep' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 537 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[2]_rep__0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 537 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[2]_rep__1' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 468 to 157. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 157.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[2]_rep__2' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 525 to 176. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 176.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/dina[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 533 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[3]_rep' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 537 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[3]_rep__0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 537 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[3]_rep__1' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 468 to 157. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 157.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[3]_rep__2' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 525 to 176. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 176.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/dina[4]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 533 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[4]_rep' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 537 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[4]_rep__0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 537 to 180. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[4]_rep__1' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 468 to 157. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 157.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/n_0_ArbBlock.sChannel_reg[4]_rep__2' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 525 to 176. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 176.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtcrBlock.TtcIf.TTC_Mem/Kintex7Gen.TheK7Mem/O1' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 448 to 225. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 225.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchStatusPusherX/IspDspIf.ChinchTxPostingMux2x/NDeepGen.PayloadMem/Kintex7Gen.TheK7Mem/O1' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 264 to 136. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 136.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchStatusPusherX/IspDspIf.ChinchTxPostingMux2x/sWriteAddress[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 390 to 133. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 133.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchStatusPusherX/IspDspIf.ChinchTxPostingMux2x/sWriteAddress[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 389 to 132. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 132.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchStatusPusherX/IspDspIf.ChinchTxPostingMux2x/sWriteAddress[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 388 to 131. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1022] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchStatusPusherX/IspIf.UpperStatusBuffer/Kintex7Gen.TheK7Mem/a[2]' has -through timing constraint at pin 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchStatusPusherX/IspIf.UpperStatusBuffer/D[2]' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 385 to 67 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchStatusPusherX/IspIf.UpperStatusBuffer/Kintex7Gen.TheK7Mem/a[1]' has -through timing constraint at pin 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchStatusPusherX/IspIf.UpperStatusBuffer/D[1]' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 385 to 67 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchStatusPusherX/IspIf.UpperStatusBuffer/Kintex7Gen.TheK7Mem/a[0]' has -through timing constraint at pin 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchStatusPusherX/IspIf.UpperStatusBuffer/D[0]' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 385 to 67 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/DmaStatHbMcTxMux/Q[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 392 to 135. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 135.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/DmaStatHbMcTxMux/sWriteAddress[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 391 to 134. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 134.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/DmaStatHbMcTxMux/sWriteAddress[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 390 to 133. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 133.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/DmaStatHbMcTxMux/sWriteAddress[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 389 to 132. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 132.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/DmaStatHbMcTxMux/sWriteAddress[4]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 388 to 131. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/DmaStatTxMux/NDeepGen.PayloadMem/Kintex7Gen.TheK7Mem/we' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 260 to 132. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 132.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/DmaStatTxMux/sWriteAddress[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 390 to 133. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 133.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/DmaStatTxMux/sWriteAddress[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 389 to 132. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 132.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/DmaStatTxMux/sWriteAddress[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 388 to 131. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HBRXBEFIFO/sPackPayloadWpntr[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 394 to 137. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 137.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HBRXBEFIFO/sPackPayloadWpntr[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 393 to 136. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 136.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HBRXBEFIFO/sPackPayloadWpntr[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 392 to 135. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 135.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HBTXBEFIFO/sWriteFirstWordMem' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 258 to 130. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HBTXBEFIFO/sWriteHeaderPTR[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 346 to 119. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 119.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HBTXBEFIFO/sWriteHeaderPTR[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 345 to 118. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 118.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HBTXBEFIFO/sWriteHeaderPTR[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 344 to 117. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 117.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HBTXBEFIFO/sWriteHeaderPTR[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 343 to 116. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 116.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HBTXBEFIFO/sWritePayloadPTR[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 395 to 138. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 138.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HBTXBEFIFO/sWritePayloadPTR[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 394 to 137. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 137.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HBTXBEFIFO/sWritePayloadPTR[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 393 to 136. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 136.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HBTXBEFIFO/sWritePayloadPTR[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 392 to 135. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 135.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HbMcTxMux/Q[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 391 to 134. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 134.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HbMcTxMux/sWriteAddress[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 391 to 134. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 134.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HbMcTxMux/sWriteAddress[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 390 to 133. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 133.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HbMcTxMux/sWriteAddress[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 389 to 132. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 132.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/HbMcTxMux/sWriteAddress[4]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 388 to 131. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOOneClockGen.IORXBEFIFOOC/n_0_sPackHeaderWpntr_reg[0]_rep' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 271 to 92. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 92.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOOneClockGen.IORXBEFIFOOC/n_0_sPackHeaderWpntr_reg[1]_rep' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 271 to 92. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 92.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOOneClockGen.IORXBEFIFOOC/n_0_sPackHeaderWpntr_reg[2]_rep' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 271 to 92. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 92.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOOneClockGen.IORXBEFIFOOC/n_0_sPackHeaderWpntr_reg[3]_rep' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 271 to 92. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 92.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOOneClockGen.IORXBEFIFOOC/n_0_sPackHeaderWpntr_reg[4]_rep' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 271 to 92. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 92.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOOneClockGen.IORXBEFIFOOC/sPackPayloadWpntr[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 400 to 143. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 143.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOOneClockGen.IORXBEFIFOOC/sPackPayloadWpntr[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 399 to 142. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 142.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOOneClockGen.IORXBEFIFOOC/sPackPayloadWpntr[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 398 to 141. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 141.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOOneClockGen.IORXBEFIFOOC/sPackPayloadWpntr[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 397 to 140. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 140.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOOneClockGen.IORXBEFIFOOC/sPackPayloadWpntr[4]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 396 to 139. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 139.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOSLAVE/IOReqProcessor/SidelineIf.ReadSidelineFIFO/sWPNTR[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 320 to 111. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 111.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOSLAVE/IOReqProcessor/SidelineIf.ReadSidelineFIFO/sWPNTR[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 319 to 110. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 110.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOSLAVE/IOReqProcessor/SidelineIf.ReadSidelineFIFO/sWPNTR[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 318 to 109. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 109.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOSLAVE/IOReqProcessor/SidelineIf.ReadSidelineFIFO/sWPNTR[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 317 to 108. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 108.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/IOSLAVE/IOReqProcessor/SidelineIf.ReadSidelineFIFO/sWPNTR[4]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 316 to 107. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 107.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/RegisterInterfaceX/sCoreAddress[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 384 to 129. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/RegisterInterfaceX/sCoreAddress[4]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 384 to 129. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/RegisterInterfaceX/sCoreAddress[5]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 384 to 129. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 129.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/O1' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 265 to 137. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 137.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/sWPNTR[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 391 to 134. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 134.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/sWPNTR[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 390 to 133. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 133.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/sWPNTR[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 389 to 132. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 132.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/sWPNTR[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 388 to 131. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 131.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/ReorderFifo/sWPNTR[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 254 to 89. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 89.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/ReorderFifo/sWPNTR[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 253 to 88. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 88.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/ReorderFifo/sWPNTR[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 252 to 87. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 87.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/ReorderFifo/sWPNTR[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 251 to 86. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 86.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/ReorderFifo/sWPNTR[4]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 250 to 85. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 85.
INFO: [Physopt 32-1132] Very high fanout net 'G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/we' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 258 to 130. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 130.
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/G2PcieX4K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/clear. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.349 | TNS=-1155.858 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20909 ; free virtual = 32770
Phase 28 Very High Fanout Optimization | Checksum: 17e84e38d

Time (s): cpu = 00:03:52 ; elapsed = 00:01:46 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20909 ; free virtual = 32770

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 113 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_4_n_0.  Did not re-place instance Regger.nextdata[16]_i_4_rewire
INFO: [Physopt 32-662] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0.  Did not re-place instance MuxBeforeRegister.cRegArray[0][0]_i_1__2
INFO: [Physopt 32-662] Processed net geqOp0_carry__3_i_3__0_n_0.  Did not re-place instance geqOp0_carry__3_i_3__0
INFO: [Physopt 32-662] Processed net x_carry_i_7_n_0.  Did not re-place instance x_carry_i_7
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_11354.  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_2_n_0.  Did not re-place instance Regger.nextdata[16]_i_2_rewire
INFO: [Physopt 32-662] Processed net x_carry_i_8_n_0.  Did not re-place instance x_carry_i_8
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_8_n_0.  Re-placed instance Regger.nextdata[17]_i_8
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_2_n_0_repN.  Re-placed instance Regger.nextdata[17]_i_2_rewire_replica_rewire
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[21].  Did not re-place instance geqOp0_carry__3_i_1__0
INFO: [Physopt 32-662] Processed net geqOp0_carry_i_4__1_n_0.  Did not re-place instance geqOp0_carry_i_4__1
INFO: [Physopt 32-662] Processed net x_carry__0_i_7_n_0.  Did not re-place instance x_carry__0_i_7
INFO: [Physopt 32-662] Processed net x_carry_i_1__1_n_0.  Did not re-place instance x_carry_i_1__1
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_6_n_0.  Did not re-place instance Regger.nextdata[17]_i_6
INFO: [Physopt 32-662] Processed net geqOp0_carry__3_i_4__1_n_0.  Did not re-place instance geqOp0_carry__3_i_4__1
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_5_n_0.  Re-placed instance Regger.nextdata[17]_i_5_rewire_rewire
INFO: [Physopt 32-662] Processed net x_carry_i_6_n_0.  Did not re-place instance x_carry_i_6
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_7_n_0.  Re-placed instance Regger.nextdata[17]_i_7
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_2_n_0.  Re-placed instance Regger.nextdata[17]_i_2_rewire_rewire
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[10].  Did not re-place instance geqOp0_carry__0_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[9].  Did not re-place instance geqOp0_carry__0_i_3__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[13].  Did not re-place instance geqOp0_carry__1_i_3__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[17].  Did not re-place instance geqOp0_carry__2_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29_repN.  Did not re-place instance Regger.nextdata[16]_i_3_rewire_replica_rewire
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0_repN_1.  Did not re-place instance Regger.nextdata[17]_i_3_rewire_replica_rewire
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/res00000040_wi[33].  Re-placed instance x_carry_i_3__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[11].  Did not re-place instance geqOp0_carry__0_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[15].  Did not re-place instance geqOp0_carry__1_i_1__0
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_10_n_0.  Did not re-place instance Regger.nextdata[17]_i_10_rewire
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_5_n_0_repN.  Re-placed instance Regger.nextdata[17]_i_5_rewire_replica
INFO: [Physopt 32-662] Processed net x_carry__0_i_8_n_0.  Did not re-place instance x_carry__0_i_8
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[8].  Did not re-place instance geqOp0_carry__0_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[12].  Did not re-place instance geqOp0_carry__1_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[16].  Did not re-place instance geqOp0_carry__2_i_3__0
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/res00000040_wi[32].  Re-placed instance x_carry_i_4__0
INFO: [Physopt 32-662] Processed net x_carry_i_5__0_n_0.  Did not re-place instance x_carry_i_5__0
INFO: [Physopt 32-663] Processed net Regger.nextdata[17]_i_9_n_0.  Re-placed instance Regger.nextdata[17]_i_9
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0.  Did not re-place instance Regger.nextdata[17]_i_3_rewire_rewire
INFO: [Physopt 32-663] Processed net Regger.nextdata[16]_i_5_n_0.  Re-placed instance Regger.nextdata[16]_i_5_rewire_rewire
INFO: [Physopt 32-662] Processed net x_carry__0_i_5_n_0.  Did not re-place instance x_carry__0_i_5
INFO: [Physopt 32-662] Processed net x_carry__0_i_6_n_0.  Did not re-place instance x_carry__0_i_6
INFO: [Physopt 32-663] Processed net Regger.nextdata[16]_i_6_n_0.  Re-placed instance Regger.nextdata[16]_i_6
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[19].  Did not re-place instance geqOp0_carry__3_i_2__0
INFO: [Physopt 32-662] Processed net x_carry__1_i_7_n_0.  Did not re-place instance x_carry__1_i_7
INFO: [Physopt 32-662] Processed net x_carry__1_i_8_n_0.  Did not re-place instance x_carry__1_i_8
INFO: [Physopt 32-662] Processed net x_carry__2_i_7_n_0.  Did not re-place instance x_carry__2_i_7
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/res00000040_wi[43].  Re-placed instance x_carry__1_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[34].  Did not re-place instance x_carry_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29_repN_1.  Did not re-place instance Regger.nextdata[16]_i_3_rewire_replica_1_rewire
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[37].  Did not re-place instance x_carry__0_i_3__0
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/res00000040_wi[39].  Re-placed instance x_carry__0_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[40].  Did not re-place instance x_carry__1_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[7].  Did not re-place instance geqOp0_carry_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[38].  Did not re-place instance x_carry__0_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[36].  Did not re-place instance x_carry__0_i_4__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[14].  Did not re-place instance geqOp0_carry__1_i_2__0
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/res00000040_wi[35].  Re-placed instance x_carry_i_1__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[18].  Did not re-place instance geqOp0_carry__2_i_1__0
INFO: [Physopt 32-663] Processed net PumaK7Window/theVI/res00000040_wi[41].  Re-placed instance x_carry__1_i_3__0
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net x_carry__1_i_6_n_0.  Did not re-place instance x_carry__1_i_6
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[6].  Did not re-place instance geqOp0_carry_i_3__0
INFO: [Physopt 32-662] Processed net x_carry__1_i_5_n_0.  Did not re-place instance x_carry__1_i_5
INFO: [Physopt 32-662] Processed net x_carry__2_i_6_n_0.  Did not re-place instance x_carry__2_i_6
INFO: [Physopt 32-662] Processed net x_carry__2_i_5_n_0.  Did not re-place instance x_carry__2_i_5
INFO: [Physopt 32-662] Processed net x_carry__2_i_8_n_0.  Did not re-place instance x_carry__2_i_8
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[47].  Did not re-place instance x_carry__2_i_1
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[42].  Did not re-place instance x_carry__1_i_2__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[46].  Did not re-place instance x_carry__2_i_2
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/p_0_in[4].  Did not re-place instance geqOp0_carry_i_1__0
INFO: [Physopt 32-662] Processed net x_carry__3_i_3__0_n_0.  Did not re-place instance x_carry__3_i_3__0
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/res00000040_wi[48].  Did not re-place instance x_carry__3_i_1__0
INFO: [Physopt 32-662] Processed net x_carry__3_i_2__1_n_0.  Did not re-place instance x_carry__3_i_2__1
INFO: [Physopt 32-662] Processed net Regger.nextdata[7]_i_1_n_0.  Did not re-place instance Regger.nextdata[7]_i_1
INFO: [Physopt 32-662] Processed net Regger.nextdata[11]_i_1_n_0.  Did not re-place instance Regger.nextdata[11]_i_1
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[11].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[11]
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[8].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[8]
INFO: [Physopt 32-662] Processed net Regger.nextdata[10]_i_1_n_0.  Did not re-place instance Regger.nextdata[10]_i_1
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[0].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[0]
INFO: [Physopt 32-662] Processed net Regger.nextdata[14]_i_1_n_0.  Did not re-place instance Regger.nextdata[14]_i_1
INFO: [Physopt 32-662] Processed net Regger.nextdata[12]_i_1_n_0.  Did not re-place instance Regger.nextdata[12]_i_1
INFO: [Physopt 32-662] Processed net Regger.nextdata[4]_i_1_n_0.  Did not re-place instance Regger.nextdata[4]_i_1
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[4].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[4]
INFO: [Physopt 32-662] Processed net Regger.nextdata[13]_i_1_n_0.  Did not re-place instance Regger.nextdata[13]_i_1
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[13].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[13]
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[15].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[15]
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[12].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[12]
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[8].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[8]
INFO: [Physopt 32-662] Processed net Regger.nextdata[1]_i_1_n_0.  Did not re-place instance Regger.nextdata[1]_i_1
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[1].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[1]
INFO: [Physopt 32-661] Optimized 39 nets.  Re-placed 39 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 39 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 39 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.349 | TNS=-1152.256 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20921 ; free virtual = 32782
Phase 29 Single Cell Placement Optimization | Checksum: 1aa7faf18

Time (s): cpu = 00:04:06 ; elapsed = 00:01:51 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20921 ; free virtual = 32782

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0.  Did not re-place instance MuxBeforeRegister.cRegArray[0][0]_i_1__2/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_2_n_0.  Did not re-place instance Regger.nextdata[17]_i_2_rewire_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_7_n_0.  Did not re-place instance Regger.nextdata[17]_i_7/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_5_n_0.  Did not re-place instance Regger.nextdata[17]_i_5_rewire_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_2_n_0_repN.  Did not re-place instance Regger.nextdata[17]_i_2_rewire_replica_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_6_n_0.  Did not re-place instance Regger.nextdata[17]_i_6/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_10_n_0.  Did not re-place instance Regger.nextdata[17]_i_10_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0.  Did not re-place instance Regger.nextdata[17]_i_3_rewire_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0_repN_1.  Did not re-place instance Regger.nextdata[17]_i_3_rewire_replica_rewire/O
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29_repN_1.  Did not re-place instance Regger.nextdata[16]_i_3_rewire_replica_1_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_9_n_0.  Did not re-place instance Regger.nextdata[17]_i_9/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_5_n_0_repN.  Did not re-place instance Regger.nextdata[17]_i_5_rewire_replica/O
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/TmpOut1__29.  Did not re-place instance Regger.nextdata[16]_i_3_rewire_rewire/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_3_n_0_repN.  Did not re-place instance Regger.nextdata[17]_i_3_replica/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_2_n_0_repN_1.  Did not re-place instance Regger.nextdata[17]_i_2_rewire_replica/O
INFO: [Physopt 32-662] Processed net Regger.nextdata[17]_i_10_n_0_repN.  Did not re-place instance Regger.nextdata[17]_i_10_replica/O
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[3].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[3]/Q
INFO: [Physopt 32-662] Processed net Regger.nextdata[4]_i_1_n_0.  Did not re-place instance Regger.nextdata[4]_i_1/O
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[4].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[4]/Q
INFO: [Physopt 32-662] Processed net Regger.nextdata[13]_i_1_n_0.  Did not re-place instance Regger.nextdata[13]_i_1/O
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[13].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[13]/Q
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[0].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[0]/Q
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[5].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[5]/Q
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg_n_0_[8].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg/Regger.nextdata_reg[8]/Q
INFO: [Physopt 32-662] Processed net Regger.nextdata[12]_i_1_n_0.  Did not re-place instance Regger.nextdata[12]_i_1/O
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[12].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[12]/Q
INFO: [Physopt 32-662] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_8349[14].  Did not re-place instance PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_ishiftreg_2/Regger.nextdata_reg[14]/Q
INFO: [Physopt 32-662] Processed net Regger.nextdata[15]_i_1_n_0.  Did not re-place instance Regger.nextdata[15]_i_1/O
INFO: [Physopt 32-661] Optimized 10 nets.  Re-placed 25 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 25 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.349 | TNS=-1151.315 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20921 ; free virtual = 32782
Phase 30 Multi Cell Placement Optimization | Checksum: 2327c0180

Time (s): cpu = 00:04:29 ; elapsed = 00:01:59 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20921 ; free virtual = 32782

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 2327c0180

Time (s): cpu = 00:04:29 ; elapsed = 00:01:59 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20921 ; free virtual = 32782

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.349 | TNS=-1151.315 |
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_11354. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-558] Cell 'PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance' has XDC timing constraint. Skip DSP register optimization
Resolution: Check timing constraints for the specified cell.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_28820[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/GenFixed.NiLvFxpComparex/geqOp0_carry__3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net geqOp0_carry__3_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_x_dash_y_10529[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net x_carry_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.343 | TNS=-1151.309 |
INFO: [Physopt 32-702] Processed net x_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net Regger.nextdata[16]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_2_n_0.  Did not re-place instance Regger.nextdata[16]_i_2_rewire
INFO: [Physopt 32-702] Processed net Regger.nextdata[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0.  Did not re-place instance MuxBeforeRegister.cRegArray[0][0]_i_1__2/O
INFO: [Physopt 32-702] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-558] Cell 'PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance' has XDC timing constraint. Skip DSP register optimization
Resolution: Check timing constraints for the specified cell.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/res00000072_wi[33]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-558] Cell 'PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance' has XDC timing constraint. Skip DSP register optimization
Resolution: Check timing constraints for the specified cell.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_29671[46]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-558] Cell 'PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance' has XDC timing constraint. Skip DSP register optimization
Resolution: Check timing constraints for the specified cell.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_35991[45]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-558] Cell 'PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance' has XDC timing constraint. Skip DSP register optimization
Resolution: Check timing constraints for the specified cell.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_21328[46]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-558] Cell 'PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance' has XDC timing constraint. Skip DSP register optimization
Resolution: Check timing constraints for the specified cell.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_53706[47]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-558] Cell 'PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance' has XDC timing constraint. Skip DSP register optimization
Resolution: Check timing constraints for the specified cell.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_22785[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_11354. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_28820[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/GenFixed.NiLvFxpComparex/geqOp0_carry__3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net geqOp0_carry__3_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_x_dash_y_10529[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net x_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_2_n_0.  Did not re-place instance Regger.nextdata[16]_i_2_rewire
INFO: [Physopt 32-702] Processed net Regger.nextdata[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0.  Did not re-place instance MuxBeforeRegister.cRegArray[0][0]_i_1__2/O
INFO: [Physopt 32-702] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/res00000072_wi[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_29671[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_35991[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_21328[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_53706[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_22785[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.343 | TNS=-1151.309 |
Phase 32 Critical Path Optimization | Checksum: 1691f9dcf

Time (s): cpu = 00:04:45 ; elapsed = 00:02:06 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20914 ; free virtual = 32774

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.343 | TNS=-1151.309 |
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_11354. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-558] Cell 'PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance' has XDC timing constraint. Skip DSP register optimization
Resolution: Check timing constraints for the specified cell.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_28820[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/GenFixed.NiLvFxpComparex/geqOp0_carry__3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net geqOp0_carry__3_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_x_dash_y_10529[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net x_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net Regger.nextdata[16]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_2_n_0.  Did not re-place instance Regger.nextdata[16]_i_2_rewire
INFO: [Physopt 32-702] Processed net Regger.nextdata[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0.  Did not re-place instance MuxBeforeRegister.cRegArray[0][0]_i_1__2/O
INFO: [Physopt 32-702] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-558] Cell 'PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance' has XDC timing constraint. Skip DSP register optimization
Resolution: Check timing constraints for the specified cell.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/res00000072_wi[33]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-558] Cell 'PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance' has XDC timing constraint. Skip DSP register optimization
Resolution: Check timing constraints for the specified cell.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_29671[46]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-558] Cell 'PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance' has XDC timing constraint. Skip DSP register optimization
Resolution: Check timing constraints for the specified cell.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_35991[45]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-558] Cell 'PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance' has XDC timing constraint. Skip DSP register optimization
Resolution: Check timing constraints for the specified cell.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_21328[46]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-558] Cell 'PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance' has XDC timing constraint. Skip DSP register optimization
Resolution: Check timing constraints for the specified cell.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_53706[47]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-558] Cell 'PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance' has XDC timing constraint. Skip DSP register optimization
Resolution: Check timing constraints for the specified cell.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_22785[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_11354. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_28820[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/GenFixed.NiLvFxpComparex/geqOp0_carry__3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net geqOp0_carry__3_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_x_dash_y_10529[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net x_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Regger.nextdata[16]_i_2_n_0.  Did not re-place instance Regger.nextdata[16]_i_2_rewire
INFO: [Physopt 32-702] Processed net Regger.nextdata[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0.  Did not re-place instance MuxBeforeRegister.cRegArray[0][0]_i_1__2/O
INFO: [Physopt 32-702] Processed net MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/res00000072_wi[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_29671[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_35991[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_21328[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_53706[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_22785[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.343 | TNS=-1151.309 |
Phase 33 Critical Path Optimization | Checksum: 15790084d

Time (s): cpu = 00:04:58 ; elapsed = 00:02:11 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20913 ; free virtual = 32774

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 15790084d

Time (s): cpu = 00:04:58 ; elapsed = 00:02:11 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20913 ; free virtual = 32774

Phase 35 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-9.343 | TNS=-1151.309 | WHS=-0.336 | THS=-175.596 |
INFO: [Physopt 32-45] Identified 59 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 55 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 55 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-9.343 | TNS=-1151.309 | WHS=-0.249 | THS=-160.297 |
Phase 35 Hold Fix Optimization | Checksum: d12cb5eb

Time (s): cpu = 00:05:36 ; elapsed = 00:02:26 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20908 ; free virtual = 32769
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20908 ; free virtual = 32769
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-9.343 | TNS=-1151.309 | WHS=-0.249 | THS=-160.297 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.005  |          7.384  |            2  |              0  |                     6  |           0  |           3  |  00:00:07  |
|  Single Cell Placement   |          0.092  |         14.065  |            0  |              0  |                   114  |           0  |           4  |  00:00:21  |
|  Multi Cell Placement    |          0.000  |          2.985  |            0  |              0  |                    20  |           0  |           4  |  00:00:23  |
|  Rewire                  |          0.000  |         -3.810  |            3  |              0  |                     5  |           0  |           3  |  00:00:05  |
|  Critical Cell           |          0.000  |          1.530  |            3  |              0  |                     9  |           0  |           3  |  00:00:41  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.349  |          5.851  |            0  |              0  |                    37  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            2  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.006  |          0.006  |            0  |              0  |                     1  |           0  |           2  |  00:00:11  |
|  Total                   |          0.452  |         28.011  |           10  |              0  |                   193  |           0  |          33  |  00:01:51  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.087  |         15.300  |          55  |          0  |              55  |           0  |           1  |  00:00:06  |
|  Total                      |          0.087  |         15.300  |          55  |          0  |              55  |           0  |           1  |  00:00:06  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20908 ; free virtual = 32769
Ending Physical Synthesis Task | Checksum: 1fdab805f

Time (s): cpu = 00:05:37 ; elapsed = 00:02:26 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20908 ; free virtual = 32769
INFO: [Common 17-83] Releasing license: Implementation
819 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:51 ; elapsed = 00:02:31 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20952 ; free virtual = 32813
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force "workerCheckpoints/phys_opt_design.dcp"
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20698 ; free virtual = 32771
INFO: [Common 17-1381] The checkpoint '/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/workerCheckpoints/phys_opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 3837.988 ; gain = 0.000 ; free physical = 20891 ; free virtual = 32792
# package require struct::list
# package require struct::set
# write_xdc -constraints invalid "unapplied_constraints.xdc"
# set_param general.maxThreads "4"
# route_design -directive "MoreGlobalIterations"
Command: route_design -directive MoreGlobalIterations
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal aUserGpio[31] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal aUserGpio[7] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal aUserGpio[8] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal aUserGpio[9] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal aUserGpio_n[41] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal aUserGpio_n[8] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal aUserGpio_n[9] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'MoreGlobalIterations'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a9b601d9 ConstDB: 0 ShapeSum: 7c44009b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1328553ec

Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 3902.137 ; gain = 64.148 ; free physical = 20593 ; free virtual = 32495
Post Restoration Checksum: NetGraph: e1bb317e NumContArr: 50ca226e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1328553ec

Time (s): cpu = 00:00:53 ; elapsed = 00:00:22 . Memory (MB): peak = 3902.137 ; gain = 64.148 ; free physical = 20663 ; free virtual = 32564

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1328553ec

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 3925.137 ; gain = 87.148 ; free physical = 20631 ; free virtual = 32533

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1328553ec

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 3925.137 ; gain = 87.148 ; free physical = 20631 ; free virtual = 32533
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1979a31f5

Time (s): cpu = 00:02:09 ; elapsed = 00:00:56 . Memory (MB): peak = 3974.246 ; gain = 136.258 ; free physical = 20622 ; free virtual = 32524
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.265 | TNS=-1150.545| WHS=-0.479 | THS=-4195.777|

Phase 2 Router Initialization | Checksum: 135a445eb

Time (s): cpu = 00:02:57 ; elapsed = 00:01:11 . Memory (MB): peak = 3974.246 ; gain = 136.258 ; free physical = 20609 ; free virtual = 32510

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00133362 %
  Global Horizontal Routing Utilization  = 0.000926355 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 79465
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 79464
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 135a445eb

Time (s): cpu = 00:02:58 ; elapsed = 00:01:12 . Memory (MB): peak = 3996.434 ; gain = 158.445 ; free physical = 20595 ; free virtual = 32497
Phase 3 Initial Routing | Checksum: 22059c672

Time (s): cpu = 00:04:30 ; elapsed = 00:01:38 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20594 ; free virtual = 32495
INFO: [Route 35-580] Design has 35 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                  CLKOUT1 |                  CLKOUT1 |PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]/D|
|                  CLKOUT1 |                  CLKOUT1 |                                    PumaK7Window/theVI/y_ind_14/PlainIndicator.PlainIndicator/cQ_reg[27]/D|
|                  CLKOUT1 |                  CLKOUT1 |                                    PumaK7Window/theVI/y_ind_14/PlainIndicator.PlainIndicator/cQ_reg[31]/D|
|                  CLKOUT1 |                  CLKOUT1 |                                    PumaK7Window/theVI/y_ind_14/PlainIndicator.PlainIndicator/cQ_reg[45]/D|
|                  CLKOUT1 |                  CLKOUT1 |                                    PumaK7Window/theVI/y_ind_14/PlainIndicator.PlainIndicator/cQ_reg[41]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6343
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.933 | TNS=-1220.299| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1121616af

Time (s): cpu = 00:06:50 ; elapsed = 00:02:41 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20578 ; free virtual = 32480

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.954 | TNS=-1238.063| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c1e9d193

Time (s): cpu = 00:07:17 ; elapsed = 00:02:55 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20578 ; free virtual = 32480
Phase 4 Rip-up And Reroute | Checksum: 1c1e9d193

Time (s): cpu = 00:07:17 ; elapsed = 00:02:55 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20578 ; free virtual = 32480

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18b5aee10

Time (s): cpu = 00:07:34 ; elapsed = 00:03:01 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20579 ; free virtual = 32481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.840 | TNS=-1206.070| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 284b08d0f

Time (s): cpu = 00:07:37 ; elapsed = 00:03:02 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20579 ; free virtual = 32481

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 284b08d0f

Time (s): cpu = 00:07:37 ; elapsed = 00:03:02 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20579 ; free virtual = 32481
Phase 5 Delay and Skew Optimization | Checksum: 284b08d0f

Time (s): cpu = 00:07:37 ; elapsed = 00:03:02 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20579 ; free virtual = 32481

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2036de1e2

Time (s): cpu = 00:07:59 ; elapsed = 00:03:11 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20579 ; free virtual = 32481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.840 | TNS=-1206.006| WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 27b735867

Time (s): cpu = 00:07:59 ; elapsed = 00:03:11 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20579 ; free virtual = 32481
Phase 6 Post Hold Fix | Checksum: 27b735867

Time (s): cpu = 00:07:59 ; elapsed = 00:03:11 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20579 ; free virtual = 32481

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.50099 %
  Global Horizontal Routing Utilization  = 7.62717 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2113924ed

Time (s): cpu = 00:08:01 ; elapsed = 00:03:12 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20579 ; free virtual = 32481

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2113924ed

Time (s): cpu = 00:08:01 ; elapsed = 00:03:12 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20579 ; free virtual = 32481

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/G2PcieX4K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y7/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/G2PcieX4K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y1/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/G2PcieX4K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y6/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/G2PcieX4K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y5/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/G2PcieX4K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y4/GTREFCLK1
Phase 9 Depositing Routes | Checksum: 16b985753

Time (s): cpu = 00:08:09 ; elapsed = 00:03:18 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20560 ; free virtual = 32462

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.840 | TNS=-1206.006| WHS=0.031  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16b985753

Time (s): cpu = 00:08:29 ; elapsed = 00:03:24 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20569 ; free virtual = 32471
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:29 ; elapsed = 00:03:24 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20635 ; free virtual = 32537

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:31 ; elapsed = 00:03:45 . Memory (MB): peak = 4014.434 ; gain = 176.445 ; free physical = 20635 ; free virtual = 32537
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_timing -sort_by group -setup -hold -file "PumaK7Top.twr"
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min_max -sort_by group.
report_timing: Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 4014.434 ; gain = 0.000 ; free physical = 20575 ; free virtual = 32477
# report_pulse_width -file "PumaK7Top.pwrpt"
# set report_name "PumaK7Top.twx"
# proc fair_compare {x operator y} {
#     if {!([string is double -strict $x] && [string is double -strict $y])} {return 0}
#     set x_double [expr [string is int $x] ? double($x) : $x]
#     set y_double [expr [string is int $y] ? double($y) : $y]
#     set x_precision [expr [string length $x_double] - [string first "." $x_double] - 1]
#     set y_precision [expr [string length $y_double] - [string first "." $y_double] - 1]
#     set min_precision [expr min($x_precision, $y_precision)]
#     return [expr [format "%.${min_precision}f" $x] $operator [format "%.${min_precision}f" $y]]
# }        
# set clock_table [dict create]
# set clocks [get_clocks]
# set timing_paths [get_timing_paths -quiet -sort_by group] 
# foreach path $timing_paths {
#     set name [get_property GROUP $path]
#     puts "Analyzing clock $name"
#     set requirement [get_property REQUIREMENT $path]
#     set slack [get_property SLACK $path]
#     set index [lsearch $clocks $name]
#     set min_period -1
#     if {$index >= 0} {
#         set clock [lindex $clocks $index]
#         set period [get_property PERIOD $clock]
#         if {[string is double -strict $period] && [string is double -strict $requirement]} {
#             if {[fair_compare $period < $requirement]} {
# # Skip insane case
#             } elseif {$slack >= 0} {
#                 set min_period 0
#             } elseif {[fair_compare $period == $requirement]} {
#                 set min_period [expr $period - $slack]
#             } else {
# # Path requirement is less than clock period, search for full path
#                 set nworst 1024
#                 set pattern [format "%.3f*" $period]
#                 set sub_paths [get_timing_paths -quiet -from [get_clocks $name] -to [get_clocks $name] -nworst $nworst -filter [format {REQUIREMENT =~ "%s"} $pattern]]
#                 if {[llength $sub_paths] > 0} {
#                     set sub_path [lindex $sub_paths 0]
#                     set slack [get_property SLACK $sub_path]
#                     set min_period [expr $period - $slack]
#                 }
#             }
#         }
#         if {$min_period >= 0} {
#             set ts_name [get_property SOURCE_PINS $clock]
#             if {$min_period > $period} {
#                 dict set clock_table $ts_name $min_period
#             } else {
#                 dict set clock_table $ts_name {PASS}
#             }
#         }
#     } else {
# # Couldn't find clock
#     }
# }
Analyzing clock CLKOUT1
Analyzing clock clk_250mhz_mux
Analyzing clock userclk2
Analyzing clock CLKOUT0
Analyzing clock clk_125mhz
Analyzing clock userclk1
Analyzing clock **async_default**
Analyzing clock RxSerClk
Analyzing clock TxCpldSerClk
Analyzing clock **default**
Analyzing clock PXIeK7TimingEnginex/PllClk200Pb
Analyzing clock PXIeK7TimingEnginex/PllClk200Pb_1
Analyzing clock PXIeK7TimingEnginex/PllClk40Pb
Analyzing clock PXIeK7TimingEnginex/PllClk40Pb_1
Analyzing clock Osc100ClkIn
Analyzing clock clk_125mhz_mux
Analyzing clock PXIeK7TimingEnginex/PllClk120Pb
Analyzing clock PXIeK7TimingEnginex/PllClk120Pb_1
# set rows [list]
# dict for {ts_name min_period} $clock_table {
#     if {$min_period eq {PASS}} {
#         lappend rows [format "%s:%s;" $ts_name $min_period]
#     } else {
#         lappend rows [format "%s:%.3f;" $ts_name $min_period]
#     }
# }
# set report [join $rows ""]
# set FH [open $report_name w]
# puts -nonewline $FH $report
# close $FH
# namespace eval ::NationalInstruments {}
# proc ::NationalInstruments::xquote string {
#     join [string map "' &apos; \\\" &quot; < &lt; > &gt; & &amp;" $string]
# }
# proc ::NationalInstruments::get_delay {startpoint endpoint use_min_delay use_slow_corner} {
#     set timing_arcs [get_timing_arcs -from $startpoint -to $endpoint]
#     if {$use_min_delay} {
#         set delay_type MIN
#     } else {
#         set delay_type MAX
#     }
#     if {$use_slow_corner} {
#         set process_corner SLOW
#     } else {
#         set process_corner FAST
#     }
# 
#     foreach timing_arc $timing_arcs {
#         set rise_delay [get_property DELAY_${process_corner}_${delay_type}_RISE $timing_arc]
#         set fall_delay [get_property DELAY_${process_corner}_${delay_type}_FALL $timing_arc]
#         if {$use_min_delay} {
#             lappend timing_arc_delays [expr min($rise_delay, $fall_delay)]
#         } else {
#             lappend timing_arc_delays [expr max($rise_delay, $fall_delay)]
#         }
#     }
# 
#     set delay [lindex $timing_arc_delays 0]
#     foreach timing_arc_delay [lrange $timing_arc_delays 1 end] {
#         if {$use_min_delay} {
#             set delay [expr min($delay, $timing_arc_delay)]
#         } else {
#             set delay [expr max($delay, $timing_arc_delay)]
#         }
#     }
# 
#     return $delay
# }
# proc ::NationalInstruments::get_fanout net {
#     return [expr [get_property FLAT_PIN_COUNT $net]-1]
# }
# proc ::NationalInstruments::is_min_delay timing_path {
#     set delay_type [get_property DELAY_TYPE $timing_path]
#     return [string equal -nocase $delay_type "min"]
# }
# proc ::NationalInstruments::is_slow_corner timing_path {
#     set process_corner [get_property CORNER $timing_path]
#     return [string equal -nocase $process_corner "Slow"]
# }
# proc ::NationalInstruments::is_port pin {
#     return [string equal -nocase [get_property CLASS $pin] "port"]
# }
# proc ::NationalInstruments::is_pin pin {
#     return [string equal -nocase [get_property CLASS $pin] "pin"] 
# }
# proc ::NationalInstruments::is_output pin {
#     return [expr {[get_property DIRECTION $pin] == "OUT"}]
# }
# proc ::NationalInstruments::report_path_element {type site name delay max_fanout is_net} {
#     set report "<PathElement>"
#     append report "<Type>[xquote $type]</Type>"
#     append report "<Site>[xquote $site]</Site>"
#     append report "<Name>[xquote $name]</Name>"
#     append report "<Delay>[xquote $delay]</Delay>"
#     if {$is_net} {
#         append report "<MaxFanout>[xquote $max_fanout]</MaxFanout>" 
#     }
#     append report "</PathElement>"
#     return $report
# }
# proc ::NationalInstruments::get_input_port_report_and_delays {input_port first_pin first_net use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $input_port]
#     set logic_pin_name [get_property NAME $input_port]
#     append logic_pin_name " (input port)"
#     set logic_delay 0
#     set report [report_path_element "input" $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $first_net]
#     set max_fanout [get_fanout $first_net]
#     set net_delay [get_delay $input_port $first_pin $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_output_port_report_and_delays {output_port input_pin_of_last_cell output_pin_of_last_cell last_net last_cell use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $output_port]
#     set logic_type [get_property REF_NAME $last_cell]
#     set logic_pin_name [get_property NAME $output_pin_of_last_cell]
#     set logic_delay [get_delay $input_pin_of_last_cell $output_pin_of_last_cell $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $last_net]
#     set max_fanout [get_fanout $last_net]
#     set net_delay [get_delay $output_pin_of_last_cell $output_port $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_logic_delay_report {cell start_pin end_pin use_min_delay use_slow_corner} {
#     set logic_type [get_property REF_NAME $cell]
#     set site [get_property LOC $cell]
#     set output_pin_name [get_property NAME $end_pin]
#     set logic_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $output_pin_name $logic_delay {} false]
#     return [list $report $logic_delay]
# }
# proc ::NationalInstruments::get_net_delay_report {net cell start_pin end_pin use_min_delay use_slow_corner} {
#     set site [get_property LOC $cell]
#     set net_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set net_name [get_property NAME $net]
# # Calculate fanout the hard way
#     set max_fanout [get_fanout $net]
#     set report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $net_delay]
# }
# proc ::NationalInstruments::get_delay_report_leading_path {leading_path_type startpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$leading_path_type == "from_port"} {
#         return [get_input_port_report_and_delays $startpoint_pin [lindex $pins 0] [lindex $nets 0] $use_min_delay $use_slow_corner]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         lassign [get_net_delay_report [lindex $nets 0] [lindex $cells 0] [lindex $pins 0] [lindex $pins 1] $use_min_delay $use_slow_corner] net_delay_report net_delay
#         return [list $net_delay_report 0 $net_delay]
#     }
#     return [list "" 0 0]
# }
# proc ::NationalInstruments::get_delay_report_trailing_path {trailing_path_type endpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$trailing_path_type == "to_port"} {
#         return [get_output_port_report_and_delays $endpoint_pin [lindex $pins end-1] [lindex $pins end] [lindex $nets end] [lindex $cells end] $use_min_delay $use_slow_corner]
#     } else {
# # Add last cell as path element if the end point is not a port
#         set last_pin_name [get_property NAME [lindex $pins end]]
#         set last_logic_type [get_property REF_NAME [lindex $cells end]]
#         set last_logic_site [get_property LOC [lindex $cells end]]
#         append report [report_path_element $last_logic_type $last_logic_site $last_pin_name "0" {} false]
#         return [list $report 0 0]
#     }
# }
# proc ::NationalInstruments::get_internal_path_pins_nets_cells {leading_path_type trailing_path_type startpoint_pin pins nets cells} {
#     set internal_path_pins $pins
#     set internal_path_nets $nets
#     set internal_path_cells [lrange $cells 0 end-1]
#     if {$leading_path_type == "from_port"} {
#         set internal_path_pins $pins
#         set internal_path_nets [lrange $nets 1 end]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         set internal_path_pins [lrange $pins 1 end]
#         set internal_path_nets [lrange $nets 1 end]
#         set internal_path_cells [lrange $internal_path_cells 1 end]
#     } else {
#         set internal_path_pins [linsert $pins 0 $startpoint_pin]
#     }
# 
#     if {$trailing_path_type == "to_port"} {
#         set internal_path_pins [lrange $internal_path_pins 0 end-1]
#         set internal_path_nets [lrange $internal_path_nets 0 end-1]
#     }
# 
#     return [list $internal_path_pins $internal_path_nets $internal_path_cells]
# }
# proc ::NationalInstruments::get_internal_path_report_and_delays {pins nets cells use_min_delay use_slow_corner} {
#     set total_logic_delay 0
#     set total_net_delay 0
#     set previous_net_pin [lindex $pins 0]
#     set report ""
# # Here is an assumption: pins, nets, cells are in the same order along with timing path
#     foreach {logic_pin net_pin} [lrange $pins 1 end] net $nets cell $cells {
# # Grab two pins at a time. The delay to the first pin should be 
# # through a cell (logic delay), while the delay to the second pin should be 
# # through a net (net delay).
#         lassign [get_logic_delay_report $cell $previous_net_pin $logic_pin $use_min_delay $use_slow_corner] logic_delay_report logic_delay
#         lassign [get_net_delay_report $net $cell $logic_pin $net_pin $use_min_delay $use_slow_corner] net_delay_report net_delay
#         append report $logic_delay_report $net_delay_report
#         
#         set total_logic_delay [expr $total_logic_delay + $logic_delay]
#         set total_net_delay [expr $total_net_delay + $net_delay]
#         set previous_net_pin $net_pin
#     }
#     return [list $report $total_logic_delay $total_net_delay]
# }
# proc ::NationalInstruments::report_path_elements timing_path {
#     set startpoint_pin [get_property STARTPOINT_PIN $timing_path]
#     set endpoint_pin [get_property ENDPOINT_PIN $timing_path]
#     set report "<StartPointPin>[xquote $startpoint_pin]</StartPointPin>"
#     append report "<EndPointPin>[xquote $endpoint_pin]</EndPointPin>"
# 
# # Following are objects along with timing path
#     set pins [get_pins -of_objects $timing_path -filter {IS_LEAF}]
# # Here is an assumption: The wire that passes into hierarchy share the same net.
#     set nets [get_nets -of_objects $timing_path]
#     set cells [get_cells -of_objects $timing_path -filter {IS_PRIMITIVE}]
#     if {[llength $cells] == 0} {
#         append report "<Warning>No cell found. Ignore this path.</Warning>"
#         puts "Warning: No cell found. Ignore this path."
#         return $report
#     }
#     set use_min_delay [is_min_delay $timing_path]
#     set use_slow_corner [is_slow_corner $timing_path]
#     set total_logic_delay 0
#     set total_net_delay 0
# 
# # The timing path includes three parts: leading path, internal path and trailing path.
# # If the timing path starts from a port, the leading path is from input port to the input pin of the first cell
# # If the timing path starts from an output pin, the leading path is from the output pin of the first cell to the input pin of the second cell.
# # Otherwise, the leading path contains nothing.
# # If the timing path ends with a port, the trailing path is from the input pin of last cell to output port.
# # Otherwise, the trailing path only contains the last cell.
# # Everything else belongs to the internal path. The internal path consists of multiple segments and one extra pin on the tail. 
# # Each segment consists of one cell, two pins and one net. The two pins are the input pin (net pin) and output pin (logic pin) of the cell along the timing path. 
# # The net connects to the logic pin.
# # The segment structure is: 
# # net pin -> cell -> logic pin -> net
# # The internal path structure is
# # segment 1 -> segment 2 -> ... -> segment n -> the end pin of the last net
#     set leading_path_type "none"
#     if {[is_pin $startpoint_pin] && [is_output $startpoint_pin]} {
#         set leading_path_type "from_cell_output"
#     } elseif {[is_port $startpoint_pin]} {
#         set leading_path_type "from_port"
#     }
#     set trailing_path_type "none"
#     if {[is_port $endpoint_pin]} {
#         set trailing_path_type "to_port"
#     }
#     set return_value [get_delay_report_leading_path $leading_path_type $startpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value leading_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_delay_report_trailing_path $trailing_path_type $endpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value trailing_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_internal_path_pins_nets_cells $leading_path_type $trailing_path_type $startpoint_pin $pins $nets $cells]
#     lassign $return_value internal_path_pins internal_path_nets internal_path_cells
# 
#     if {[llength $internal_path_nets] != [llength $internal_path_cells] || [llength $internal_path_pins] != 2 * [llength $internal_path_cells] + 1} {
#         append report "<Warning>The count of nets, cells and pins do not match. Ignore this path.</Warning>"
#         puts "Warning: The count of nets, cells and pins do not match. Ignore this path."
#         return $report
#     }
# 
#     lassign [get_internal_path_report_and_delays $internal_path_pins $internal_path_nets $internal_path_cells $use_min_delay $use_slow_corner] internal_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     append report "<PathElements>"
#     append report $leading_path_report
#     append report $internal_path_report
#     append report $trailing_path_report
#     append report "</PathElements>"
#     set total_delay [get_property DATAPATH_DELAY $timing_path]
#     append report "<TotalDelay>[xquote $total_delay]</TotalDelay>"
#     append report "<TotalLogicDelay>[xquote [format "%.3f" $total_logic_delay]]</TotalLogicDelay>"
#     append report "<TotalRouteDelay>[xquote [format "%.3f" $total_net_delay]]</TotalRouteDelay>"
#     return $report
# }
# proc ::NationalInstruments::report_timing_xml {xml_file hide_hold_path slack_threshold} {
#     if {$hide_hold_path} {
#         set timing_paths [get_timing_paths -quiet -setup -sort_by group -slack_lesser_than $slack_threshold]
#     } else {
#         set timing_paths [get_timing_paths -quiet -setup -hold -sort_by group -slack_lesser_than $slack_threshold]
#     }
# 
#     if { [catch {set content [::NationalInstruments::get_timing_xml $timing_paths]} error_message] } {
#         puts $error_message
#         set content "<Error />"
#     }
#     
#     set fp [open $xml_file w]
#     puts -nonewline $fp $content
#     close $fp
# }
# proc ::NationalInstruments::get_timing_xml {timing_paths} {
# # Report header
#     set report {<?xml version="1.0" encoding="utf-8"?>}
#     append report "<ConstrainedPaths>"
#     foreach timing_path $timing_paths {
# # Path info
#         set requirement [get_property REQUIREMENT $timing_path]
#         set negative_slack [expr -[get_property SLACK $timing_path]]
#         append report "<ConstrainedPath>"
#         append report "<Requirement>[xquote $requirement]</Requirement>"
#         append report "<NegativeSlack>[xquote $negative_slack]</NegativeSlack>"
#         if {[llength [list_property $timing_path UNCERTAINTY]] > 0} {
#             set uncertainty [get_property UNCERTAINTY $timing_path]
#             append report "<ClockUncertainty>[xquote $uncertainty]</ClockUncertainty>"
#         }        
#         append report [report_path_elements $timing_path]
#         append report "</ConstrainedPath>"
#     }
#     append report "</ConstrainedPaths>"
#     return $report
# }
# ::NationalInstruments::report_timing_xml "PumaK7Top.xtwr" "false" "0.0"
# report_timing -setup -hold -nworst 3 -slack_lesser_than "0.0"
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 3 -delay_type min_max -sort_by slack.
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Sep 10 03:16:37 2025
| Host         : ip-10-0-59-126 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -setup -hold -nworst 3 -slack_lesser_than 0.0
| Design       : PumaK7Top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -9.840ns  (required time - arrival time)
  Source:                 PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT1  {rise@-0.500ns fall@3.500ns period=8.000ns})
  Destination:            PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT1  {rise@-0.500ns fall@3.500ns period=8.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@15.500ns - CLKOUT1 rise@7.500ns)
  Data Path Delay:        17.707ns  (logic 12.523ns (70.724%)  route 5.184ns (29.276%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 13.793 - 15.500 ) 
    Source Clock Delay      (SCD):    -2.270ns = ( 5.230 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.668ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    7.500     7.500 r  
    D17                                               0.000     7.500 r  aUserGpio[38] (INOUT)
                         net (fo=0)                   0.000     7.500    aUserGpio[38]
    D17                  IBUFDS (Prop_ibufds_I_O)     0.816     8.316 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782BaseS7x/SampleClkIbufgds/O
                         net (fo=1, routed)           1.081     9.397    PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/SampleClkBufds
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.300     2.097 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/GenK7PLL.CalK7Pll/CLKOUT1
                         net (fo=1, routed)           1.702     3.799    PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/DivSampleClkBufg/CLKOUT1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.892 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/DivSampleClkBufg/BUFGCTRLx/O
                         net (fo=1343, routed)        1.338     5.230    PumaK7Window/IO_ModuleA_AIoModDataClock
    DSP48_X0Y86          DSP48E1                                      r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y86          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      2.860     8.090 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance/P[43]
                         net (fo=1, routed)           0.573     8.663    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_28820[43]
    DSP48_X0Y88          DSP48E1 (Prop_dsp48e1_C[43]_P[47])
                                                      1.291     9.954 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance/P[47]
                         net (fo=1, routed)           0.252    10.206    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_22785[47]
    DSP48_X0Y89          DSP48E1 (Prop_dsp48e1_C[47]_P[41])
                                                      1.291    11.497 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance/P[41]
                         net (fo=1, routed)           0.624    12.121    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_53706[41]
    DSP48_X0Y91          DSP48E1 (Prop_dsp48e1_C[41]_P[41])
                                                      1.291    13.412 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance/P[41]
                         net (fo=1, routed)           0.527    13.938    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_21328[41]
    DSP48_X0Y90          DSP48E1 (Prop_dsp48e1_C[41]_P[43])
                                                      1.291    15.229 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance/P[43]
                         net (fo=1, routed)           0.581    15.810    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_35991[43]
    DSP48_X1Y91          DSP48E1 (Prop_dsp48e1_C[43]_P[43])
                                                      1.291    17.101 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance/P[43]
                         net (fo=1, routed)           0.519    17.620    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_29671[43]
    DSP48_X1Y90          DSP48E1 (Prop_dsp48e1_C[43]_P[31])
                                                      1.291    18.911 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance/P[31]
                         net (fo=5, routed)           0.504    19.415    PumaK7Window/theVI/res00000072_wi[33]
    SLICE_X16Y227        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299    19.714 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry/CO[3]
                         net (fo=1, routed)           0.000    19.714    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry_n_0
    SLICE_X16Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.768 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.768    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__0_n_0
    SLICE_X16Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.822 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.822    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__1_n_0
    SLICE_X16Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.876 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.876    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__2_n_0
    SLICE_X16Y231        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.041 f  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__3/O[1]
                         net (fo=19, routed)          0.470    20.511    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/p_0_in[17]
    SLICE_X17Y232        LUT6 (Prop_lut6_I1_O)        0.125    20.636 r  Regger.nextdata[16]_i_4_rewire/O
                         net (fo=34, routed)          0.572    21.208    Regger.nextdata[16]_i_4_n_0
    SLICE_X15Y227        LUT6 (Prop_lut6_I4_O)        0.043    21.251 r  x_carry_i_8/O
                         net (fo=1, routed)           0.000    21.251    x_carry_i_8_n_0
    SLICE_X15Y227        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.510 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry/CO[3]
                         net (fo=1, routed)           0.000    21.510    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry_n_0
    SLICE_X15Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.563 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.563    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__0_n_0
    SLICE_X15Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.616 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.616    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__1_n_0
    SLICE_X15Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.669 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.669    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__2_n_0
    SLICE_X15Y231        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    21.835 f  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__3/O[1]
                         net (fo=2, routed)           0.334    22.169    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_x_dash_y_10529[17]
    SLICE_X14Y231        LUT1 (Prop_lut1_I0_O)        0.123    22.292 r  geqOp0_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    22.292    geqOp0_carry__3_i_3__0_n_0
    SLICE_X14Y231        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288    22.580 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/GenFixed.NiLvFxpComparex/geqOp0_carry__3/CO[2]
                         net (fo=1, routed)           0.228    22.808    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/GenFixed.NiLvFxpComparex/geqOp0_carry__3_n_1
    SLICE_X13Y230        LUT3 (Prop_lut3_I1_O)        0.128    22.936 r  MuxBeforeRegister.cRegArray[0][0]_i_1__2/O
                         net (fo=1, routed)           0.000    22.936    MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0
    SLICE_X13Y230        FDCE                                         r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   15.500    15.500 r  
    D17                                               0.000    15.500 r  aUserGpio[38] (INOUT)
                         net (fo=0)                   0.000    15.500    aUserGpio[38]
    D17                  IBUFDS (Prop_ibufds_I_O)     0.739    16.239 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782BaseS7x/SampleClkIbufgds/O
                         net (fo=1, routed)           0.986    17.225    PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/SampleClkBufds
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.225    11.000 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/GenK7PLL.CalK7Pll/CLKOUT1
                         net (fo=1, routed)           1.570    12.570    PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/DivSampleClkBufg/CLKOUT1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    12.653 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/DivSampleClkBufg/BUFGCTRLx/O
                         net (fo=1343, routed)        1.140    13.793    PumaK7Window/IO_ModuleA_AIoModDataClock
    SLICE_X13Y230        FDCE                                         r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]/C
                         clock pessimism             -0.668    13.125    
                         clock uncertainty           -0.062    13.063    
    SLICE_X13Y230        FDCE (Setup_fdce_C_D)        0.034    13.097    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                         -22.936    
  -------------------------------------------------------------------
                         slack                                 -9.840    

Slack (VIOLATED) :        -9.840ns  (required time - arrival time)
  Source:                 PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT1  {rise@-0.500ns fall@3.500ns period=8.000ns})
  Destination:            PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT1  {rise@-0.500ns fall@3.500ns period=8.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@15.500ns - CLKOUT1 rise@7.500ns)
  Data Path Delay:        17.707ns  (logic 12.523ns (70.724%)  route 5.184ns (29.276%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 13.793 - 15.500 ) 
    Source Clock Delay      (SCD):    -2.270ns = ( 5.230 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.668ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    7.500     7.500 r  
    D17                                               0.000     7.500 r  aUserGpio[38] (INOUT)
                         net (fo=0)                   0.000     7.500    aUserGpio[38]
    D17                  IBUFDS (Prop_ibufds_I_O)     0.816     8.316 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782BaseS7x/SampleClkIbufgds/O
                         net (fo=1, routed)           1.081     9.397    PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/SampleClkBufds
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.300     2.097 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/GenK7PLL.CalK7Pll/CLKOUT1
                         net (fo=1, routed)           1.702     3.799    PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/DivSampleClkBufg/CLKOUT1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.892 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/DivSampleClkBufg/BUFGCTRLx/O
                         net (fo=1343, routed)        1.338     5.230    PumaK7Window/IO_ModuleA_AIoModDataClock
    DSP48_X0Y86          DSP48E1                                      r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y86          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      2.860     8.090 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance/P[43]
                         net (fo=1, routed)           0.573     8.663    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_28820[43]
    DSP48_X0Y88          DSP48E1 (Prop_dsp48e1_C[43]_P[47])
                                                      1.291     9.954 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance/P[47]
                         net (fo=1, routed)           0.252    10.206    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_22785[47]
    DSP48_X0Y89          DSP48E1 (Prop_dsp48e1_C[47]_P[41])
                                                      1.291    11.497 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance/P[41]
                         net (fo=1, routed)           0.624    12.121    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_53706[41]
    DSP48_X0Y91          DSP48E1 (Prop_dsp48e1_C[41]_P[41])
                                                      1.291    13.412 f  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance/P[41]
                         net (fo=1, routed)           0.527    13.938    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_21328[41]
    DSP48_X0Y90          DSP48E1 (Prop_dsp48e1_C[41]_P[43])
                                                      1.291    15.229 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance/P[43]
                         net (fo=1, routed)           0.581    15.810    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_35991[43]
    DSP48_X1Y91          DSP48E1 (Prop_dsp48e1_C[43]_P[43])
                                                      1.291    17.101 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance/P[43]
                         net (fo=1, routed)           0.519    17.620    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_29671[43]
    DSP48_X1Y90          DSP48E1 (Prop_dsp48e1_C[43]_P[31])
                                                      1.291    18.911 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance/P[31]
                         net (fo=5, routed)           0.504    19.415    PumaK7Window/theVI/res00000072_wi[33]
    SLICE_X16Y227        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299    19.714 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry/CO[3]
                         net (fo=1, routed)           0.000    19.714    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry_n_0
    SLICE_X16Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.768 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.768    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__0_n_0
    SLICE_X16Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.822 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.822    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__1_n_0
    SLICE_X16Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.876 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.876    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__2_n_0
    SLICE_X16Y231        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.041 f  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__3/O[1]
                         net (fo=19, routed)          0.470    20.511    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/p_0_in[17]
    SLICE_X17Y232        LUT6 (Prop_lut6_I1_O)        0.125    20.636 r  Regger.nextdata[16]_i_4_rewire/O
                         net (fo=34, routed)          0.572    21.208    Regger.nextdata[16]_i_4_n_0
    SLICE_X15Y227        LUT6 (Prop_lut6_I4_O)        0.043    21.251 r  x_carry_i_8/O
                         net (fo=1, routed)           0.000    21.251    x_carry_i_8_n_0
    SLICE_X15Y227        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.510 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry/CO[3]
                         net (fo=1, routed)           0.000    21.510    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry_n_0
    SLICE_X15Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.563 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.563    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__0_n_0
    SLICE_X15Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.616 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.616    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__1_n_0
    SLICE_X15Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.669 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.669    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__2_n_0
    SLICE_X15Y231        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    21.835 f  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__3/O[1]
                         net (fo=2, routed)           0.334    22.169    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_x_dash_y_10529[17]
    SLICE_X14Y231        LUT1 (Prop_lut1_I0_O)        0.123    22.292 r  geqOp0_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    22.292    geqOp0_carry__3_i_3__0_n_0
    SLICE_X14Y231        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288    22.580 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/GenFixed.NiLvFxpComparex/geqOp0_carry__3/CO[2]
                         net (fo=1, routed)           0.228    22.808    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/GenFixed.NiLvFxpComparex/geqOp0_carry__3_n_1
    SLICE_X13Y230        LUT3 (Prop_lut3_I1_O)        0.128    22.936 r  MuxBeforeRegister.cRegArray[0][0]_i_1__2/O
                         net (fo=1, routed)           0.000    22.936    MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0
    SLICE_X13Y230        FDCE                                         r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   15.500    15.500 r  
    D17                                               0.000    15.500 r  aUserGpio[38] (INOUT)
                         net (fo=0)                   0.000    15.500    aUserGpio[38]
    D17                  IBUFDS (Prop_ibufds_I_O)     0.739    16.239 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782BaseS7x/SampleClkIbufgds/O
                         net (fo=1, routed)           0.986    17.225    PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/SampleClkBufds
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.225    11.000 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/GenK7PLL.CalK7Pll/CLKOUT1
                         net (fo=1, routed)           1.570    12.570    PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/DivSampleClkBufg/CLKOUT1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    12.653 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/DivSampleClkBufg/BUFGCTRLx/O
                         net (fo=1343, routed)        1.140    13.793    PumaK7Window/IO_ModuleA_AIoModDataClock
    SLICE_X13Y230        FDCE                                         r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]/C
                         clock pessimism             -0.668    13.125    
                         clock uncertainty           -0.062    13.063    
    SLICE_X13Y230        FDCE (Setup_fdce_C_D)        0.034    13.097    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                         -22.936    
  -------------------------------------------------------------------
                         slack                                 -9.840    

Slack (VIOLATED) :        -9.840ns  (required time - arrival time)
  Source:                 PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT1  {rise@-0.500ns fall@3.500ns period=8.000ns})
  Destination:            PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT1  {rise@-0.500ns fall@3.500ns period=8.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@15.500ns - CLKOUT1 rise@7.500ns)
  Data Path Delay:        17.707ns  (logic 12.523ns (70.724%)  route 5.184ns (29.276%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 13.793 - 15.500 ) 
    Source Clock Delay      (SCD):    -2.270ns = ( 5.230 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.668ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    7.500     7.500 r  
    D17                                               0.000     7.500 r  aUserGpio[38] (INOUT)
                         net (fo=0)                   0.000     7.500    aUserGpio[38]
    D17                  IBUFDS (Prop_ibufds_I_O)     0.816     8.316 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782BaseS7x/SampleClkIbufgds/O
                         net (fo=1, routed)           1.081     9.397    PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/SampleClkBufds
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.300     2.097 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/GenK7PLL.CalK7Pll/CLKOUT1
                         net (fo=1, routed)           1.702     3.799    PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/DivSampleClkBufg/CLKOUT1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.892 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/DivSampleClkBufg/BUFGCTRLx/O
                         net (fo=1343, routed)        1.338     5.230    PumaK7Window/IO_ModuleA_AIoModDataClock
    DSP48_X0Y86          DSP48E1                                      r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y86          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      2.860     8.090 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance/P[43]
                         net (fo=1, routed)           0.573     8.663    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_28820[43]
    DSP48_X0Y88          DSP48E1 (Prop_dsp48e1_C[43]_P[47])
                                                      1.291     9.954 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance/P[47]
                         net (fo=1, routed)           0.252    10.206    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_22785[47]
    DSP48_X0Y89          DSP48E1 (Prop_dsp48e1_C[47]_P[41])
                                                      1.291    11.497 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance/P[41]
                         net (fo=1, routed)           0.624    12.121    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_53706[41]
    DSP48_X0Y91          DSP48E1 (Prop_dsp48e1_C[41]_P[41])
                                                      1.291    13.412 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance/P[41]
                         net (fo=1, routed)           0.527    13.938    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_21328[41]
    DSP48_X0Y90          DSP48E1 (Prop_dsp48e1_C[41]_P[43])
                                                      1.291    15.229 f  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance/P[43]
                         net (fo=1, routed)           0.581    15.810    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_35991[43]
    DSP48_X1Y91          DSP48E1 (Prop_dsp48e1_C[43]_P[43])
                                                      1.291    17.101 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance/P[43]
                         net (fo=1, routed)           0.519    17.620    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_p_29671[43]
    DSP48_X1Y90          DSP48E1 (Prop_dsp48e1_C[43]_P[31])
                                                      1.291    18.911 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance/P[31]
                         net (fo=5, routed)           0.504    19.415    PumaK7Window/theVI/res00000072_wi[33]
    SLICE_X16Y227        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299    19.714 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry/CO[3]
                         net (fo=1, routed)           0.000    19.714    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry_n_0
    SLICE_X16Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.768 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.768    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__0_n_0
    SLICE_X16Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.822 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.822    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__1_n_0
    SLICE_X16Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.876 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.876    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__2_n_0
    SLICE_X16Y231        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.041 f  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/x_carry__3/O[1]
                         net (fo=19, routed)          0.470    20.511    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_To_Fixed_dash_Point_20578_Diagram/p_0_in[17]
    SLICE_X17Y232        LUT6 (Prop_lut6_I1_O)        0.125    20.636 r  Regger.nextdata[16]_i_4_rewire/O
                         net (fo=34, routed)          0.572    21.208    Regger.nextdata[16]_i_4_n_0
    SLICE_X15Y227        LUT6 (Prop_lut6_I4_O)        0.043    21.251 r  x_carry_i_8/O
                         net (fo=1, routed)           0.000    21.251    x_carry_i_8_n_0
    SLICE_X15Y227        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.510 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry/CO[3]
                         net (fo=1, routed)           0.000    21.510    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry_n_0
    SLICE_X15Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.563 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.563    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__0_n_0
    SLICE_X15Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.616 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.616    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__1_n_0
    SLICE_X15Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.669 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.669    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__2_n_0
    SLICE_X15Y231        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    21.835 f  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_High_Throughput_Subtract_10468_Diagram/SubForGen[0].XYSameSign.FxpSubX1/x_carry__3/O[1]
                         net (fo=2, routed)           0.334    22.169    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/s_x_dash_y_10529[17]
    SLICE_X14Y231        LUT1 (Prop_lut1_I0_O)        0.123    22.292 r  geqOp0_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    22.292    geqOp0_carry__3_i_3__0_n_0
    SLICE_X14Y231        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288    22.580 r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/GenFixed.NiLvFxpComparex/geqOp0_carry__3/CO[2]
                         net (fo=1, routed)           0.228    22.808    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Greater_ques_10498/GenFixed.NiLvFxpComparex/geqOp0_carry__3_n_1
    SLICE_X13Y230        LUT3 (Prop_lut3_I1_O)        0.128    22.936 r  MuxBeforeRegister.cRegArray[0][0]_i_1__2/O
                         net (fo=1, routed)           0.000    22.936    MuxBeforeRegister.cRegArray[0][0]_i_1__2_n_0
    SLICE_X13Y230        FDCE                                         r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   15.500    15.500 r  
    D17                                               0.000    15.500 r  aUserGpio[38] (INOUT)
                         net (fo=0)                   0.000    15.500    aUserGpio[38]
    D17                  IBUFDS (Prop_ibufds_I_O)     0.739    16.239 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782BaseS7x/SampleClkIbufgds/O
                         net (fo=1, routed)           0.986    17.225    PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/SampleClkBufds
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.225    11.000 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/GenK7PLL.CalK7Pll/CLKOUT1
                         net (fo=1, routed)           1.570    12.570    PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/DivSampleClkBufg/CLKOUT1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    12.653 r  PumaK7Window/theCLIPs/IO_Module_CLIP0/NI5782Topx/Ni5782AdcSamplerx/Ni5782TimingEnginex/DivSampleClkBufg/BUFGCTRLx/O
                         net (fo=1343, routed)        1.140    13.793    PumaK7Window/IO_ModuleA_AIoModDataClock
    SLICE_X13Y230        FDCE                                         r  PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]/C
                         clock pessimism             -0.668    13.125    
                         clock uncertainty           -0.062    13.063    
    SLICE_X13Y230        FDCE (Setup_fdce_C_D)        0.034    13.097    PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Feedback_Node_11329/SctlLogic.RegisterWithin.ActualRegisterCorex/MuxBeforeRegister.cRegArray_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                         -22.936    
  -------------------------------------------------------------------
                         slack                                 -9.840    




# write_checkpoint -force "workerCheckpoints/route_design.dcp"
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 4031.621 ; gain = 17.188 ; free physical = 20206 ; free virtual = 32358
report_design_analysis: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4065.465 ; gain = 33.844 ; free physical = 20181 ; free virtual = 32339
INFO: [Common 17-1381] The checkpoint '/opt/apps/NIFPGA/jobs2/rX2MorC_M8hJfNa/workerCheckpoints/route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 4065.465 ; gain = 51.031 ; free physical = 20416 ; free virtual = 32367
# package require struct::list
# package require struct::set
# set_property "BITSTREAM.GENERAL.CRC" "Enable" [current_design]
# set_property "BITSTREAM.CONFIG.CCLKPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.M0PIN" "Pulldown" [current_design]
# set_property "BITSTREAM.CONFIG.M1PIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.M2PIN" "Pulldown" [current_design]
# set_property "BITSTREAM.CONFIG.DONEPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.INITPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.TCKPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.TDIPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.TDOPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.TMSPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.UNUSEDPIN" "Pullnone" [current_design]
# set_property "BITSTREAM.CONFIG.BPI_SYNC_MODE" "Type1" [current_design]
# set_property "BITSTREAM.STARTUP.DONE_CYCLE" "4" [current_design]
# set_property "BITSTREAM.STARTUP.STARTUPCLK" "Cclk" [current_design]
# set_property "BITSTREAM.STARTUP.MATCH_CYCLE" "3" [current_design]
# set_property "BITSTREAM.STARTUP.LCK_CYCLE" "NoWait" [current_design]
# set_property "BITSTREAM.STARTUP.GTS_CYCLE" "5" [current_design]
# set_property "BITSTREAM.STARTUP.GWE_CYCLE" "6" [current_design]
# set_property "BITSTREAM.STARTUP.DONEPIPE" "No" [current_design]
# set_property "BITSTREAM.ENCRYPTION.ENCRYPT" "No" [current_design]
# set_property "BITSTREAM.CONFIG.USR_ACCESS" "TIMESTAMP" [current_design]
# set_property "BITSTREAM.CONFIG.USERID" "0x00000002" [current_design]
# set_property "BITSTREAM.CONFIG.BPI_PAGE_SIZE" "8" [current_design]
# set_property "BITSTREAM.CONFIG.BPI_1ST_READ_CYCLE" "3" [current_design]
# set_property "BITSTREAM.CONFIG.CONFIGFALLBACK" "Disable" [current_design]
# set_property "BITSTREAM.CONFIG.CONFIGRATE" "22" [current_design]
# set_property "BITSTREAM.CONFIG.EXTMASTERCCLK_EN" "div-1" [current_design]
# write_bitstream -force -bin_file -no_binary_bitfile "PumaK7Top"
Command: write_bitstream -force -bin_file -no_binary_bitfile PumaK7Top
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/apps/NIFPGA/programs/vivado2021_1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance input PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance input PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance input PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance input PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance input PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance input PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_3875/GenFixed.NiLvFxpMultiplyx/multOp input PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_3875/GenFixed.NiLvFxpMultiplyx/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_3885/GenFixed.NiLvFxpMultiplyx/multOp input PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_3885/GenFixed.NiLvFxpMultiplyx/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_4147/GenFixed.NiLvFxpMultiplyx/multOp input PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_4147/GenFixed.NiLvFxpMultiplyx/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_8/GenFixed.NiLvFxpMultiplyx/multOp input PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_8/GenFixed.NiLvFxpMultiplyx/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_9/GenFixed.NiLvFxpMultiplyx/multOp input PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_9/GenFixed.NiLvFxpMultiplyx/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_9/GenFixed.NiLvFxpMultiplyx/multOp__0 input PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_9/GenFixed.NiLvFxpMultiplyx/multOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance output PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance output PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance output PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance output PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance output PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance output PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance output PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_3875/GenFixed.NiLvFxpMultiplyx/multOp output PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_3875/GenFixed.NiLvFxpMultiplyx/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_3885/GenFixed.NiLvFxpMultiplyx/multOp output PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_3885/GenFixed.NiLvFxpMultiplyx/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_4147/GenFixed.NiLvFxpMultiplyx/multOp output PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_4147/GenFixed.NiLvFxpMultiplyx/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_8/GenFixed.NiLvFxpMultiplyx/multOp output PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_8/GenFixed.NiLvFxpMultiplyx/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_9/GenFixed.NiLvFxpMultiplyx/multOp output PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_9/GenFixed.NiLvFxpMultiplyx/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_9/GenFixed.NiLvFxpMultiplyx/multOp__0 output PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_9/GenFixed.NiLvFxpMultiplyx/multOp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance multiplier stage PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance multiplier stage PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance multiplier stage PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance multiplier stage PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance multiplier stage PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance multiplier stage PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance multiplier stage PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_3875/GenFixed.NiLvFxpMultiplyx/multOp multiplier stage PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_3875/GenFixed.NiLvFxpMultiplyx/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_3885/GenFixed.NiLvFxpMultiplyx/multOp multiplier stage PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_3885/GenFixed.NiLvFxpMultiplyx/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_4147/GenFixed.NiLvFxpMultiplyx/multOp multiplier stage PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_Multiply_4147/GenFixed.NiLvFxpMultiplyx/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_8/GenFixed.NiLvFxpMultiplyx/multOp multiplier stage PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_8/GenFixed.NiLvFxpMultiplyx/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_9/GenFixed.NiLvFxpMultiplyx/multOp multiplier stage PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_9/GenFixed.NiLvFxpMultiplyx/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_9/GenFixed.NiLvFxpMultiplyx/multOp__0 multiplier stage PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_NiFpgaAG_00000002_CaseStructureFrame_0001_Diagram/n_SubVI_White_Noise_Generator_164/n_Multiply_9/GenFixed.NiLvFxpMultiplyx/multOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC LVDS-1] Bidirection LVDS IOs: The following port(s) use the LVDS_25 I/O standard and have bi-directional differential usage. Please note that LVDS_25 is a fixed impedance structure optimized to 100ohm differential. This is only intended to be used in point-to-point transmissions that do not have turn around timing requirements. If the intended usage is a bus structure, please use BLVDS/BLVDS_25, instead. aUserGpio[17], aUserGpio[18], aUserGpio[19], aUserGpio[20], aUserGpio[21], aUserGpio[22], aUserGpio[23], aUserGpio[38], aUserGpio[42], aUserGpio[43], aUserGpio[44], aUserGpio[45], aUserGpio[46], aUserGpio[47], aUserGpio[48]... and (the first 15 of 70 listed).
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[0]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[1]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[2]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[3]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[4]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sLocalEmpty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/dInputReqCommitPayloadDly_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/dInputReqCommitPayloadL_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/dInputReqWritePayloadLoc_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[9]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[10]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[11]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[12]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[1] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[0]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[2] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[1]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[2]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[3]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[4]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[5]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[6]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[7]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkToFetch_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[8]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[9]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[10]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[11]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[12]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[8]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/WEA[0] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/wea[0]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/FSM_onehot_sLinkFtchState_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/WEA[0] (net: G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/wea[0]) which is driven by a register (G2X4ChinchWithDmaPortBim128x/Gen2X4_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/FSM_onehot_sLinkFtchState_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_1009_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_28055_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_3123_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_34238_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_36903_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_4124_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: PumaK7Window/theVI/n_Timed_Loop_648_Diagram/n_DSP48E1_51888_Diagram/GenDSP48E1.dsp48e1Instance: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 81 Warnings, 28 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
WARNING: [Designutils 20-2079] The BITSTREAM.CONFIG.EXTMASTERCCLK_EN property value "div-1" will cause the BITSTREAM.CONFIG.CONFIGRATE property value "22" to be ignored.
Overwriting "TIMESTAMP" with "54B2346D" for option USR_ACCESS
TIMESTAMP = Wed Sep 10 03:17:45 2025

Creating bitmap...
Creating bitstream...
Writing bitstream ./PumaK7Top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:55 ; elapsed = 00:01:04 . Memory (MB): peak = 4541.105 ; gain = 475.641 ; free physical = 20351 ; free virtual = 32318
# set toplevelname "PumaK7Top"
# if {[catch {write_bmm -force -quiet $toplevelname\_bd.bmm }]} {}
# if {[file exists $toplevelname\_bd.bmm] == 0} {
#     set fileId [open $toplevelname\.brm "w"]
#     foreach cell [ get_cells -hier -filter {REF_NAME =~ RAMB*} ] {
#         puts $fileId $cell
#         puts $fileId [report_property -return_string  $cell LOC ]
#     }
#    close $fileId
# }
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 03:18:19 2025...
