verilog xil_defaultlib --include "../../../../lab4.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../lab4.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" --include "../../../../lab4.srcs/sources_1/bd/system/ipshared/70fd/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ipshared/67f3/hdl/led_ip_v1_0_S_AXI.v" \
"../../../../lab4.srcs/LAB/source/lab3/lab3_user_logic.v" \
"../../../bd/system/ipshared/67f3/hdl/led_ip_v1_0.v" \
"../../../bd/system/ip/system_led_ip_0_0/sim/system_led_ip_0_0.v" \
"../../../bd/system/ip/system_axi_bram_ctrl_0_bram_0/sim/system_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_3/sim/system_auto_pc_3.v" \

verilog xil_defaultlib "glbl.v"

nosort
