|mux_2_1_4_bits_on_board
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
KEY[0] => KEY[0].IN1
LEDR[0] <= mux_2_1_4_bits:mux0.port3
LEDR[1] <= mux_2_1_4_bits:mux0.port3
LEDR[2] <= mux_2_1_4_bits:mux0.port3
LEDR[3] <= mux_2_1_4_bits:mux0.port3


|mux_2_1_4_bits_on_board|mux_2_1_4_bits:mux0
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
s => s.IN4
m[0] <= mux_2_1_1_bit:mux1.port3
m[1] <= mux_2_1_1_bit:mux2.port3
m[2] <= mux_2_1_1_bit:mux3.port3
m[3] <= mux_2_1_1_bit:mux4.port3


|mux_2_1_4_bits_on_board|mux_2_1_4_bits:mux0|mux_2_1_1_bit:mux1
x => m.IN0
y => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|mux_2_1_4_bits_on_board|mux_2_1_4_bits:mux0|mux_2_1_1_bit:mux2
x => m.IN0
y => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|mux_2_1_4_bits_on_board|mux_2_1_4_bits:mux0|mux_2_1_1_bit:mux3
x => m.IN0
y => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


|mux_2_1_4_bits_on_board|mux_2_1_4_bits:mux0|mux_2_1_1_bit:mux4
x => m.IN0
y => m.IN0
s => m.IN1
s => m.IN1
m <= m.DB_MAX_OUTPUT_PORT_TYPE


