Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec  7 17:14:55 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file testUARTLoopBack_control_sets_placed.rpt
| Design       : testUARTLoopBack
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              15 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |           13 |
| Yes          | No                    | Yes                    |              37 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart/rx_shift_reg[7]_i_1_n_0        |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart/p_0_in[1]                      |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart/p_0_in[4]                      |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart/p_0_in[3]                      |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart/p_0_in[2]                      |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart/p_0_in[6]                      |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart/p_0_in[5]                      |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart/tx_i_1_n_0                     | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart/p_0_in[0]                      |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart/FSM_sequential_state_reg[1][0] | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | uart/rx_data[7]_i_1_n_0             |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart/E[0]                           |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                     | rst_IBUF         |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | uart/rx_bit_timer_0                 | rst_IBUF         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | uart/tx_bit_timer_1                 | rst_IBUF         |                5 |             16 |         3.20 |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+


