{
  "creator": "Yosys 0.58 (git sha1 157aabb58, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)",
  "modules": {
    "vsdbabysoc": {
      "attributes": {
        "hdlname": "vsdbabysoc",
        "top": "00000000000000000000000000000001",
        "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/vsdbabysoc.v:1.1-39.10"
      },
      "ports": {
        "OUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "reset": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "VCO_IN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ENb_CP": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ENb_VCO": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "REF": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "VREFH": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$auto$alumacc.cc:495:replace_alu$6635": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.51-276.75"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12 ],
            "B": [ "1", "0", "1", "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 13, 14, 15, 16 ],
            "X": [ 17, 18, 19, 20 ],
            "Y": [ 21, 22, 23, 24 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$6640": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:161.42-161.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ],
            "B": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120 ],
            "X": [ 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
            "Y": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$6643": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:164.44-164.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216 ],
            "B": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248 ],
            "X": [ 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280 ],
            "Y": [ 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$6646": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:174.39-174.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
            "B": [ 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408 ],
            "X": [ 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440 ],
            "Y": [ 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$6651": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:176.56-176.86"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
            "B": [ 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504 ],
            "X": [ 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536 ],
            "Y": [ 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$6654": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:196.44-196.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600 ],
            "B": [ 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632 ],
            "X": [ 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664 ],
            "Y": [ 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$6657": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:197.42-197.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "1" ],
            "B": [ 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
            "X": [ 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760 ],
            "Y": [ 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$6660": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:60.39-60.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "1" ],
            "B": [ 793, 794, 9, 10, 11, 12, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852 ],
            "X": [ 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884 ],
            "Y": [ 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$6663": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:177.42-177.79"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
            "B": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980 ],
            "X": [ 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012 ],
            "Y": [ 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$6666": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:184.42-184.79"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
            "B": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076 ],
            "X": [ 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108 ],
            "Y": [ 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$6677": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1141, 1142 ],
            "Y": [ 1143 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$6673": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1144 ],
            "B": [ 1141 ],
            "Y": [ 1145 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$6675": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:184.42-184.79"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1145 ],
            "Y": [ 1142 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$6671": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:184.42-184.79"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108 ],
            "Y": [ 1141 ]
          }
        },
        "$auto$alumacc.cc:81:get_ne$6679": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:184.42-184.79"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1141 ],
            "Y": [ 1146 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$6649": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:174.39-174.69"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 408 ],
            "Y": [ 1147 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$6669": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:184.42-184.79"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1076 ],
            "Y": [ 1144 ]
          }
        },
        "$auto$ff.cc:266:slice$6526": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000011111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1181 ],
            "Q": [ 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6528": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000011110",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1215 ],
            "Q": [ 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6530": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000011101",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1248 ],
            "Q": [ 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6532": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000011100",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1281 ],
            "Q": [ 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6534": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000011011",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1314 ],
            "Q": [ 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6536": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000011010",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1347 ],
            "Q": [ 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6538": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000011001",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1380 ],
            "Q": [ 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6540": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000011000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1413 ],
            "Q": [ 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6542": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000010111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1446 ],
            "Q": [ 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6544": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000010110",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1479 ],
            "Q": [ 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6546": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000010101",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1512 ],
            "Q": [ 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6548": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000010100",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1545 ],
            "Q": [ 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6550": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000010011",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1578 ],
            "Q": [ 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6552": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000010010",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1611 ],
            "Q": [ 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6554": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000010001",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1644 ],
            "Q": [ 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6556": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000010000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1677 ],
            "Q": [ 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6558": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1710 ],
            "Q": [ 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6560": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001110",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1743 ],
            "Q": [ 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6562": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001101",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1776 ],
            "Q": [ 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6564": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001100",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1809 ],
            "Q": [ 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6566": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001011",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1842 ],
            "Q": [ 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6568": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001010",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1875 ],
            "Q": [ 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6570": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001001",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1908 ],
            "Q": [ 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6572": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1941 ],
            "Q": [ 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6574": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 1974 ],
            "Q": [ 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6576": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000110",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 2007 ],
            "Q": [ 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6578": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000101",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 2040 ],
            "Q": [ 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6580": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 2073 ],
            "Q": [ 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6582": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 2106 ],
            "Q": [ 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6584": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 2139 ],
            "Q": [ 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6586": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 2172 ],
            "Q": [ 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6588": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:695.10-695.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "EN": [ 2205 ],
            "Q": [ 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237 ],
            "SRST": [ 1214 ]
          }
        },
        "$auto$ff.cc:266:slice$6590": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2270 ],
            "Q": [ 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6592": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001110",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2304 ],
            "Q": [ 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6594": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001101",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2337 ],
            "Q": [ 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6596": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001100",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2370 ],
            "Q": [ 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6598": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001011",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2403 ],
            "Q": [ 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6600": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001010",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2436 ],
            "Q": [ 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6602": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001001",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2469 ],
            "Q": [ 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6604": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000001000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2502 ],
            "Q": [ 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6606": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2535 ],
            "Q": [ 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6608": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000110",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2568 ],
            "Q": [ 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6610": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000101",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2601 ],
            "Q": [ 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6612": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2634 ],
            "Q": [ 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6614": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2667 ],
            "Q": [ 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6616": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2700 ],
            "Q": [ 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6618": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2733 ],
            "Q": [ 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6620": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:686.10-686.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
            "EN": [ 2766 ],
            "Q": [ 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798 ],
            "SRST": [ 2303 ]
          }
        },
        "$auto$ff.cc:266:slice$6621": {
          "hide_name": 1,
          "type": "$sdff",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0000000000000000000000000000",
            "WIDTH": "00000000000000000000000000011100"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:622.7-622.64"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2799, 2800, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825, 2826 ],
            "Q": [ 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820 ],
            "SRST": [ 2827 ]
          }
        },
        "$auto$ff.cc:266:slice$6623": {
          "hide_name": 1,
          "type": "$sdff",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0000",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:446.7-446.84"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2828, 2829, 2830, 2831 ],
            "Q": [ 9, 10, 11, 12 ],
            "SRST": [ 2827 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$6520": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2832, 2833 ],
            "Y": [ 2834 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$6522": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2835, 2836 ],
            "Y": [ 2837 ]
          }
        },
        "$auto$share.cc:662:make_supercell$6685": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000001000000"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344 ],
            "B": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 2838 ],
            "Y": [ 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902 ]
          }
        },
        "$auto$share.cc:662:make_supercell$6695": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000001000000"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902 ],
            "B": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344, 344 ],
            "S": [ 2903 ],
            "Y": [ 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967 ]
          }
        },
        "$auto$share.cc:662:make_supercell$6705": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000001000000"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967 ],
            "B": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 2968 ],
            "Y": [ 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032 ]
          }
        },
        "$auto$share.cc:663:make_supercell$6686": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 917, 918, 919, 920, 921, "0" ],
            "B": [ 917, 918, 919, 920, 921, 922 ],
            "S": [ 2838 ],
            "Y": [ 3033, 3034, 3035, 3036, 3037, 3038 ]
          }
        },
        "$auto$share.cc:663:make_supercell$6696": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3033, 3034, 3035, 3036, 3037, 3038 ],
            "B": [ 345, 346, 347, 348, 349, "0" ],
            "S": [ 2903 ],
            "Y": [ 3039, 3040, 3041, 3042, 3043, 3044 ]
          }
        },
        "$auto$share.cc:663:make_supercell$6706": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3039, 3040, 3041, 3042, 3043, 3044 ],
            "B": [ 345, 346, 347, 348, 349, 350 ],
            "S": [ 2968 ],
            "Y": [ 3045, 3046, 3047, 3048, 3049, 3050 ]
          }
        },
        "$auto$share.cc:663:make_supercell$6716": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 917, 918, 919, 920, 921, "0" ],
            "B": [ 345, 346, 347, 348, 349, 350 ],
            "S": [ 3051 ],
            "Y": [ 3052, 3053, 3054, 3055, 3056, 3057 ]
          }
        },
        "$auto$share.cc:669:make_supercell$6708": {
          "hide_name": 1,
          "type": "$shr",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000001000000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032 ],
            "B": [ 3045, 3046, 3047, 3048, 3049, 3050 ],
            "Y": [ 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089 ]
          }
        },
        "$auto$share.cc:669:make_supercell$6718": {
          "hide_name": 1,
          "type": "$shl",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
            "B": [ 3052, 3053, 3054, 3055, 3056, 3057 ],
            "Y": [ 3090, 3091, 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121 ]
          }
        },
        "$flatten\\core.$and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:182$5700": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:182.42-182.79"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
            "B": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948 ],
            "Y": [ 3122, 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139, 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151, 3152, 3153 ]
          }
        },
        "$flatten\\core.$and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:183$5701": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:183.43-183.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
            "B": [ 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376 ],
            "Y": [ 3154, 3155, 3156, 3157, 3158, 3159, 3160, 3161, 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184, 3185 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:106$5650": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:106.33-106.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 3196 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:107$5651": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:107.33-107.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1", "1" ],
            "Y": [ 3197 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:108$5652": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:108.33-108.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1", "0", "0", "1" ],
            "Y": [ 3198 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:109$5653": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:109.33-109.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1", "1", "0", "1" ],
            "Y": [ 3199 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:110$5654": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:110.34-110.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1", "0", "1", "1" ],
            "Y": [ 3200 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:111$5655": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:111.34-111.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1", "1", "1", "1" ],
            "Y": [ 3201 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:114$5656": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:114.33-114.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3202 ],
            "B": [ "1", "1", "0", "0", "1", "1" ],
            "Y": [ 3203 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:115$5657": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:115.34-115.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195 ],
            "B": [ "1", "1", "0", "0", "1" ],
            "Y": [ 3204 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:116$5658": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:116.32-116.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3202 ],
            "B": [ "1", "1", "0", "0", "1", "1", "0", "0", "1", "1" ],
            "Y": [ 3205 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:117$5659": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:117.33-117.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195 ],
            "B": [ "1", "1", "0", "0", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 3206 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:118$5660": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:118.33-118.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3202 ],
            "B": [ "1", "1", "0", "0", "1", "1", "0", "0", "0", "1" ],
            "Y": [ 3207 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:119$5661": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:119.34-119.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195 ],
            "B": [ "1", "1", "0", "0", "1", "0", "0", "0", "0", "1" ],
            "Y": [ 3208 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:120$5662": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:120.33-120.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3202 ],
            "B": [ "1", "1", "0", "0", "1", "1", "0", "1", "1", "1" ],
            "Y": [ 3209 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:121$5663": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:121.34-121.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195 ],
            "B": [ "1", "1", "0", "0", "1", "0", "0", "1", "1", "1" ],
            "Y": [ 3210 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:122$5664": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:122.33-122.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3202 ],
            "B": [ "1", "1", "0", "0", "1", "1", "0", "0", "0", "0", "1" ],
            "Y": [ 3211 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:123$5665": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:123.34-123.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195 ],
            "B": [ "1", "1", "0", "0", "1", "0", "0", "0", "1" ],
            "Y": [ 3212 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:124$5666": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:124.35-124.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195 ],
            "B": [ "1", "1", "0", "0", "1", "0", "0", "1", "1" ],
            "Y": [ 3213 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:125$5667": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:125.34-125.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3202 ],
            "B": [ "1", "1", "0", "0", "1", "0", "0", "1" ],
            "Y": [ 3214 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:126$5668": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:126.34-126.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3202 ],
            "B": [ "1", "1", "0", "0", "1", "0", "0", "1", "0", "1" ],
            "Y": [ 3215 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:127$5669": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:127.34-127.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3202 ],
            "B": [ "1", "1", "0", "0", "1", "0", "0", "1", "0", "1", "1" ],
            "Y": [ 3216 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:128$5670": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:128.33-128.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3202 ],
            "B": [ "1", "1", "0", "0", "1", "1", "0", "1" ],
            "Y": [ 3217 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:129$5671": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:129.33-129.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3202 ],
            "B": [ "1", "1", "0", "0", "1", "1", "0", "0", "1" ],
            "Y": [ 3218 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:130$5672": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:130.34-130.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3202 ],
            "B": [ "1", "1", "0", "0", "1", "1", "0", "1", "1" ],
            "Y": [ 3219 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:131$5673": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:131.33-131.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3202 ],
            "B": [ "1", "1", "0", "0", "1", "1", "0", "1", "0", "1" ],
            "Y": [ 3220 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:132$5674": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:132.33-132.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3202 ],
            "B": [ "1", "1", "0", "0", "1", "1", "0", "1", "0", "1", "1" ],
            "Y": [ 3221 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:135$5675": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:135.34-135.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "1", "1" ],
            "Y": [ 3222 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:143$5679": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:143.33-143.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "1", "1", "1", "0", "1", "1" ],
            "Y": [ 3223 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:144$5680": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:144.35-144.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "1", "1", "1", "0", "1" ],
            "Y": [ 3224 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:145$5681": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:145.33-145.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "1", "1", "1", "1", "0", "1", "1" ],
            "Y": [ 3225 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:146$5682": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:146.34-146.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195 ],
            "B": [ "1", "1", "1", "0", "0", "1", "1" ],
            "Y": [ 3226 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:167$5686": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:167.45-167.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3227, 3228, 3229, 3230, 3231 ],
            "B": [ 3232, 3233, 3234, 3235, 3236 ],
            "Y": [ 3237 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:168$5689": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:168.45-168.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3227, 3228, 3229, 3230, 3231 ],
            "B": [ 3238, 3239, 3240, 3241, 3242 ],
            "Y": [ 3243 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:185$5703": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:185.45-185.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 344 ],
            "B": [ 376 ],
            "Y": [ 3244 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:191$5710": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:191.44-191.90"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 344 ],
            "B": [ 948 ],
            "Y": [ 3245 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5866": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "Y": [ 3251 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5870": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1" ],
            "Y": [ 3252 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5874": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "1" ],
            "Y": [ 3253 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5878": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "1" ],
            "Y": [ 3254 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5882": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 3255 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5886": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 3256 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5890": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 3257 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5894": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 3258 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5898": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 3259 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5902": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 3260 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5906": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 3261 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5910": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "1", "0", "1" ],
            "Y": [ 3262 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5914": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "0", "1", "1" ],
            "Y": [ 3263 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5918": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "0", "1", "1" ],
            "Y": [ 3264 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5922": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "1", "1", "1" ],
            "Y": [ 3265 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5926": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "1", "1", "1" ],
            "Y": [ 3266 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5930": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 3267 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5934": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "0", "0", "0", "1" ],
            "Y": [ 3268 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5938": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "1", "0", "0", "1" ],
            "Y": [ 3269 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5942": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "1", "0", "0", "1" ],
            "Y": [ 3270 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5946": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "0", "1", "0", "1" ],
            "Y": [ 3271 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5950": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "0", "1", "0", "1" ],
            "Y": [ 3272 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5954": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "1", "1", "0", "1" ],
            "Y": [ 3273 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5958": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "1", "1", "0", "1" ],
            "Y": [ 3274 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5962": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "0", "0", "1", "1" ],
            "Y": [ 3275 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5966": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "0", "0", "1", "1" ],
            "Y": [ 3276 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5970": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "1", "0", "1", "1" ],
            "Y": [ 3277 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5974": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "1", "0", "1", "1" ],
            "Y": [ 3278 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5978": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "0", "1", "1", "1" ],
            "Y": [ 3279 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5982": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "0", "1", "1", "1" ],
            "Y": [ 3280 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5986": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "0", "1", "1", "1", "1" ],
            "Y": [ 3281 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5990": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "B": [ "1", "1", "1", "1", "1" ],
            "Y": [ 3282 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$5992": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "Y": [ 3287 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$5994": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "1" ],
            "Y": [ 3288 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$5996": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "0", "1" ],
            "Y": [ 3289 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$5998": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "1", "1" ],
            "Y": [ 3290 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6000": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 3291 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6002": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 3292 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6004": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 3293 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6006": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 3294 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6008": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 3295 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6010": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 3296 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6012": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 3297 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6014": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "1", "1", "0", "1" ],
            "Y": [ 3298 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6016": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "0", "0", "1", "1" ],
            "Y": [ 3299 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6018": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "1", "0", "1", "1" ],
            "Y": [ 3300 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6020": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "0", "1", "1", "1" ],
            "Y": [ 3301 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6022": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283, 3284, 3285, 3286 ],
            "B": [ "1", "1", "1", "1" ],
            "Y": [ 3302 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62$5610": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62.37-62.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189, 3190, 3191, 3192 ],
            "Y": [ 3303 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:63$5611": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:63.24-63.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "1" ],
            "Y": [ 3304 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:64$5613": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:64.24-64.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 3305 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:65$5615": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:65.24-65.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 3306 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:66$5617": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:66.24-66.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "1", "0", "0", "1", "1" ],
            "Y": [ 3307 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:67$5619": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:67.37-67.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "1", "1", "0", "1" ],
            "Y": [ 3308 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:68$5620": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:68.24-68.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "0", "0", "1", "0", "1" ],
            "Y": [ 3309 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:69$5622": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:69.24-69.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "0", "0", "1", "1" ],
            "Y": [ 3310 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:70$5624": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:70.24-70.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "1", "0", "1", "1" ],
            "Y": [ 3311 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:71$5626": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:71.37-71.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "0", "0", "0", "1", "1" ],
            "Y": [ 3312 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:72$5627": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:72.37-72.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 3313 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:74$5630": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:74.37-74.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 3314 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:75$5631": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:75.24-75.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 3315 ]
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:76$5633": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:76.37-76.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189, 3190, 3191, 3192 ],
            "B": [ "1", "1", "0", "1", "1" ],
            "Y": [ 3316 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:167$5687": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:167.44-167.88"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3237 ],
            "B": [ 3317 ],
            "Y": [ 3318 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:168$5690": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:168.44-168.88"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3243 ],
            "B": [ 3317 ],
            "Y": [ 3319 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:202$5747": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:202.36-202.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3320 ],
            "B": [ 3321 ],
            "Y": [ 3322 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:202$5749": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:202.36-202.88"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3322 ],
            "B": [ 3323 ],
            "Y": [ 3324 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:216$5771": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:216.41-216.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3321 ],
            "B": [ 3325 ],
            "Y": [ 3326 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:219$5772": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:219.37-219.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3321 ],
            "B": [ 3327 ],
            "Y": [ 3328 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:223$5779": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:223.37-223.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3321 ],
            "B": [ 3329 ],
            "Y": [ 3330 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:227$5780": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:227.37-227.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3331 ],
            "B": [ 3332 ],
            "Y": [ 3333 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5865": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3317 ],
            "B": [ 3334 ],
            "Y": [ 3335 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5867": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3251 ],
            "Y": [ 2205 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5871": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3252 ],
            "Y": [ 2172 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5875": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3253 ],
            "Y": [ 2139 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5879": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3254 ],
            "Y": [ 2106 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5883": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3255 ],
            "Y": [ 2073 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5887": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3256 ],
            "Y": [ 2040 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5891": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3257 ],
            "Y": [ 2007 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5895": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3258 ],
            "Y": [ 1974 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5899": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3259 ],
            "Y": [ 1941 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5903": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3260 ],
            "Y": [ 1908 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5907": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3261 ],
            "Y": [ 1875 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5911": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3262 ],
            "Y": [ 1842 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5915": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3263 ],
            "Y": [ 1809 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5919": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3264 ],
            "Y": [ 1776 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5923": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3265 ],
            "Y": [ 1743 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5927": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3266 ],
            "Y": [ 1710 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5931": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3267 ],
            "Y": [ 1677 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5935": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3268 ],
            "Y": [ 1644 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5939": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3269 ],
            "Y": [ 1611 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5943": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3270 ],
            "Y": [ 1578 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5947": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3271 ],
            "Y": [ 1545 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5951": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3272 ],
            "Y": [ 1512 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5955": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3273 ],
            "Y": [ 1479 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5959": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3274 ],
            "Y": [ 1446 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5963": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3275 ],
            "Y": [ 1413 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5967": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3276 ],
            "Y": [ 1380 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5971": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3277 ],
            "Y": [ 1347 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5975": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3278 ],
            "Y": [ 1314 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5979": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3279 ],
            "Y": [ 1281 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5983": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3280 ],
            "Y": [ 1248 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5987": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3281 ],
            "Y": [ 1215 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5991": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3335 ],
            "B": [ 3282 ],
            "Y": [ 1181 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$5993": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3287 ],
            "Y": [ 2766 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$5995": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3288 ],
            "Y": [ 2733 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$5997": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3289 ],
            "Y": [ 2700 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$5999": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3290 ],
            "Y": [ 2667 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6001": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3291 ],
            "Y": [ 2634 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6003": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3292 ],
            "Y": [ 2601 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6005": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3293 ],
            "Y": [ 2568 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6007": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3294 ],
            "Y": [ 2535 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6009": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3295 ],
            "Y": [ 2502 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6011": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3296 ],
            "Y": [ 2469 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6013": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3297 ],
            "Y": [ 2436 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6015": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3298 ],
            "Y": [ 2403 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6017": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3299 ],
            "Y": [ 2370 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6019": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3300 ],
            "Y": [ 2337 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6021": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3301 ],
            "Y": [ 2304 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6023": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.34-307.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333 ],
            "B": [ 3302 ],
            "Y": [ 2270 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:52$5601": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:52.23-52.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3330 ],
            "B": [ 3336 ],
            "Y": [ 3337 ]
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:53$5602": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:53.23-53.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3330 ],
            "B": [ 3338 ],
            "Y": [ 3339 ]
          }
        },
        "$flatten\\core.$logic_not$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220$5778": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220.32-220.165"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3340 ],
            "Y": [ 3321 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:148$5683": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:148.34-148.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3225 ],
            "B": [ 3226 ],
            "Y": [ 3341 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:199$5718": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:199.27-199.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3327 ],
            "B": [ 3342 ],
            "Y": [ 3343 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:202$5750": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:202.35-202.110"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3324 ],
            "B": [ 3344 ],
            "Y": [ 3317 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220$5773": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220.34-220.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3345 ],
            "B": [ 3346 ],
            "Y": [ 3347 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220$5774": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220.34-220.101"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3347 ],
            "B": [ 3348 ],
            "Y": [ 3349 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220$5775": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220.34-220.122"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3349 ],
            "B": [ 3344 ],
            "Y": [ 3350 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220$5776": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220.34-220.143"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3350 ],
            "B": [ 3351 ],
            "Y": [ 3352 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220$5777": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220.34-220.164"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3352 ],
            "B": [ 3353 ],
            "Y": [ 3340 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62$5612": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62.37-63.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3303 ],
            "B": [ 3304 ],
            "Y": [ 3354 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62$5614": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62.37-64.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3354 ],
            "B": [ 3305 ],
            "Y": [ 3355 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62$5616": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62.37-65.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3355 ],
            "B": [ 3306 ],
            "Y": [ 3356 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62$5618": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62.37-66.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3356 ],
            "B": [ 3307 ],
            "Y": [ 3357 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:67$5621": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:67.37-68.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3308 ],
            "B": [ 3309 ],
            "Y": [ 3358 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:67$5623": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:67.37-69.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3358 ],
            "B": [ 3310 ],
            "Y": [ 3359 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:67$5625": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:67.37-70.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3359 ],
            "B": [ 3311 ],
            "Y": [ 3360 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:72$5629": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:72.37-73.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3313 ],
            "B": [ 3311 ],
            "Y": [ 3361 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:74$5632": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:74.37-75.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3314 ],
            "B": [ 3315 ],
            "Y": [ 3362 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:86$5644": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:86.35-86.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3360 ],
            "B": [ 3357 ],
            "Y": [ 3363 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:86$5645": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:86.35-86.94"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3363 ],
            "B": [ 3361 ],
            "Y": [ 3364 ]
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:86$5646": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:86.35-86.115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3364 ],
            "B": [ 3316 ],
            "Y": [ 3365 ]
          }
        },
        "$flatten\\core.$ne$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:202$5748": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:202.71-202.88"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3227, 3228, 3229, 3230, 3231 ],
            "Y": [ 3323 ]
          }
        },
        "$flatten\\core.$ne$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:211$5758": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:211.82-211.128"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 344 ],
            "B": [ 948 ],
            "Y": [ 3366 ]
          }
        },
        "$flatten\\core.$ne$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5864": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.54-287.80"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246, 3247, 3248, 3249, 3250 ],
            "Y": [ 3334 ]
          }
        },
        "$flatten\\core.$or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:178$5696": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:178.41-178.78"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
            "B": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948 ],
            "Y": [ 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398 ]
          }
        },
        "$flatten\\core.$or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:179$5697": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:179.42-179.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
            "B": [ 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376 ],
            "Y": [ 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430 ]
          }
        },
        "$flatten\\core.$procdff$6304": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:242.7-244.10"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440 ],
            "Q": [ 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450 ]
          }
        },
        "$flatten\\core.$procdff$6305": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:440.7-440.78"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184 ],
            "Q": [ 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482 ]
          }
        },
        "$flatten\\core.$procdff$6306": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:443.7-443.105"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3483, 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514 ],
            "Q": [ 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546 ]
          }
        },
        "$flatten\\core.$procdff$6309": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:452.7-452.66"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3547, 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578 ],
            "Q": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ]
          }
        },
        "$flatten\\core.$procdff$6310": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:453.7-453.66"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ],
            "Q": [ 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376 ]
          }
        },
        "$flatten\\core.$procdff$6311": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:456.7-456.72"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916 ],
            "Q": [ 3579, 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610 ]
          }
        },
        "$flatten\\core.$procdff$6312": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:457.7-457.72"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3579, 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610 ],
            "Q": [ 3611, 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636, 3637, 3638, 3639, 3640, 3641, 3642 ]
          }
        },
        "$flatten\\core.$procdff$6313": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:460.7-460.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3203 ],
            "Q": [ 3643 ]
          }
        },
        "$flatten\\core.$procdff$6314": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:461.7-461.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3643 ],
            "Q": [ 3644 ]
          }
        },
        "$flatten\\core.$procdff$6315": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:464.7-464.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3204 ],
            "Q": [ 3645 ]
          }
        },
        "$flatten\\core.$procdff$6316": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:465.7-465.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3645 ],
            "Q": [ 3646 ]
          }
        },
        "$flatten\\core.$procdff$6317": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:468.7-468.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3209 ],
            "Q": [ 3647 ]
          }
        },
        "$flatten\\core.$procdff$6318": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:469.7-469.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3647 ],
            "Q": [ 3648 ]
          }
        },
        "$flatten\\core.$procdff$6319": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:472.7-472.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3210 ],
            "Q": [ 3649 ]
          }
        },
        "$flatten\\core.$procdff$6320": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:473.7-473.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3649 ],
            "Q": [ 3650 ]
          }
        },
        "$flatten\\core.$procdff$6321": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:476.7-476.64"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3224 ],
            "Q": [ 3651 ]
          }
        },
        "$flatten\\core.$procdff$6322": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:477.7-477.64"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3651 ],
            "Q": [ 3652 ]
          }
        },
        "$flatten\\core.$procdff$6323": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:480.7-480.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3196 ],
            "Q": [ 3653 ]
          }
        },
        "$flatten\\core.$procdff$6324": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:481.7-481.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3653 ],
            "Q": [ 3654 ]
          }
        },
        "$flatten\\core.$procdff$6327": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:486.7-486.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3199 ],
            "Q": [ 3655 ]
          }
        },
        "$flatten\\core.$procdff$6328": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:487.7-487.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3655 ],
            "Q": [ 3656 ]
          }
        },
        "$flatten\\core.$procdff$6331": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:492.7-492.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3201 ],
            "Q": [ 3657 ]
          }
        },
        "$flatten\\core.$procdff$6332": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:493.7-493.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3657 ],
            "Q": [ 3658 ]
          }
        },
        "$flatten\\core.$procdff$6335": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:498.7-498.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3198 ],
            "Q": [ 3659 ]
          }
        },
        "$flatten\\core.$procdff$6336": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:499.7-499.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3659 ],
            "Q": [ 3660 ]
          }
        },
        "$flatten\\core.$procdff$6339": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:504.7-504.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3200 ],
            "Q": [ 3661 ]
          }
        },
        "$flatten\\core.$procdff$6340": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:505.7-505.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3661 ],
            "Q": [ 3662 ]
          }
        },
        "$flatten\\core.$procdff$6343": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:510.7-510.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3197 ],
            "Q": [ 3663 ]
          }
        },
        "$flatten\\core.$procdff$6344": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:511.7-511.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3663 ],
            "Q": [ 3664 ]
          }
        },
        "$flatten\\core.$procdff$6347": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:516.7-516.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3225 ],
            "Q": [ 3665 ]
          }
        },
        "$flatten\\core.$procdff$6348": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:517.7-517.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3665 ],
            "Q": [ 3336 ]
          }
        },
        "$flatten\\core.$procdff$6349": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:520.7-520.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3226 ],
            "Q": [ 3666 ]
          }
        },
        "$flatten\\core.$procdff$6350": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:521.7-521.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3666 ],
            "Q": [ 3338 ]
          }
        },
        "$flatten\\core.$procdff$6351": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:524.7-524.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3341 ],
            "Q": [ 3667 ]
          }
        },
        "$flatten\\core.$procdff$6352": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:525.7-525.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3667 ],
            "Q": [ 3329 ]
          }
        },
        "$flatten\\core.$procdff$6353": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:528.7-528.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3222 ],
            "Q": [ 3668 ]
          }
        },
        "$flatten\\core.$procdff$6354": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:529.7-529.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3668 ],
            "Q": [ 3327 ]
          }
        },
        "$flatten\\core.$procdff$6355": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:532.7-532.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3223 ],
            "Q": [ 3669 ]
          }
        },
        "$flatten\\core.$procdff$6356": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:533.7-533.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3669 ],
            "Q": [ 3670 ]
          }
        },
        "$flatten\\core.$procdff$6357": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:536.7-536.58"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3205 ],
            "Q": [ 3671 ]
          }
        },
        "$flatten\\core.$procdff$6358": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:537.7-537.58"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3671 ],
            "Q": [ 3672 ]
          }
        },
        "$flatten\\core.$procdff$6359": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:540.7-540.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3206 ],
            "Q": [ 3673 ]
          }
        },
        "$flatten\\core.$procdff$6360": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:541.7-541.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3673 ],
            "Q": [ 3674 ]
          }
        },
        "$flatten\\core.$procdff$6361": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:544.7-544.68"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3362 ],
            "Q": [ 3675 ]
          }
        },
        "$flatten\\core.$procdff$6362": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:545.7-545.68"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3675 ],
            "Q": [ 3342 ]
          }
        },
        "$flatten\\core.$procdff$6363": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:546.7-546.68"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3342 ],
            "Q": [ 3332 ]
          }
        },
        "$flatten\\core.$procdff$6372": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:561.7-561.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3217 ],
            "Q": [ 3676 ]
          }
        },
        "$flatten\\core.$procdff$6373": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:562.7-562.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3676 ],
            "Q": [ 3677 ]
          }
        },
        "$flatten\\core.$procdff$6374": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:565.7-565.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3214 ],
            "Q": [ 3678 ]
          }
        },
        "$flatten\\core.$procdff$6375": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:566.7-566.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3678 ],
            "Q": [ 3051 ]
          }
        },
        "$flatten\\core.$procdff$6376": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:569.7-569.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3218 ],
            "Q": [ 3679 ]
          }
        },
        "$flatten\\core.$procdff$6377": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:570.7-570.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3679 ],
            "Q": [ 3680 ]
          }
        },
        "$flatten\\core.$procdff$6378": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:573.7-573.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3212 ],
            "Q": [ 3681 ]
          }
        },
        "$flatten\\core.$procdff$6379": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:574.7-574.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3681 ],
            "Q": [ 3682 ]
          }
        },
        "$flatten\\core.$procdff$6380": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:577.7-577.64"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3213 ],
            "Q": [ 3683 ]
          }
        },
        "$flatten\\core.$procdff$6381": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:578.7-578.64"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3683 ],
            "Q": [ 3684 ]
          }
        },
        "$flatten\\core.$procdff$6382": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:581.7-581.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3219 ],
            "Q": [ 3685 ]
          }
        },
        "$flatten\\core.$procdff$6383": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:582.7-582.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3685 ],
            "Q": [ 3686 ]
          }
        },
        "$flatten\\core.$procdff$6384": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:585.7-585.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3221 ],
            "Q": [ 3687 ]
          }
        },
        "$flatten\\core.$procdff$6385": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:586.7-586.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3687 ],
            "Q": [ 3688 ]
          }
        },
        "$flatten\\core.$procdff$6386": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:589.7-589.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3216 ],
            "Q": [ 3689 ]
          }
        },
        "$flatten\\core.$procdff$6387": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:590.7-590.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3689 ],
            "Q": [ 2903 ]
          }
        },
        "$flatten\\core.$procdff$6388": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:593.7-593.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3220 ],
            "Q": [ 3690 ]
          }
        },
        "$flatten\\core.$procdff$6389": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:594.7-594.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3690 ],
            "Q": [ 2838 ]
          }
        },
        "$flatten\\core.$procdff$6390": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:597.7-597.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3215 ],
            "Q": [ 3691 ]
          }
        },
        "$flatten\\core.$procdff$6391": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:598.7-598.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3691 ],
            "Q": [ 2968 ]
          }
        },
        "$flatten\\core.$procdff$6392": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:601.7-601.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3211 ],
            "Q": [ 3692 ]
          }
        },
        "$flatten\\core.$procdff$6393": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:602.7-602.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3692 ],
            "Q": [ 3693 ]
          }
        },
        "$flatten\\core.$procdff$6398": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:611.7-611.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3207 ],
            "Q": [ 3694 ]
          }
        },
        "$flatten\\core.$procdff$6399": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:612.7-612.60"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3694 ],
            "Q": [ 3695 ]
          }
        },
        "$flatten\\core.$procdff$6400": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:615.7-615.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3208 ],
            "Q": [ 3696 ]
          }
        },
        "$flatten\\core.$procdff$6401": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:616.7-616.62"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3696 ],
            "Q": [ 3697 ]
          }
        },
        "$flatten\\core.$procdff$6402": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:619.7-619.82"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312 ],
            "Q": [ 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707, 3708, 3709, 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729 ]
          }
        },
        "$flatten\\core.$procdff$6404": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:623.7-623.64"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 793, 794, 9, 10, 11, 12, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820 ],
            "Q": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88 ]
          }
        },
        "$flatten\\core.$procdff$6405": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:624.7-624.64"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88 ],
            "Q": [ 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600 ]
          }
        },
        "$flatten\\core.$procdff$6406": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:627.7-627.81"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3730, 3731, 3732, 3733, 3734 ],
            "Q": [ 3735, 3736, 3737, 3738, 3739 ]
          }
        },
        "$flatten\\core.$procdff$6407": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:628.7-628.79"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3735, 3736, 3737, 3738, 3739 ],
            "Q": [ 3227, 3228, 3229, 3230, 3231 ]
          }
        },
        "$flatten\\core.$procdff$6408": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:629.7-629.79"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3227, 3228, 3229, 3230, 3231 ],
            "Q": [ 3740, 3741, 3742, 3743, 3744 ]
          }
        },
        "$flatten\\core.$procdff$6409": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:630.7-630.79"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3740, 3741, 3742, 3743, 3744 ],
            "Q": [ 3745, 3746, 3747, 3748, 3749 ]
          }
        },
        "$flatten\\core.$procdff$6410": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:633.7-633.64"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3365 ],
            "Q": [ 3750 ]
          }
        },
        "$flatten\\core.$procdff$6411": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:634.7-634.64"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3750 ],
            "Q": [ 3320 ]
          }
        },
        "$flatten\\core.$procdff$6413": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:638.7-638.58"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3 ],
            "Q": [ 2827 ]
          }
        },
        "$flatten\\core.$procdff$6414": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:639.7-639.58"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 2827 ],
            "Q": [ 3751 ]
          }
        },
        "$flatten\\core.$procdff$6415": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:640.7-640.58"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3751 ],
            "Q": [ 1214 ]
          }
        },
        "$flatten\\core.$procdff$6416": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:641.7-641.58"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1214 ],
            "Q": [ 2303 ]
          }
        },
        "$flatten\\core.$procdff$6417": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:644.7-644.70"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3752, 3753, 3754, 3755 ],
            "Q": [ 3283, 3284, 3285, 3286 ]
          }
        },
        "$flatten\\core.$procdff$6418": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:647.7-647.84"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3756, 3757, 3758, 3759, 3760 ],
            "Q": [ 3232, 3233, 3234, 3235, 3236 ]
          }
        },
        "$flatten\\core.$procdff$6420": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:653.7-653.84"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3761, 3762, 3763, 3764, 3765 ],
            "Q": [ 3238, 3239, 3240, 3241, 3242 ]
          }
        },
        "$flatten\\core.$procdff$6422": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:659.7-659.80"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216 ],
            "Q": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ]
          }
        },
        "$flatten\\core.$procdff$6423": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:662.7-662.80"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3766, 3767, 3768, 3769, 3770, 3771, 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789, 3790, 3791, 3792, 3793, 3794, 3795, 3796, 3797 ],
            "Q": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948 ]
          }
        },
        "$flatten\\core.$procdff$6424": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:663.7-663.80"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948 ],
            "Q": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ]
          }
        },
        "$flatten\\core.$procdff$6425": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:666.7-666.58"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3321 ],
            "Q": [ 3331 ]
          }
        },
        "$flatten\\core.$procdff$6426": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:669.7-669.68"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3330 ],
            "Q": [ 3351 ]
          }
        },
        "$flatten\\core.$procdff$6427": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:670.7-670.68"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3351 ],
            "Q": [ 3353 ]
          }
        },
        "$flatten\\core.$procdff$6428": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:673.7-673.68"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3328 ],
            "Q": [ 3348 ]
          }
        },
        "$flatten\\core.$procdff$6429": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:674.7-674.68"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3348 ],
            "Q": [ 3344 ]
          }
        },
        "$flatten\\core.$procdff$6430": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:677.7-677.76"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3326 ],
            "Q": [ 3345 ]
          }
        },
        "$flatten\\core.$procdff$6431": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:678.7-678.76"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 3345 ],
            "Q": [ 3346 ]
          }
        },
        "$flatten\\core.$procdff$6497": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:696.10-696.95"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 1148 ],
            "D": [ 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654 ],
            "Q": [ 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440 ]
          }
        },
        "$flatten\\core.$procmux$6207": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000001011",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "1", "1", "1", "1", "1", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "1", "0", "1", "1", "1", "1", "1", "1", "1", "1", "1", "0", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "1", "0", "0", "1", "0", "1", "0", "1", "1", "1", "1", "1", "1", "1", "1", "1", "0", "0", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3798, 2834, 3799, 3800, 2837, 3801, 3802, 3803, 3804, 3805, 3806 ],
            "Y": [ 3807, 3808, 3809, 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819, 3820, 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836, 3837, 3838 ]
          }
        },
        "$flatten\\core.$procmux$6208_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12 ],
            "B": [ "0", "0", "1", "1" ],
            "Y": [ 3798 ]
          }
        },
        "$flatten\\core.$procmux$6209_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12 ],
            "B": [ "1", "1", "0", "1" ],
            "Y": [ 2833 ]
          }
        },
        "$flatten\\core.$procmux$6210_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 3799 ]
          }
        },
        "$flatten\\core.$procmux$6211_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 3800 ]
          }
        },
        "$flatten\\core.$procmux$6212_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 2832 ]
          }
        },
        "$flatten\\core.$procmux$6213_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 2836 ]
          }
        },
        "$flatten\\core.$procmux$6214_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 3801 ]
          }
        },
        "$flatten\\core.$procmux$6215_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 3802 ]
          }
        },
        "$flatten\\core.$procmux$6216_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 2835 ]
          }
        },
        "$flatten\\core.$procmux$6217_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12 ],
            "B": [ "1", "1" ],
            "Y": [ 3803 ]
          }
        },
        "$flatten\\core.$procmux$6218_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12 ],
            "B": [ "0", "1" ],
            "Y": [ 3804 ]
          }
        },
        "$flatten\\core.$procmux$6219_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12 ],
            "B": [ "1" ],
            "Y": [ 3805 ]
          }
        },
        "$flatten\\core.$procmux$6220_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12 ],
            "Y": [ 3806 ]
          }
        },
        "$flatten\\core.$procmux$6221": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000100000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237 ],
            "S": [ 3839, 3840, 3841, 3842, 3843, 3844, 3845, 3846, 3847, 3848, 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856, 3857, 3858, 3859, 3860, 3861, 3862, 3863, 3864, 3865, 3866, 3867, 3868, 3869, 3870 ],
            "Y": [ 3871, 3872, 3873, 3874, 3875, 3876, 3877, 3878, 3879, 3880, 3881, 3882, 3883, 3884, 3885, 3886, 3887, 3888, 3889, 3890, 3891, 3892, 3893, 3894, 3895, 3896, 3897, 3898, 3899, 3900, 3901, 3902 ]
          }
        },
        "$flatten\\core.$procmux$6222_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "1", "1", "1", "1" ],
            "Y": [ 3839 ]
          }
        },
        "$flatten\\core.$procmux$6223_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "1", "1", "1", "1" ],
            "Y": [ 3840 ]
          }
        },
        "$flatten\\core.$procmux$6224_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "0", "1", "1", "1" ],
            "Y": [ 3841 ]
          }
        },
        "$flatten\\core.$procmux$6225_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "0", "1", "1", "1" ],
            "Y": [ 3842 ]
          }
        },
        "$flatten\\core.$procmux$6226_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "1", "0", "1", "1" ],
            "Y": [ 3843 ]
          }
        },
        "$flatten\\core.$procmux$6227_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "1", "0", "1", "1" ],
            "Y": [ 3844 ]
          }
        },
        "$flatten\\core.$procmux$6228_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "0", "0", "1", "1" ],
            "Y": [ 3845 ]
          }
        },
        "$flatten\\core.$procmux$6229_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "0", "0", "1", "1" ],
            "Y": [ 3846 ]
          }
        },
        "$flatten\\core.$procmux$6230_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "1", "1", "0", "1" ],
            "Y": [ 3847 ]
          }
        },
        "$flatten\\core.$procmux$6231_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "1", "1", "0", "1" ],
            "Y": [ 3848 ]
          }
        },
        "$flatten\\core.$procmux$6232_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "0", "1", "0", "1" ],
            "Y": [ 3849 ]
          }
        },
        "$flatten\\core.$procmux$6233_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "0", "1", "0", "1" ],
            "Y": [ 3850 ]
          }
        },
        "$flatten\\core.$procmux$6234_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "1", "0", "0", "1" ],
            "Y": [ 3851 ]
          }
        },
        "$flatten\\core.$procmux$6235_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "1", "0", "0", "1" ],
            "Y": [ 3852 ]
          }
        },
        "$flatten\\core.$procmux$6236_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "0", "0", "0", "1" ],
            "Y": [ 3853 ]
          }
        },
        "$flatten\\core.$procmux$6237_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 3854 ]
          }
        },
        "$flatten\\core.$procmux$6238_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "1", "1", "1" ],
            "Y": [ 3855 ]
          }
        },
        "$flatten\\core.$procmux$6239_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "1", "1", "1" ],
            "Y": [ 3856 ]
          }
        },
        "$flatten\\core.$procmux$6240_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "0", "1", "1" ],
            "Y": [ 3857 ]
          }
        },
        "$flatten\\core.$procmux$6241_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "0", "1", "1" ],
            "Y": [ 3858 ]
          }
        },
        "$flatten\\core.$procmux$6242_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "1", "0", "1" ],
            "Y": [ 3859 ]
          }
        },
        "$flatten\\core.$procmux$6243_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 3860 ]
          }
        },
        "$flatten\\core.$procmux$6244_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 3861 ]
          }
        },
        "$flatten\\core.$procmux$6245_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 3862 ]
          }
        },
        "$flatten\\core.$procmux$6246_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 3863 ]
          }
        },
        "$flatten\\core.$procmux$6247_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 3864 ]
          }
        },
        "$flatten\\core.$procmux$6248_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 3865 ]
          }
        },
        "$flatten\\core.$procmux$6249_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 3866 ]
          }
        },
        "$flatten\\core.$procmux$6250_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1", "1" ],
            "Y": [ 3867 ]
          }
        },
        "$flatten\\core.$procmux$6251_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "0", "1" ],
            "Y": [ 3868 ]
          }
        },
        "$flatten\\core.$procmux$6252_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "B": [ "1" ],
            "Y": [ 3869 ]
          }
        },
        "$flatten\\core.$procmux$6253_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:294.50-294.67"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3232, 3233, 3234, 3235, 3236 ],
            "Y": [ 3870 ]
          }
        },
        "$flatten\\core.$procmux$6254": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000100000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237 ],
            "S": [ 3903, 3904, 3905, 3906, 3907, 3908, 3909, 3910, 3911, 3912, 3913, 3914, 3915, 3916, 3917, 3918, 3919, 3920, 3921, 3922, 3923, 3924, 3925, 3926, 3927, 3928, 3929, 3930, 3931, 3932, 3933, 3934 ],
            "Y": [ 3935, 3936, 3937, 3938, 3939, 3940, 3941, 3942, 3943, 3944, 3945, 3946, 3947, 3948, 3949, 3950, 3951, 3952, 3953, 3954, 3955, 3956, 3957, 3958, 3959, 3960, 3961, 3962, 3963, 3964, 3965, 3966 ]
          }
        },
        "$flatten\\core.$procmux$6255_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "1", "1", "1", "1" ],
            "Y": [ 3903 ]
          }
        },
        "$flatten\\core.$procmux$6256_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "1", "1", "1", "1" ],
            "Y": [ 3904 ]
          }
        },
        "$flatten\\core.$procmux$6257_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "0", "1", "1", "1" ],
            "Y": [ 3905 ]
          }
        },
        "$flatten\\core.$procmux$6258_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "0", "1", "1", "1" ],
            "Y": [ 3906 ]
          }
        },
        "$flatten\\core.$procmux$6259_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "1", "0", "1", "1" ],
            "Y": [ 3907 ]
          }
        },
        "$flatten\\core.$procmux$6260_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "1", "0", "1", "1" ],
            "Y": [ 3908 ]
          }
        },
        "$flatten\\core.$procmux$6261_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "0", "0", "1", "1" ],
            "Y": [ 3909 ]
          }
        },
        "$flatten\\core.$procmux$6262_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "0", "0", "1", "1" ],
            "Y": [ 3910 ]
          }
        },
        "$flatten\\core.$procmux$6263_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "1", "1", "0", "1" ],
            "Y": [ 3911 ]
          }
        },
        "$flatten\\core.$procmux$6264_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "1", "1", "0", "1" ],
            "Y": [ 3912 ]
          }
        },
        "$flatten\\core.$procmux$6265_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "0", "1", "0", "1" ],
            "Y": [ 3913 ]
          }
        },
        "$flatten\\core.$procmux$6266_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "0", "1", "0", "1" ],
            "Y": [ 3914 ]
          }
        },
        "$flatten\\core.$procmux$6267_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "1", "0", "0", "1" ],
            "Y": [ 3915 ]
          }
        },
        "$flatten\\core.$procmux$6268_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "1", "0", "0", "1" ],
            "Y": [ 3916 ]
          }
        },
        "$flatten\\core.$procmux$6269_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "0", "0", "0", "1" ],
            "Y": [ 3917 ]
          }
        },
        "$flatten\\core.$procmux$6270_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 3918 ]
          }
        },
        "$flatten\\core.$procmux$6271_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "1", "1", "1" ],
            "Y": [ 3919 ]
          }
        },
        "$flatten\\core.$procmux$6272_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "1", "1", "1" ],
            "Y": [ 3920 ]
          }
        },
        "$flatten\\core.$procmux$6273_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "0", "1", "1" ],
            "Y": [ 3921 ]
          }
        },
        "$flatten\\core.$procmux$6274_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "0", "1", "1" ],
            "Y": [ 3922 ]
          }
        },
        "$flatten\\core.$procmux$6275_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "1", "0", "1" ],
            "Y": [ 3923 ]
          }
        },
        "$flatten\\core.$procmux$6276_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 3924 ]
          }
        },
        "$flatten\\core.$procmux$6277_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 3925 ]
          }
        },
        "$flatten\\core.$procmux$6278_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 3926 ]
          }
        },
        "$flatten\\core.$procmux$6279_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 3927 ]
          }
        },
        "$flatten\\core.$procmux$6280_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 3928 ]
          }
        },
        "$flatten\\core.$procmux$6281_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 3929 ]
          }
        },
        "$flatten\\core.$procmux$6282_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 3930 ]
          }
        },
        "$flatten\\core.$procmux$6283_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1", "1" ],
            "Y": [ 3931 ]
          }
        },
        "$flatten\\core.$procmux$6284_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "0", "1" ],
            "Y": [ 3932 ]
          }
        },
        "$flatten\\core.$procmux$6285_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "B": [ "1" ],
            "Y": [ 3933 ]
          }
        },
        "$flatten\\core.$procmux$6286_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:296.50-296.67"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3238, 3239, 3240, 3241, 3242 ],
            "Y": [ 3934 ]
          }
        },
        "$flatten\\core.$procmux$6287": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000010000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:314.53-314.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798 ],
            "S": [ 3302, 3301, 3300, 3299, 3298, 3297, 3296, 3295, 3294, 3293, 3292, 3291, 3290, 3289, 3288, 3287 ],
            "Y": [ 3483, 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:167$5688": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:167.43-167.132"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3871, 3872, 3873, 3874, 3875, 3876, 3877, 3878, 3879, 3880, 3881, 3882, 3883, 3884, 3885, 3886, 3887, 3888, 3889, 3890, 3891, 3892, 3893, 3894, 3895, 3896, 3897, 3898, 3899, 3900, 3901, 3902 ],
            "B": [ 3967, 3968, 3752, 3753, 3754, 3755, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993, 3994 ],
            "S": [ 3318 ],
            "Y": [ 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:168$5691": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:168.43-168.132"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3935, 3936, 3937, 3938, 3939, 3940, 3941, 3942, 3943, 3944, 3945, 3946, 3947, 3948, 3949, 3950, 3951, 3952, 3953, 3954, 3955, 3956, 3957, 3958, 3959, 3960, 3961, 3962, 3963, 3964, 3965, 3966 ],
            "B": [ 3967, 3968, 3752, 3753, 3754, 3755, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993, 3994 ],
            "S": [ 3319 ],
            "Y": [ 3766, 3767, 3768, 3769, 3770, 3771, 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789, 3790, 3791, 3792, 3793, 3794, 3795, 3796, 3797 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:176$5746": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:176.39-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3995, 3996, 3997, 3998, 3999, 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013, 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023, 4024, 4025, 4026 ],
            "B": [ 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568 ],
            "S": [ 3646 ],
            "Y": [ 3967, 3968, 3752, 3753, 3754, 3755, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993, 3994 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:177$5745": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:177.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4027, 4028, 4029, 4030, 4031, 4032, 4033, 4034, 4035, 4036, 4037, 4038, 4039, 4040, 4041, 4042, 4043, 4044, 4045, 4046, 4047, 4048, 4049, 4050, 4051, 4052, 4053, 4054, 4055, 4056, 4057, 4058 ],
            "B": [ 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044 ],
            "S": [ 3644 ],
            "Y": [ 3995, 3996, 3997, 3998, 3999, 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013, 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023, 4024, 4025, 4026 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:178$5744": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:178.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4059, 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 4086, 4087, 4088, 4089, 4090 ],
            "B": [ 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398 ],
            "S": [ 3672 ],
            "Y": [ 4027, 4028, 4029, 4030, 4031, 4032, 4033, 4034, 4035, 4036, 4037, 4038, 4039, 4040, 4041, 4042, 4043, 4044, 4045, 4046, 4047, 4048, 4049, 4050, 4051, 4052, 4053, 4054, 4055, 4056, 4057, 4058 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:179$5743": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:179.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4091, 4092, 4093, 4094, 4095, 4096, 4097, 4098, 4099, 4100, 4101, 4102, 4103, 4104, 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112, 4113, 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122 ],
            "B": [ 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430 ],
            "S": [ 3674 ],
            "Y": [ 4059, 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 4086, 4087, 4088, 4089, 4090 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:180$5742": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:180.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4123, 4124, 4125, 4126, 4127, 4128, 4129, 4130, 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146, 4147, 4148, 4149, 4150, 4151, 4152, 4153, 4154 ],
            "B": [ 4155, 4156, 4157, 4158, 4159, 4160, 4161, 4162, 4163, 4164, 4165, 4166, 4167, 4168, 4169, 4170, 4171, 4172, 4173, 4174, 4175, 4176, 4177, 4178, 4179, 4180, 4181, 4182, 4183, 4184, 4185, 4186 ],
            "S": [ 3695 ],
            "Y": [ 4091, 4092, 4093, 4094, 4095, 4096, 4097, 4098, 4099, 4100, 4101, 4102, 4103, 4104, 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112, 4113, 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:181$5741": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:181.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4187, 4188, 4189, 4190, 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206, 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218 ],
            "B": [ 4219, 4220, 4221, 4222, 4223, 4224, 4225, 4226, 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250 ],
            "S": [ 3697 ],
            "Y": [ 4123, 4124, 4125, 4126, 4127, 4128, 4129, 4130, 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146, 4147, 4148, 4149, 4150, 4151, 4152, 4153, 4154 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:182$5740": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:182.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4251, 4252, 4253, 4254, 4255, 4256, 4257, 4258, 4259, 4260, 4261, 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274, 4275, 4276, 4277, 4278, 4279, 4280, 4281, 4282 ],
            "B": [ 3122, 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139, 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151, 3152, 3153 ],
            "S": [ 3648 ],
            "Y": [ 4187, 4188, 4189, 4190, 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206, 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:183$5739": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:183.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291, 4292, 4293, 4294, 4295, 4296, 4297, 4298, 4299, 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313, 4314 ],
            "B": [ 3154, 3155, 3156, 3157, 3158, 3159, 3160, 3161, 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184, 3185 ],
            "S": [ 3650 ],
            "Y": [ 4251, 4252, 4253, 4254, 4255, 4256, 4257, 4258, 4259, 4260, 4261, 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274, 4275, 4276, 4277, 4278, 4279, 4280, 4281, 4282 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:184$5738": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:184.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346 ],
            "B": [ 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140 ],
            "S": [ 3693 ],
            "Y": [ 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291, 4292, 4293, 4294, 4295, 4296, 4297, 4298, 4299, 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313, 4314 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:185$5705": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:185.44-185.139"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 344 ],
            "B": [ 1147 ],
            "S": [ 3244 ],
            "Y": [ 4347 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:185$5737": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:185.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379 ],
            "B": [ 4347, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3682 ],
            "Y": [ 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:186$5736": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:186.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411 ],
            "B": [ 1147, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3684 ],
            "Y": [ 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:187$5734": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:187.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443 ],
            "B": [ 3090, 3091, 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121 ],
            "S": [ 3051 ],
            "Y": [ 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:188$5733": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:188.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475 ],
            "B": [ 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089 ],
            "S": [ 2968 ],
            "Y": [ 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:189$5732": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:189.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507 ],
            "B": [ 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089 ],
            "S": [ 2903 ],
            "Y": [ 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:190$5731": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:190.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539 ],
            "B": [ 3090, 3091, 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121 ],
            "S": [ 3677 ],
            "Y": [ 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:191$5712": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:191.43-191.144"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 344 ],
            "B": [ 1144 ],
            "S": [ 3245 ],
            "Y": [ 4540 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:191$5730": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:191.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572 ],
            "B": [ 4540, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3680 ],
            "Y": [ 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:192$5729": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:192.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604 ],
            "B": [ 1144, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3686 ],
            "Y": [ 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:193$5727": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:193.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636 ],
            "B": [ 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089 ],
            "S": [ 2838 ],
            "Y": [ 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:194$5726": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:194.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668 ],
            "B": [ 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089 ],
            "S": [ 3688 ],
            "Y": [ 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:195$5725": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:195.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376 ],
            "S": [ 3670 ],
            "Y": [ 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:196$5724": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:196.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732 ],
            "B": [ 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696 ],
            "S": [ 3652 ],
            "Y": [ 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:197$5723": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:197.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764 ],
            "B": [ 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792 ],
            "S": [ 3336 ],
            "Y": [ 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:198$5722": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:198.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796 ],
            "B": [ 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792 ],
            "S": [ 3338 ],
            "Y": [ 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:199$5721": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:199.26-199.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568 ],
            "S": [ 3343 ],
            "Y": [ 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:204$5752": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:204.46-204.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3227, 3228, 3229, 3230, 3231 ],
            "B": [ 3745, 3746, 3747, 3748, 3749 ],
            "S": [ 3340 ],
            "Y": [ 3246, 3247, 3248, 3249, 3250 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:206$5754": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:206.43-206.101"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3967, 3968, 3752, 3753, 3754, 3755, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993, 3994 ],
            "B": [ 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546 ],
            "S": [ 3340 ],
            "Y": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:209$5770": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:209.35-214.86"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4797 ],
            "B": [ 1141 ],
            "S": [ 3654 ],
            "Y": [ 3325 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:210$5769": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:210.22-214.86"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4798 ],
            "B": [ 1146 ],
            "S": [ 3664 ],
            "Y": [ 4797 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:211$5768": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:211.22-214.86"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4799 ],
            "B": [ 4800 ],
            "S": [ 3660 ],
            "Y": [ 4798 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:212$5767": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:212.22-214.86"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4801 ],
            "B": [ 4802 ],
            "S": [ 3656 ],
            "Y": [ 4799 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:213$5766": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:213.22-214.86"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4803 ],
            "B": [ 1144 ],
            "S": [ 3662 ],
            "Y": [ 4801 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:214$5765": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:214.22-214.86"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1143 ],
            "S": [ 3658 ],
            "Y": [ 4803 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276$5783": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.51-276.124"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3807, 3808, 3809, 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819, 3820, 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836, 3837, 3838 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 16 ],
            "Y": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3730, 3731, 3732, 3733, 3734, 3193, 3194, 3195, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 4804, 4805, 4806, 4807, 4808, 3202, 4809 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:50$5606": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:50.22-53.96"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841 ],
            "B": [ 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482 ],
            "S": [ 3326 ],
            "Y": [ 2799, 2800, 2828, 2829, 2830, 2831, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825, 2826 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:51$5605": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:51.22-53.96"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873 ],
            "B": [ 3611, 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636, 3637, 3638, 3639, 3640, 3641, 3642 ],
            "S": [ 3328 ],
            "Y": [ 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:52$5604": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:52.22-53.96"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905 ],
            "B": [ 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482 ],
            "S": [ 3337 ],
            "Y": [ 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:53$5603": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:53.22-53.96"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916 ],
            "B": [ 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707, 3708, 3709, 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729 ],
            "S": [ 3339 ],
            "Y": [ 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:78$5638": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:78.36-82.146"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937 ],
            "B": [ 3761, 3762, 3763, 3764, 3765, 4804, 4805, 4806, 4807, 4808, 3202, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809 ],
            "S": [ 3357 ],
            "Y": [ 3547, 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:79$5637": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:79.23-82.146"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969 ],
            "B": [ 3730, 3731, 3732, 3733, 3734, 4804, 4805, 4806, 4807, 4808, 3202, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809 ],
            "S": [ 3362 ],
            "Y": [ 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:80$5636": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:80.23-82.146"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001 ],
            "B": [ "0", 3731, 3732, 3733, 3734, 4804, 4805, 4806, 4807, 4808, 3202, 3730, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809 ],
            "S": [ 3312 ],
            "Y": [ 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:81$5635": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:81.23-82.146"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023, 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 3193, 3194, 3195, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 4804, 4805, 4806, 4807, 4808, 3202, 4809 ],
            "S": [ 3361 ],
            "Y": [ 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001 ]
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:82$5634": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:82.23-82.146"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", 3762, 3763, 3764, 3765, 4804, 4805, 4806, 4807, 4808, 3202, 3761, 3193, 3194, 3195, 3756, 3757, 3758, 3759, 3760, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809, 4809 ],
            "S": [ 3316 ],
            "Y": [ 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023, 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033 ]
          }
        },
        "$flatten\\core.$xor$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:180$5698": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:180.42-180.79"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
            "B": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948 ],
            "Y": [ 4155, 4156, 4157, 4158, 4159, 4160, 4161, 4162, 4163, 4164, 4165, 4166, 4167, 4168, 4169, 4170, 4171, 4172, 4173, 4174, 4175, 4176, 4177, 4178, 4179, 4180, 4181, 4182, 4183, 4184, 4185, 4186 ]
          }
        },
        "$flatten\\core.$xor$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:181$5699": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:181.43-181.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
            "B": [ 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376 ],
            "Y": [ 4219, 4220, 4221, 4222, 4223, 4224, 4225, 4226, 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250 ]
          }
        },
        "$flatten\\core.$xor$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:211$5759": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:211.39-211.129"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1144 ],
            "B": [ 3366 ],
            "Y": [ 4800 ]
          }
        },
        "$flatten\\core.$xor$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:212$5762": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:212.39-212.130"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1143 ],
            "B": [ 3366 ],
            "Y": [ 4802 ]
          }
        },
        "core": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/vsdbabysoc.v:18.11-22.5",
            "module": "rvmyth",
            "module_hdlname": "rvmyth",
            "module_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:14.4-321.13"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "core.gen_clkP_CPU_dmem_rd_en_a5": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:713.16-713.102",
            "hdlname": "core gen_clkP_CPU_dmem_rd_en_a5",
            "module": "clk_gate",
            "module_hdlname": "clk_gate",
            "module_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.1-36.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "core.gen_clkP_CPU_rd_valid_a2": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:714.16-714.96",
            "hdlname": "core gen_clkP_CPU_rd_valid_a2",
            "module": "clk_gate",
            "module_hdlname": "clk_gate",
            "module_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.1-36.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "core.gen_clkP_CPU_rd_valid_a3": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:715.16-715.96",
            "hdlname": "core gen_clkP_CPU_rd_valid_a3",
            "module": "clk_gate",
            "module_hdlname": "clk_gate",
            "module_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.1-36.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "core.gen_clkP_CPU_rd_valid_a4": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:716.16-716.96",
            "hdlname": "core gen_clkP_CPU_rd_valid_a4",
            "module": "clk_gate",
            "module_hdlname": "clk_gate",
            "module_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.1-36.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "core.gen_clkP_CPU_rd_valid_a5": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:717.16-717.96",
            "hdlname": "core gen_clkP_CPU_rd_valid_a5",
            "module": "clk_gate",
            "module_hdlname": "clk_gate",
            "module_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.1-36.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "core.gen_clkP_CPU_rs1_valid_a2": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:718.16-718.99",
            "hdlname": "core gen_clkP_CPU_rs1_valid_a2",
            "module": "clk_gate",
            "module_hdlname": "clk_gate",
            "module_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.1-36.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "core.gen_clkP_CPU_rs2_valid_a2": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:719.16-719.99",
            "hdlname": "core gen_clkP_CPU_rs2_valid_a2",
            "module": "clk_gate",
            "module_hdlname": "clk_gate",
            "module_src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.1-36.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "dac": {
          "hide_name": 0,
          "type": "avsddac",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/vsdbabysoc.v:32.12-37.5"
          },
          "port_directions": {
            "D": "input",
            "OUT": "output",
            "VREFH": "input"
          },
          "connections": {
            "D": [ 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450 ],
            "OUT": [ 2 ],
            "VREFH": [ 8 ]
          }
        },
        "pll": {
          "hide_name": 0,
          "type": "avsdpll",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/vsdbabysoc.v:24.12-30.5"
          },
          "port_directions": {
            "CLK": "output",
            "ENb_CP": "input",
            "ENb_VCO": "input",
            "REF": "input",
            "VCO_IN": "input"
          },
          "connections": {
            "CLK": [ 1148 ],
            "ENb_CP": [ 5 ],
            "ENb_VCO": [ 6 ],
            "REF": [ 7 ],
            "VCO_IN": [ 4 ]
          }
        }
      },
      "netnames": {
        "$auto$alumacc.cc:431:extract_cmp_alu$6633": {
          "hide_name": 1,
          "bits": [ 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$6634": {
          "hide_name": 1,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$6636": {
          "hide_name": 1,
          "bits": [ 17, 18, 19, 20 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$6641": {
          "hide_name": 1,
          "bits": [ 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$6644": {
          "hide_name": 1,
          "bits": [ 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$6647": {
          "hide_name": 1,
          "bits": [ 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$6652": {
          "hide_name": 1,
          "bits": [ 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$6655": {
          "hide_name": 1,
          "bits": [ 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$6658": {
          "hide_name": 1,
          "bits": [ 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$6661": {
          "hide_name": 1,
          "bits": [ 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$6664": {
          "hide_name": 1,
          "bits": [ 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$6667": {
          "hide_name": 1,
          "bits": [ 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:512:replace_alu$6637": {
          "hide_name": 1,
          "bits": [ 13, 14, 15, 16 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$6642": {
          "hide_name": 1,
          "bits": [ 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$6645": {
          "hide_name": 1,
          "bits": [ 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$6648": {
          "hide_name": 1,
          "bits": [ 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$6653": {
          "hide_name": 1,
          "bits": [ 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$6656": {
          "hide_name": 1,
          "bits": [ 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$6659": {
          "hide_name": 1,
          "bits": [ 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$6662": {
          "hide_name": 1,
          "bits": [ 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$6665": {
          "hide_name": 1,
          "bits": [ 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$6668": {
          "hide_name": 1,
          "bits": [ 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30"
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$6521": {
          "hide_name": 1,
          "bits": [ 2834 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$6523": {
          "hide_name": 1,
          "bits": [ 2837 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3135:Not$6676": {
          "hide_name": 1,
          "bits": [ 1142 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3135:Not$6680": {
          "hide_name": 1,
          "bits": [ 1146 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3138:ReduceAnd$6672": {
          "hide_name": 1,
          "bits": [ 1141 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3139:ReduceOr$6678": {
          "hide_name": 1,
          "bits": [ 1143 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:3183:Or$6674": {
          "hide_name": 1,
          "bits": [ 1145 ],
          "attributes": {
          }
        },
        "$auto$share.cc:659:make_supercell$6683": {
          "hide_name": 1,
          "bits": [ 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902 ],
          "attributes": {
          }
        },
        "$auto$share.cc:659:make_supercell$6693": {
          "hide_name": 1,
          "bits": [ 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967 ],
          "attributes": {
          }
        },
        "$auto$share.cc:659:make_supercell$6703": {
          "hide_name": 1,
          "bits": [ 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032 ],
          "attributes": {
          }
        },
        "$auto$share.cc:660:make_supercell$6684": {
          "hide_name": 1,
          "bits": [ 3033, 3034, 3035, 3036, 3037, 3038 ],
          "attributes": {
          }
        },
        "$auto$share.cc:660:make_supercell$6694": {
          "hide_name": 1,
          "bits": [ 3039, 3040, 3041, 3042, 3043, 3044 ],
          "attributes": {
          }
        },
        "$auto$share.cc:660:make_supercell$6704": {
          "hide_name": 1,
          "bits": [ 3045, 3046, 3047, 3048, 3049, 3050 ],
          "attributes": {
          }
        },
        "$auto$share.cc:660:make_supercell$6714": {
          "hide_name": 1,
          "bits": [ 3052, 3053, 3054, 3055, 3056, 3057 ],
          "attributes": {
          }
        },
        "$auto$share.cc:665:make_supercell$6687": {
          "hide_name": 1,
          "bits": [ 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089 ],
          "attributes": {
          }
        },
        "$auto$share.cc:665:make_supercell$6717": {
          "hide_name": 1,
          "bits": [ 3090, 3091, 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121 ],
          "attributes": {
          }
        },
        "$auto$wreduce.cc:514:run$6624": {
          "hide_name": 1,
          "bits": [ 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 5034, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:176.56-176.86",
            "unused_bits": "32"
          }
        },
        "$auto$wreduce.cc:514:run$6625": {
          "hide_name": 1,
          "bits": [ 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 5035, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:177.42-177.79",
            "unused_bits": "32"
          }
        },
        "$auto$wreduce.cc:514:run$6626": {
          "hide_name": 1,
          "bits": [ 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 5036, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:196.44-196.66",
            "unused_bits": "32"
          }
        },
        "$auto$wreduce.cc:514:run$6627": {
          "hide_name": 1,
          "bits": [ 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:178.41-178.78"
          }
        },
        "$auto$wreduce.cc:514:run$6628": {
          "hide_name": 1,
          "bits": [ 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:179.42-179.72"
          }
        },
        "$auto$wreduce.cc:514:run$6630": {
          "hide_name": 1,
          "bits": [ 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291, 4292, 4293, 4294, 4295, 4296, 4297, 4298, 4299, 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313, 4314, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:184.26-199.104"
          }
        },
        "$auto$wreduce.cc:514:run$6631": {
          "hide_name": 1,
          "bits": [ 4155, 4156, 4157, 4158, 4159, 4160, 4161, 4162, 4163, 4164, 4165, 4166, 4167, 4168, 4169, 4170, 4171, 4172, 4173, 4174, 4175, 4176, 4177, 4178, 4179, 4180, 4181, 4182, 4183, 4184, 4185, 4186, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067, 5068 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:180.42-180.79",
            "unused_bits": "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
          }
        },
        "$auto$wreduce.cc:514:run$6632": {
          "hide_name": 1,
          "bits": [ 4219, 4220, 4221, 4222, 4223, 4224, 4225, 4226, 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 5069, 5070, 5071, 5072, 5073, 5074, 5075, 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:181.43-181.73",
            "unused_bits": "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
          }
        },
        "$flatten\\core.$0$mem2reg_rd$\\CPU_Imem_instr_a1$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276$5470_DATA[31:0]$6038": {
          "hide_name": 1,
          "bits": [ 3807, 3808, 3809, 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819, 3820, 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836, 3837, 3838 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:276.78-276.95"
          }
        },
        "$flatten\\core.$add$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:197$5716_Y": {
          "hide_name": 1,
          "bits": [ 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 5101, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:197.42-197.55",
            "unused_bits": "32"
          }
        },
        "$flatten\\core.$and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:182$5700_Y": {
          "hide_name": 1,
          "bits": [ 3122, 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139, 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151, 3152, 3153, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:182.42-182.79"
          }
        },
        "$flatten\\core.$and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:183$5701_Y": {
          "hide_name": 1,
          "bits": [ 3154, 3155, 3156, 3157, 3158, 3159, 3160, 3161, 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184, 3185, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:183.43-183.73"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:167$5686_Y": {
          "hide_name": 1,
          "bits": [ 3237 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:167.45-167.68"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:168$5689_Y": {
          "hide_name": 1,
          "bits": [ 3243 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:168.45-168.68"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:185$5703_Y": {
          "hide_name": 1,
          "bits": [ 3244 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:185.45-185.84"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:191$5710_Y": {
          "hide_name": 1,
          "bits": [ 3245 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:191.44-191.90"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5866_Y": {
          "hide_name": 1,
          "bits": [ 3251 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5870_Y": {
          "hide_name": 1,
          "bits": [ 3252 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5874_Y": {
          "hide_name": 1,
          "bits": [ 3253 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5878_Y": {
          "hide_name": 1,
          "bits": [ 3254 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5882_Y": {
          "hide_name": 1,
          "bits": [ 3255 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5886_Y": {
          "hide_name": 1,
          "bits": [ 3256 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5890_Y": {
          "hide_name": 1,
          "bits": [ 3257 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5894_Y": {
          "hide_name": 1,
          "bits": [ 3258 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5898_Y": {
          "hide_name": 1,
          "bits": [ 3259 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5902_Y": {
          "hide_name": 1,
          "bits": [ 3260 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5906_Y": {
          "hide_name": 1,
          "bits": [ 3261 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5910_Y": {
          "hide_name": 1,
          "bits": [ 3262 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5914_Y": {
          "hide_name": 1,
          "bits": [ 3263 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5918_Y": {
          "hide_name": 1,
          "bits": [ 3264 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5922_Y": {
          "hide_name": 1,
          "bits": [ 3265 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5926_Y": {
          "hide_name": 1,
          "bits": [ 3266 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5930_Y": {
          "hide_name": 1,
          "bits": [ 3267 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5934_Y": {
          "hide_name": 1,
          "bits": [ 3268 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5938_Y": {
          "hide_name": 1,
          "bits": [ 3269 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5942_Y": {
          "hide_name": 1,
          "bits": [ 3270 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5946_Y": {
          "hide_name": 1,
          "bits": [ 3271 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5950_Y": {
          "hide_name": 1,
          "bits": [ 3272 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5954_Y": {
          "hide_name": 1,
          "bits": [ 3273 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5958_Y": {
          "hide_name": 1,
          "bits": [ 3274 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5962_Y": {
          "hide_name": 1,
          "bits": [ 3275 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5966_Y": {
          "hide_name": 1,
          "bits": [ 3276 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5970_Y": {
          "hide_name": 1,
          "bits": [ 3277 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5974_Y": {
          "hide_name": 1,
          "bits": [ 3278 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5978_Y": {
          "hide_name": 1,
          "bits": [ 3279 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5982_Y": {
          "hide_name": 1,
          "bits": [ 3280 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5986_Y": {
          "hide_name": 1,
          "bits": [ 3281 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5990_Y": {
          "hide_name": 1,
          "bits": [ 3282 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.86-287.112"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$5992_Y": {
          "hide_name": 1,
          "bits": [ 3287 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$5994_Y": {
          "hide_name": 1,
          "bits": [ 3288 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$5996_Y": {
          "hide_name": 1,
          "bits": [ 3289 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$5998_Y": {
          "hide_name": 1,
          "bits": [ 3290 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6000_Y": {
          "hide_name": 1,
          "bits": [ 3291 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6002_Y": {
          "hide_name": 1,
          "bits": [ 3292 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6004_Y": {
          "hide_name": 1,
          "bits": [ 3293 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6006_Y": {
          "hide_name": 1,
          "bits": [ 3294 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6008_Y": {
          "hide_name": 1,
          "bits": [ 3295 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6010_Y": {
          "hide_name": 1,
          "bits": [ 3296 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6012_Y": {
          "hide_name": 1,
          "bits": [ 3297 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6014_Y": {
          "hide_name": 1,
          "bits": [ 3298 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6016_Y": {
          "hide_name": 1,
          "bits": [ 3299 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6018_Y": {
          "hide_name": 1,
          "bits": [ 3300 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6020_Y": {
          "hide_name": 1,
          "bits": [ 3301 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307$6022_Y": {
          "hide_name": 1,
          "bits": [ 3302 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:307.56-307.80"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62$5610_Y": {
          "hide_name": 1,
          "bits": [ 3303 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62.37-62.66"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:63$5611_Y": {
          "hide_name": 1,
          "bits": [ 3304 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:63.24-63.53"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:64$5613_Y": {
          "hide_name": 1,
          "bits": [ 3305 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:64.24-64.53"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:65$5615_Y": {
          "hide_name": 1,
          "bits": [ 3306 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:65.24-65.53"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:66$5617_Y": {
          "hide_name": 1,
          "bits": [ 3307 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:66.24-66.53"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:67$5619_Y": {
          "hide_name": 1,
          "bits": [ 3308 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:67.37-67.66"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:68$5620_Y": {
          "hide_name": 1,
          "bits": [ 3309 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:68.24-68.53"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:69$5622_Y": {
          "hide_name": 1,
          "bits": [ 3310 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:69.24-69.53"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:70$5624_Y": {
          "hide_name": 1,
          "bits": [ 3311 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:70.24-70.53"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:72$5627_Y": {
          "hide_name": 1,
          "bits": [ 3313 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:72.37-72.66"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:74$5630_Y": {
          "hide_name": 1,
          "bits": [ 3314 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:74.37-74.66"
          }
        },
        "$flatten\\core.$eq$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:75$5631_Y": {
          "hide_name": 1,
          "bits": [ 3315 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:75.24-75.53"
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:167$5687_Y": {
          "hide_name": 1,
          "bits": [ 3318 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:167.44-167.88"
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:168$5690_Y": {
          "hide_name": 1,
          "bits": [ 3319 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:168.44-168.88"
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:202$5747_Y": {
          "hide_name": 1,
          "bits": [ 3322 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:202.36-202.67"
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:202$5749_Y": {
          "hide_name": 1,
          "bits": [ 3324 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:202.36-202.88"
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5865_Y": {
          "hide_name": 1,
          "bits": [ 3335 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.34-287.81"
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:52$5601_Y": {
          "hide_name": 1,
          "bits": [ 3337 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:52.23-52.57"
          }
        },
        "$flatten\\core.$logic_and$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:53$5602_Y": {
          "hide_name": 1,
          "bits": [ 3339 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:53.23-53.58"
          }
        },
        "$flatten\\core.$logic_not$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:204$5751_Y": {
          "hide_name": 1,
          "bits": [ 3340 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:204.46-204.59"
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:199$5718_Y": {
          "hide_name": 1,
          "bits": [ 3343 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:199.27-199.62"
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220$5773_Y": {
          "hide_name": 1,
          "bits": [ 3347 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220.34-220.80"
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220$5774_Y": {
          "hide_name": 1,
          "bits": [ 3349 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220.34-220.101"
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220$5775_Y": {
          "hide_name": 1,
          "bits": [ 3350 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220.34-220.122"
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220$5776_Y": {
          "hide_name": 1,
          "bits": [ 3352 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:220.34-220.143"
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62$5612_Y": {
          "hide_name": 1,
          "bits": [ 3354 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62.37-63.53"
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62$5614_Y": {
          "hide_name": 1,
          "bits": [ 3355 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62.37-64.53"
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62$5616_Y": {
          "hide_name": 1,
          "bits": [ 3356 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:62.37-65.53"
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:67$5621_Y": {
          "hide_name": 1,
          "bits": [ 3358 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:67.37-68.53"
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:67$5623_Y": {
          "hide_name": 1,
          "bits": [ 3359 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:67.37-69.53"
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:86$5644_Y": {
          "hide_name": 1,
          "bits": [ 3363 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:86.35-86.73"
          }
        },
        "$flatten\\core.$logic_or$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:86$5645_Y": {
          "hide_name": 1,
          "bits": [ 3364 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:86.35-86.94"
          }
        },
        "$flatten\\core.$ne$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:202$5748_Y": {
          "hide_name": 1,
          "bits": [ 3323 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:202.71-202.88"
          }
        },
        "$flatten\\core.$ne$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:211$5758_Y": {
          "hide_name": 1,
          "bits": [ 3366 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:211.82-211.128"
          }
        },
        "$flatten\\core.$ne$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287$5864_Y": {
          "hide_name": 1,
          "bits": [ 3334 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:287.54-287.80"
          }
        },
        "$flatten\\core.$procmux$6208_CMP": {
          "hide_name": 1,
          "bits": [ 3798 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6209_CMP": {
          "hide_name": 1,
          "bits": [ 2833 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6210_CMP": {
          "hide_name": 1,
          "bits": [ 3799 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6211_CMP": {
          "hide_name": 1,
          "bits": [ 3800 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6212_CMP": {
          "hide_name": 1,
          "bits": [ 2832 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6213_CMP": {
          "hide_name": 1,
          "bits": [ 2836 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6214_CMP": {
          "hide_name": 1,
          "bits": [ 3801 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6215_CMP": {
          "hide_name": 1,
          "bits": [ 3802 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6216_CMP": {
          "hide_name": 1,
          "bits": [ 2835 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6217_CMP": {
          "hide_name": 1,
          "bits": [ 3803 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6218_CMP": {
          "hide_name": 1,
          "bits": [ 3804 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6219_CMP": {
          "hide_name": 1,
          "bits": [ 3805 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6220_CMP": {
          "hide_name": 1,
          "bits": [ 3806 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6222_CMP": {
          "hide_name": 1,
          "bits": [ 3839 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6223_CMP": {
          "hide_name": 1,
          "bits": [ 3840 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6224_CMP": {
          "hide_name": 1,
          "bits": [ 3841 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6225_CMP": {
          "hide_name": 1,
          "bits": [ 3842 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6226_CMP": {
          "hide_name": 1,
          "bits": [ 3843 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6227_CMP": {
          "hide_name": 1,
          "bits": [ 3844 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6228_CMP": {
          "hide_name": 1,
          "bits": [ 3845 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6229_CMP": {
          "hide_name": 1,
          "bits": [ 3846 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6230_CMP": {
          "hide_name": 1,
          "bits": [ 3847 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6231_CMP": {
          "hide_name": 1,
          "bits": [ 3848 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6232_CMP": {
          "hide_name": 1,
          "bits": [ 3849 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6233_CMP": {
          "hide_name": 1,
          "bits": [ 3850 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6234_CMP": {
          "hide_name": 1,
          "bits": [ 3851 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6235_CMP": {
          "hide_name": 1,
          "bits": [ 3852 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6236_CMP": {
          "hide_name": 1,
          "bits": [ 3853 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6237_CMP": {
          "hide_name": 1,
          "bits": [ 3854 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6238_CMP": {
          "hide_name": 1,
          "bits": [ 3855 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6239_CMP": {
          "hide_name": 1,
          "bits": [ 3856 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6240_CMP": {
          "hide_name": 1,
          "bits": [ 3857 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6241_CMP": {
          "hide_name": 1,
          "bits": [ 3858 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6242_CMP": {
          "hide_name": 1,
          "bits": [ 3859 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6243_CMP": {
          "hide_name": 1,
          "bits": [ 3860 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6244_CMP": {
          "hide_name": 1,
          "bits": [ 3861 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6245_CMP": {
          "hide_name": 1,
          "bits": [ 3862 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6246_CMP": {
          "hide_name": 1,
          "bits": [ 3863 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6247_CMP": {
          "hide_name": 1,
          "bits": [ 3864 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6248_CMP": {
          "hide_name": 1,
          "bits": [ 3865 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6249_CMP": {
          "hide_name": 1,
          "bits": [ 3866 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6250_CMP": {
          "hide_name": 1,
          "bits": [ 3867 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6251_CMP": {
          "hide_name": 1,
          "bits": [ 3868 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6252_CMP": {
          "hide_name": 1,
          "bits": [ 3869 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6253_CMP": {
          "hide_name": 1,
          "bits": [ 3870 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6255_CMP": {
          "hide_name": 1,
          "bits": [ 3903 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6256_CMP": {
          "hide_name": 1,
          "bits": [ 3904 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6257_CMP": {
          "hide_name": 1,
          "bits": [ 3905 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6258_CMP": {
          "hide_name": 1,
          "bits": [ 3906 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6259_CMP": {
          "hide_name": 1,
          "bits": [ 3907 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6260_CMP": {
          "hide_name": 1,
          "bits": [ 3908 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6261_CMP": {
          "hide_name": 1,
          "bits": [ 3909 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6262_CMP": {
          "hide_name": 1,
          "bits": [ 3910 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6263_CMP": {
          "hide_name": 1,
          "bits": [ 3911 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6264_CMP": {
          "hide_name": 1,
          "bits": [ 3912 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6265_CMP": {
          "hide_name": 1,
          "bits": [ 3913 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6266_CMP": {
          "hide_name": 1,
          "bits": [ 3914 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6267_CMP": {
          "hide_name": 1,
          "bits": [ 3915 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6268_CMP": {
          "hide_name": 1,
          "bits": [ 3916 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6269_CMP": {
          "hide_name": 1,
          "bits": [ 3917 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6270_CMP": {
          "hide_name": 1,
          "bits": [ 3918 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6271_CMP": {
          "hide_name": 1,
          "bits": [ 3919 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6272_CMP": {
          "hide_name": 1,
          "bits": [ 3920 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6273_CMP": {
          "hide_name": 1,
          "bits": [ 3921 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6274_CMP": {
          "hide_name": 1,
          "bits": [ 3922 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6275_CMP": {
          "hide_name": 1,
          "bits": [ 3923 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6276_CMP": {
          "hide_name": 1,
          "bits": [ 3924 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6277_CMP": {
          "hide_name": 1,
          "bits": [ 3925 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6278_CMP": {
          "hide_name": 1,
          "bits": [ 3926 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6279_CMP": {
          "hide_name": 1,
          "bits": [ 3927 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6280_CMP": {
          "hide_name": 1,
          "bits": [ 3928 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6281_CMP": {
          "hide_name": 1,
          "bits": [ 3929 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6282_CMP": {
          "hide_name": 1,
          "bits": [ 3930 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6283_CMP": {
          "hide_name": 1,
          "bits": [ 3931 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6284_CMP": {
          "hide_name": 1,
          "bits": [ 3932 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6285_CMP": {
          "hide_name": 1,
          "bits": [ 3933 ],
          "attributes": {
          }
        },
        "$flatten\\core.$procmux$6286_CMP": {
          "hide_name": 1,
          "bits": [ 3934 ],
          "attributes": {
          }
        },
        "$flatten\\core.$sub$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:184$5702_Y": {
          "hide_name": 1,
          "bits": [ 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102, 5102 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:184.42-184.79",
            "unused_bits": "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:177$5745_Y": {
          "hide_name": 1,
          "bits": [ 3995, 3996, 3997, 3998, 3999, 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013, 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023, 4024, 4025, 4026, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:177.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:178$5744_Y": {
          "hide_name": 1,
          "bits": [ 4027, 4028, 4029, 4030, 4031, 4032, 4033, 4034, 4035, 4036, 4037, 4038, 4039, 4040, 4041, 4042, 4043, 4044, 4045, 4046, 4047, 4048, 4049, 4050, 4051, 4052, 4053, 4054, 4055, 4056, 4057, 4058, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:178.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:179$5743_Y": {
          "hide_name": 1,
          "bits": [ 4059, 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 4086, 4087, 4088, 4089, 4090, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:179.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:180$5742_Y": {
          "hide_name": 1,
          "bits": [ 4091, 4092, 4093, 4094, 4095, 4096, 4097, 4098, 4099, 4100, 4101, 4102, 4103, 4104, 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112, 4113, 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:180.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:181$5741_Y": {
          "hide_name": 1,
          "bits": [ 4123, 4124, 4125, 4126, 4127, 4128, 4129, 4130, 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146, 4147, 4148, 4149, 4150, 4151, 4152, 4153, 4154, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:181.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:182$5740_Y": {
          "hide_name": 1,
          "bits": [ 4187, 4188, 4189, 4190, 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206, 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:182.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:183$5739_Y": {
          "hide_name": 1,
          "bits": [ 4251, 4252, 4253, 4254, 4255, 4256, 4257, 4258, 4259, 4260, 4261, 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274, 4275, 4276, 4277, 4278, 4279, 4280, 4281, 4282, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:183.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:185$5705_Y": {
          "hide_name": 1,
          "bits": [ 4347, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:185.44-185.139"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:185$5737_Y": {
          "hide_name": 1,
          "bits": [ 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:185.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:186$5736_Y": {
          "hide_name": 1,
          "bits": [ 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:186.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:187$5734_Y": {
          "hide_name": 1,
          "bits": [ 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:187.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:188$5733_Y": {
          "hide_name": 1,
          "bits": [ 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:188.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:189$5732_Y": {
          "hide_name": 1,
          "bits": [ 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:189.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:190$5731_Y": {
          "hide_name": 1,
          "bits": [ 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:190.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:191$5712_Y": {
          "hide_name": 1,
          "bits": [ 4540, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:191.43-191.144"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:191$5730_Y": {
          "hide_name": 1,
          "bits": [ 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:191.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:192$5729_Y": {
          "hide_name": 1,
          "bits": [ 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:192.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:193$5727_Y": {
          "hide_name": 1,
          "bits": [ 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:193.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:194$5726_Y": {
          "hide_name": 1,
          "bits": [ 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:194.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:195$5725_Y": {
          "hide_name": 1,
          "bits": [ 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:195.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:196$5724_Y": {
          "hide_name": 1,
          "bits": [ 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:196.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:197$5723_Y": {
          "hide_name": 1,
          "bits": [ 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:197.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:198$5722_Y": {
          "hide_name": 1,
          "bits": [ 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:198.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:199$5721_Y": {
          "hide_name": 1,
          "bits": [ 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:199.26-199.104"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:210$5769_Y": {
          "hide_name": 1,
          "bits": [ 4797 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:210.22-214.86"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:211$5768_Y": {
          "hide_name": 1,
          "bits": [ 4798 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:211.22-214.86"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:212$5767_Y": {
          "hide_name": 1,
          "bits": [ 4799 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:212.22-214.86"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:213$5766_Y": {
          "hide_name": 1,
          "bits": [ 4801 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:213.22-214.86"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:214$5765_Y": {
          "hide_name": 1,
          "bits": [ 4803 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:214.22-214.86"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:50$5606_Y": {
          "hide_name": 1,
          "bits": [ 2799, 2800, 2828, 2829, 2830, 2831, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825, 2826 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:50.22-53.96"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:51$5605_Y": {
          "hide_name": 1,
          "bits": [ 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:51.22-53.96"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:52$5604_Y": {
          "hide_name": 1,
          "bits": [ 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:52.22-53.96"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:53$5603_Y": {
          "hide_name": 1,
          "bits": [ 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:53.22-53.96"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:79$5637_Y": {
          "hide_name": 1,
          "bits": [ 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:79.23-82.146"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:80$5636_Y": {
          "hide_name": 1,
          "bits": [ 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:80.23-82.146"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:81$5635_Y": {
          "hide_name": 1,
          "bits": [ 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:81.23-82.146"
          }
        },
        "$flatten\\core.$ternary$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:82$5634_Y": {
          "hide_name": 1,
          "bits": [ 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023, 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:82.23-82.146"
          }
        },
        "$flatten\\core.$xor$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:211$5759_Y": {
          "hide_name": 1,
          "bits": [ 4800 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:211.39-211.129"
          }
        },
        "$flatten\\core.$xor$/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:212$5762_Y": {
          "hide_name": 1,
          "bits": [ 4802 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:212.39-212.130"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/vsdbabysoc.v:15.9-15.12"
          }
        },
        "ENb_CP": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/vsdbabysoc.v:7.16-7.22"
          }
        },
        "ENb_VCO": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/vsdbabysoc.v:8.16-8.23"
          }
        },
        "OUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/vsdbabysoc.v:2.16-2.19"
          }
        },
        "REF": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/vsdbabysoc.v:9.16-9.19"
          }
        },
        "RV_TO_DAC": {
          "hide_name": 0,
          "bits": [ 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/vsdbabysoc.v:16.15-16.24"
          }
        },
        "VCO_IN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/vsdbabysoc.v:6.16-6.22"
          }
        },
        "VREFH": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/vsdbabysoc.v:12.16-12.21"
          }
        },
        "core.CLK": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core CLK",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:16.13-16.16"
          }
        },
        "core.CPU_Dmem_value_a5[0]": {
          "hide_name": 0,
          "bits": [ 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[0]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[10]": {
          "hide_name": 0,
          "bits": [ 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[10]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[11]": {
          "hide_name": 0,
          "bits": [ 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[11]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[12]": {
          "hide_name": 0,
          "bits": [ 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[12]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[13]": {
          "hide_name": 0,
          "bits": [ 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[13]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[14]": {
          "hide_name": 0,
          "bits": [ 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[14]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[15]": {
          "hide_name": 0,
          "bits": [ 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[15]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[1]": {
          "hide_name": 0,
          "bits": [ 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[1]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[2]": {
          "hide_name": 0,
          "bits": [ 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[2]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[3]": {
          "hide_name": 0,
          "bits": [ 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[3]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[4]": {
          "hide_name": 0,
          "bits": [ 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[4]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[5]": {
          "hide_name": 0,
          "bits": [ 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[5]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[6]": {
          "hide_name": 0,
          "bits": [ 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[6]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[7]": {
          "hide_name": 0,
          "bits": [ 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[7]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[8]": {
          "hide_name": 0,
          "bits": [ 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[8]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Dmem_value_a5[9]": {
          "hide_name": 0,
          "bits": [ 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501 ],
          "attributes": {
            "hdlname": "core CPU_Dmem_value_a5[9]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:409.13-409.30"
          }
        },
        "core.CPU_Imem_instr_a1[0]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core CPU_Imem_instr_a1[0]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:412.13-412.30"
          }
        },
        "core.CPU_Imem_instr_a1[10]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "1", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "core CPU_Imem_instr_a1[10]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:412.13-412.30"
          }
        },
        "core.CPU_Imem_instr_a1[11]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "core CPU_Imem_instr_a1[11]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:412.13-412.30"
          }
        },
        "core.CPU_Imem_instr_a1[12]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "core CPU_Imem_instr_a1[12]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:412.13-412.30"
          }
        },
        "core.CPU_Imem_instr_a1[1]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core CPU_Imem_instr_a1[1]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:412.13-412.30"
          }
        },
        "core.CPU_Imem_instr_a1[2]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core CPU_Imem_instr_a1[2]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:412.13-412.30"
          }
        },
        "core.CPU_Imem_instr_a1[3]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core CPU_Imem_instr_a1[3]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:412.13-412.30"
          }
        },
        "core.CPU_Imem_instr_a1[4]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core CPU_Imem_instr_a1[4]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:412.13-412.30"
          }
        },
        "core.CPU_Imem_instr_a1[5]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core CPU_Imem_instr_a1[5]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:412.13-412.30"
          }
        },
        "core.CPU_Imem_instr_a1[6]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "1", "0", "0", "1", "0", "1", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "core CPU_Imem_instr_a1[6]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:412.13-412.30"
          }
        },
        "core.CPU_Imem_instr_a1[7]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core CPU_Imem_instr_a1[7]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:412.13-412.30"
          }
        },
        "core.CPU_Imem_instr_a1[8]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "core CPU_Imem_instr_a1[8]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:412.13-412.30"
          }
        },
        "core.CPU_Imem_instr_a1[9]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "core CPU_Imem_instr_a1[9]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:412.13-412.30"
          }
        },
        "core.CPU_Xreg_value_a4[0]": {
          "hide_name": 0,
          "bits": [ 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[0]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[10]": {
          "hide_name": 0,
          "bits": [ 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[10]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[11]": {
          "hide_name": 0,
          "bits": [ 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[11]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[12]": {
          "hide_name": 0,
          "bits": [ 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[12]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[13]": {
          "hide_name": 0,
          "bits": [ 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[13]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[14]": {
          "hide_name": 0,
          "bits": [ 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[14]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[15]": {
          "hide_name": 0,
          "bits": [ 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[15]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[16]": {
          "hide_name": 0,
          "bits": [ 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[16]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[17]": {
          "hide_name": 0,
          "bits": [ 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[17]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[18]": {
          "hide_name": 0,
          "bits": [ 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[18]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[19]": {
          "hide_name": 0,
          "bits": [ 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[19]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[1]": {
          "hide_name": 0,
          "bits": [ 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[1]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[20]": {
          "hide_name": 0,
          "bits": [ 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[20]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[21]": {
          "hide_name": 0,
          "bits": [ 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[21]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[22]": {
          "hide_name": 0,
          "bits": [ 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[22]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[23]": {
          "hide_name": 0,
          "bits": [ 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[23]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[24]": {
          "hide_name": 0,
          "bits": [ 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[24]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[25]": {
          "hide_name": 0,
          "bits": [ 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[25]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[26]": {
          "hide_name": 0,
          "bits": [ 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[26]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[27]": {
          "hide_name": 0,
          "bits": [ 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[27]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[28]": {
          "hide_name": 0,
          "bits": [ 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[28]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[29]": {
          "hide_name": 0,
          "bits": [ 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[29]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[2]": {
          "hide_name": 0,
          "bits": [ 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[2]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[30]": {
          "hide_name": 0,
          "bits": [ 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[30]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[31]": {
          "hide_name": 0,
          "bits": [ 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[31]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[3]": {
          "hide_name": 0,
          "bits": [ 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[3]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[4]": {
          "hide_name": 0,
          "bits": [ 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[4]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[5]": {
          "hide_name": 0,
          "bits": [ 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[5]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[6]": {
          "hide_name": 0,
          "bits": [ 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[6]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[7]": {
          "hide_name": 0,
          "bits": [ 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[7]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[8]": {
          "hide_name": 0,
          "bits": [ 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[8]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a4[9]": {
          "hide_name": 0,
          "bits": [ 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a4[9]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:416.13-416.30"
          }
        },
        "core.CPU_Xreg_value_a5[17]": {
          "hide_name": 0,
          "bits": [ 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 5103, 5104, 5105, 5106, 5107, 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120, 5121, 5122, 5123, 5124 ],
          "attributes": {
            "hdlname": "core CPU_Xreg_value_a5[17]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:417.13-417.30",
            "unused_bits": "10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "core.CPU_br_tgt_pc_a2": {
          "hide_name": 0,
          "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184 ],
          "attributes": {
            "hdlname": "core CPU_br_tgt_pc_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:20.13-20.29"
          }
        },
        "core.CPU_br_tgt_pc_a3": {
          "hide_name": 0,
          "bits": [ 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482 ],
          "attributes": {
            "hdlname": "core CPU_br_tgt_pc_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:21.13-21.29"
          }
        },
        "core.CPU_dec_bits_a1": {
          "hide_name": 0,
          "bits": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3202 ],
          "attributes": {
            "hdlname": "core CPU_dec_bits_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:24.13-24.28"
          }
        },
        "core.CPU_dmem_addr_a4": {
          "hide_name": 0,
          "bits": [ 3283, 3284, 3285, 3286 ],
          "attributes": {
            "hdlname": "core CPU_dmem_addr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:27.12-27.28"
          }
        },
        "core.CPU_dmem_rd_data_a5": {
          "hide_name": 0,
          "bits": [ 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546 ],
          "attributes": {
            "hdlname": "core CPU_dmem_rd_data_a5",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:31.13-31.32"
          }
        },
        "core.CPU_dmem_rd_en_a4": {
          "hide_name": 0,
          "bits": [ 3348 ],
          "attributes": {
            "hdlname": "core CPU_dmem_rd_en_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:34.6-34.23"
          }
        },
        "core.CPU_dmem_wr_data_a4": {
          "hide_name": 0,
          "bits": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
          "attributes": {
            "hdlname": "core CPU_dmem_wr_data_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:37.13-37.32"
          }
        },
        "core.CPU_dmem_wr_en_a4": {
          "hide_name": 0,
          "bits": [ 3333 ],
          "attributes": {
            "hdlname": "core CPU_dmem_wr_en_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:40.6-40.23"
          }
        },
        "core.CPU_funct3_a1": {
          "hide_name": 0,
          "bits": [ 3193, 3194, 3195 ],
          "attributes": {
            "hdlname": "core CPU_funct3_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:43.12-43.25"
          }
        },
        "core.CPU_funct7_a1": {
          "hide_name": 0,
          "bits": [ 4804, 4805, 4806, 4807, 4808, 3202, 4809 ],
          "attributes": {
            "hdlname": "core CPU_funct7_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:49.12-49.25"
          }
        },
        "core.CPU_funct7_valid_a1": {
          "hide_name": 0,
          "bits": [ 3360 ],
          "attributes": {
            "hdlname": "core CPU_funct7_valid_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:52.6-52.25"
          }
        },
        "core.CPU_imem_rd_addr_a0": {
          "hide_name": 0,
          "bits": [ 5125, 5126, 5127, 5128, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core CPU_imem_rd_addr_a0",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:55.13-55.32",
            "unused_bits": "0 1 2 3"
          }
        },
        "core.CPU_imem_rd_addr_a1": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core CPU_imem_rd_addr_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:56.13-56.32"
          }
        },
        "core.CPU_imem_rd_data_a1": {
          "hide_name": 0,
          "bits": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3730, 3731, 3732, 3733, 3734, 3193, 3194, 3195, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 4804, 4805, 4806, 4807, 4808, 3202, 4809 ],
          "attributes": {
            "hdlname": "core CPU_imem_rd_data_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:59.13-59.32"
          }
        },
        "core.CPU_imm_a1": {
          "hide_name": 0,
          "bits": [ 3547, 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578 ],
          "attributes": {
            "hdlname": "core CPU_imm_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:66.13-66.23"
          }
        },
        "core.CPU_imm_a2": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ],
          "attributes": {
            "hdlname": "core CPU_imm_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:67.13-67.23"
          }
        },
        "core.CPU_imm_a3": {
          "hide_name": 0,
          "bits": [ 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376 ],
          "attributes": {
            "hdlname": "core CPU_imm_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:68.13-68.23"
          }
        },
        "core.CPU_inc_pc_a1": {
          "hide_name": 0,
          "bits": [ 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916 ],
          "attributes": {
            "hdlname": "core CPU_inc_pc_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:71.13-71.26"
          }
        },
        "core.CPU_inc_pc_a2": {
          "hide_name": 0,
          "bits": [ 3579, 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610 ],
          "attributes": {
            "hdlname": "core CPU_inc_pc_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:72.13-72.26"
          }
        },
        "core.CPU_inc_pc_a3": {
          "hide_name": 0,
          "bits": [ 3611, 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636, 3637, 3638, 3639, 3640, 3641, 3642 ],
          "attributes": {
            "hdlname": "core CPU_inc_pc_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:73.13-73.26"
          }
        },
        "core.CPU_instr_a1": {
          "hide_name": 0,
          "bits": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3730, 3731, 3732, 3733, 3734, 3193, 3194, 3195, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 4804, 4805, 4806, 4807, 4808, 3202, 4809 ],
          "attributes": {
            "hdlname": "core CPU_instr_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:76.13-76.25"
          }
        },
        "core.CPU_is_add_a1": {
          "hide_name": 0,
          "bits": [ 3203 ],
          "attributes": {
            "hdlname": "core CPU_is_add_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:79.6-79.19"
          }
        },
        "core.CPU_is_add_a2": {
          "hide_name": 0,
          "bits": [ 3643 ],
          "attributes": {
            "hdlname": "core CPU_is_add_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:80.6-80.19"
          }
        },
        "core.CPU_is_add_a3": {
          "hide_name": 0,
          "bits": [ 3644 ],
          "attributes": {
            "hdlname": "core CPU_is_add_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:81.6-81.19"
          }
        },
        "core.CPU_is_addi_a1": {
          "hide_name": 0,
          "bits": [ 3204 ],
          "attributes": {
            "hdlname": "core CPU_is_addi_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:84.6-84.20"
          }
        },
        "core.CPU_is_addi_a2": {
          "hide_name": 0,
          "bits": [ 3645 ],
          "attributes": {
            "hdlname": "core CPU_is_addi_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:85.6-85.20"
          }
        },
        "core.CPU_is_addi_a3": {
          "hide_name": 0,
          "bits": [ 3646 ],
          "attributes": {
            "hdlname": "core CPU_is_addi_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:86.6-86.20"
          }
        },
        "core.CPU_is_and_a1": {
          "hide_name": 0,
          "bits": [ 3209 ],
          "attributes": {
            "hdlname": "core CPU_is_and_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:89.6-89.19"
          }
        },
        "core.CPU_is_and_a2": {
          "hide_name": 0,
          "bits": [ 3647 ],
          "attributes": {
            "hdlname": "core CPU_is_and_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:90.6-90.19"
          }
        },
        "core.CPU_is_and_a3": {
          "hide_name": 0,
          "bits": [ 3648 ],
          "attributes": {
            "hdlname": "core CPU_is_and_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:91.6-91.19"
          }
        },
        "core.CPU_is_andi_a1": {
          "hide_name": 0,
          "bits": [ 3210 ],
          "attributes": {
            "hdlname": "core CPU_is_andi_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:94.6-94.20"
          }
        },
        "core.CPU_is_andi_a2": {
          "hide_name": 0,
          "bits": [ 3649 ],
          "attributes": {
            "hdlname": "core CPU_is_andi_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:95.6-95.20"
          }
        },
        "core.CPU_is_andi_a3": {
          "hide_name": 0,
          "bits": [ 3650 ],
          "attributes": {
            "hdlname": "core CPU_is_andi_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:96.6-96.20"
          }
        },
        "core.CPU_is_auipc_a1": {
          "hide_name": 0,
          "bits": [ 3224 ],
          "attributes": {
            "hdlname": "core CPU_is_auipc_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:99.6-99.21"
          }
        },
        "core.CPU_is_auipc_a2": {
          "hide_name": 0,
          "bits": [ 3651 ],
          "attributes": {
            "hdlname": "core CPU_is_auipc_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:100.6-100.21"
          }
        },
        "core.CPU_is_auipc_a3": {
          "hide_name": 0,
          "bits": [ 3652 ],
          "attributes": {
            "hdlname": "core CPU_is_auipc_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:101.6-101.21"
          }
        },
        "core.CPU_is_b_instr_a1": {
          "hide_name": 0,
          "bits": [ 3312 ],
          "attributes": {
            "hdlname": "core CPU_is_b_instr_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:104.6-104.23"
          }
        },
        "core.CPU_is_beq_a1": {
          "hide_name": 0,
          "bits": [ 3196 ],
          "attributes": {
            "hdlname": "core CPU_is_beq_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:107.6-107.19"
          }
        },
        "core.CPU_is_beq_a2": {
          "hide_name": 0,
          "bits": [ 3653 ],
          "attributes": {
            "hdlname": "core CPU_is_beq_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:108.6-108.19"
          }
        },
        "core.CPU_is_beq_a3": {
          "hide_name": 0,
          "bits": [ 3654 ],
          "attributes": {
            "hdlname": "core CPU_is_beq_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:109.6-109.19"
          }
        },
        "core.CPU_is_bge_a1": {
          "hide_name": 0,
          "bits": [ 3199 ],
          "attributes": {
            "hdlname": "core CPU_is_bge_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:114.6-114.19"
          }
        },
        "core.CPU_is_bge_a2": {
          "hide_name": 0,
          "bits": [ 3655 ],
          "attributes": {
            "hdlname": "core CPU_is_bge_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:115.6-115.19"
          }
        },
        "core.CPU_is_bge_a3": {
          "hide_name": 0,
          "bits": [ 3656 ],
          "attributes": {
            "hdlname": "core CPU_is_bge_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:116.6-116.19"
          }
        },
        "core.CPU_is_bgeu_a1": {
          "hide_name": 0,
          "bits": [ 3201 ],
          "attributes": {
            "hdlname": "core CPU_is_bgeu_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:121.6-121.20"
          }
        },
        "core.CPU_is_bgeu_a2": {
          "hide_name": 0,
          "bits": [ 3657 ],
          "attributes": {
            "hdlname": "core CPU_is_bgeu_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:122.6-122.20"
          }
        },
        "core.CPU_is_bgeu_a3": {
          "hide_name": 0,
          "bits": [ 3658 ],
          "attributes": {
            "hdlname": "core CPU_is_bgeu_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:123.6-123.20"
          }
        },
        "core.CPU_is_blt_a1": {
          "hide_name": 0,
          "bits": [ 3198 ],
          "attributes": {
            "hdlname": "core CPU_is_blt_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:128.6-128.19"
          }
        },
        "core.CPU_is_blt_a2": {
          "hide_name": 0,
          "bits": [ 3659 ],
          "attributes": {
            "hdlname": "core CPU_is_blt_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:129.6-129.19"
          }
        },
        "core.CPU_is_blt_a3": {
          "hide_name": 0,
          "bits": [ 3660 ],
          "attributes": {
            "hdlname": "core CPU_is_blt_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:130.6-130.19"
          }
        },
        "core.CPU_is_bltu_a1": {
          "hide_name": 0,
          "bits": [ 3200 ],
          "attributes": {
            "hdlname": "core CPU_is_bltu_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:135.6-135.20"
          }
        },
        "core.CPU_is_bltu_a2": {
          "hide_name": 0,
          "bits": [ 3661 ],
          "attributes": {
            "hdlname": "core CPU_is_bltu_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:136.6-136.20"
          }
        },
        "core.CPU_is_bltu_a3": {
          "hide_name": 0,
          "bits": [ 3662 ],
          "attributes": {
            "hdlname": "core CPU_is_bltu_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:137.6-137.20"
          }
        },
        "core.CPU_is_bne_a1": {
          "hide_name": 0,
          "bits": [ 3197 ],
          "attributes": {
            "hdlname": "core CPU_is_bne_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:142.6-142.19"
          }
        },
        "core.CPU_is_bne_a2": {
          "hide_name": 0,
          "bits": [ 3663 ],
          "attributes": {
            "hdlname": "core CPU_is_bne_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:143.6-143.19"
          }
        },
        "core.CPU_is_bne_a3": {
          "hide_name": 0,
          "bits": [ 3664 ],
          "attributes": {
            "hdlname": "core CPU_is_bne_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:144.6-144.19"
          }
        },
        "core.CPU_is_i_instr_a1": {
          "hide_name": 0,
          "bits": [ 3357 ],
          "attributes": {
            "hdlname": "core CPU_is_i_instr_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:149.6-149.23"
          }
        },
        "core.CPU_is_j_instr_a1": {
          "hide_name": 0,
          "bits": [ 3316 ],
          "attributes": {
            "hdlname": "core CPU_is_j_instr_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:152.6-152.23"
          }
        },
        "core.CPU_is_jal_a1": {
          "hide_name": 0,
          "bits": [ 3225 ],
          "attributes": {
            "hdlname": "core CPU_is_jal_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:155.6-155.19"
          }
        },
        "core.CPU_is_jal_a2": {
          "hide_name": 0,
          "bits": [ 3665 ],
          "attributes": {
            "hdlname": "core CPU_is_jal_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:156.6-156.19"
          }
        },
        "core.CPU_is_jal_a3": {
          "hide_name": 0,
          "bits": [ 3336 ],
          "attributes": {
            "hdlname": "core CPU_is_jal_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:157.6-157.19"
          }
        },
        "core.CPU_is_jalr_a1": {
          "hide_name": 0,
          "bits": [ 3226 ],
          "attributes": {
            "hdlname": "core CPU_is_jalr_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:160.6-160.20"
          }
        },
        "core.CPU_is_jalr_a2": {
          "hide_name": 0,
          "bits": [ 3666 ],
          "attributes": {
            "hdlname": "core CPU_is_jalr_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:161.6-161.20"
          }
        },
        "core.CPU_is_jalr_a3": {
          "hide_name": 0,
          "bits": [ 3338 ],
          "attributes": {
            "hdlname": "core CPU_is_jalr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:162.6-162.20"
          }
        },
        "core.CPU_is_jump_a1": {
          "hide_name": 0,
          "bits": [ 3341 ],
          "attributes": {
            "hdlname": "core CPU_is_jump_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:165.6-165.20"
          }
        },
        "core.CPU_is_jump_a2": {
          "hide_name": 0,
          "bits": [ 3667 ],
          "attributes": {
            "hdlname": "core CPU_is_jump_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:166.6-166.20"
          }
        },
        "core.CPU_is_jump_a3": {
          "hide_name": 0,
          "bits": [ 3329 ],
          "attributes": {
            "hdlname": "core CPU_is_jump_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:167.6-167.20"
          }
        },
        "core.CPU_is_load_a1": {
          "hide_name": 0,
          "bits": [ 3222 ],
          "attributes": {
            "hdlname": "core CPU_is_load_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:170.6-170.20"
          }
        },
        "core.CPU_is_load_a2": {
          "hide_name": 0,
          "bits": [ 3668 ],
          "attributes": {
            "hdlname": "core CPU_is_load_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:171.6-171.20"
          }
        },
        "core.CPU_is_load_a3": {
          "hide_name": 0,
          "bits": [ 3327 ],
          "attributes": {
            "hdlname": "core CPU_is_load_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:172.6-172.20"
          }
        },
        "core.CPU_is_lui_a1": {
          "hide_name": 0,
          "bits": [ 3223 ],
          "attributes": {
            "hdlname": "core CPU_is_lui_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:175.6-175.19"
          }
        },
        "core.CPU_is_lui_a2": {
          "hide_name": 0,
          "bits": [ 3669 ],
          "attributes": {
            "hdlname": "core CPU_is_lui_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:176.6-176.19"
          }
        },
        "core.CPU_is_lui_a3": {
          "hide_name": 0,
          "bits": [ 3670 ],
          "attributes": {
            "hdlname": "core CPU_is_lui_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:177.6-177.19"
          }
        },
        "core.CPU_is_or_a1": {
          "hide_name": 0,
          "bits": [ 3205 ],
          "attributes": {
            "hdlname": "core CPU_is_or_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:180.6-180.18"
          }
        },
        "core.CPU_is_or_a2": {
          "hide_name": 0,
          "bits": [ 3671 ],
          "attributes": {
            "hdlname": "core CPU_is_or_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:181.6-181.18"
          }
        },
        "core.CPU_is_or_a3": {
          "hide_name": 0,
          "bits": [ 3672 ],
          "attributes": {
            "hdlname": "core CPU_is_or_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:182.6-182.18"
          }
        },
        "core.CPU_is_ori_a1": {
          "hide_name": 0,
          "bits": [ 3206 ],
          "attributes": {
            "hdlname": "core CPU_is_ori_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:185.6-185.19"
          }
        },
        "core.CPU_is_ori_a2": {
          "hide_name": 0,
          "bits": [ 3673 ],
          "attributes": {
            "hdlname": "core CPU_is_ori_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:186.6-186.19"
          }
        },
        "core.CPU_is_ori_a3": {
          "hide_name": 0,
          "bits": [ 3674 ],
          "attributes": {
            "hdlname": "core CPU_is_ori_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:187.6-187.19"
          }
        },
        "core.CPU_is_r_instr_a1": {
          "hide_name": 0,
          "bits": [ 3360 ],
          "attributes": {
            "hdlname": "core CPU_is_r_instr_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:190.6-190.23"
          }
        },
        "core.CPU_is_s_instr_a1": {
          "hide_name": 0,
          "bits": [ 3362 ],
          "attributes": {
            "hdlname": "core CPU_is_s_instr_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:193.6-193.23"
          }
        },
        "core.CPU_is_s_instr_a2": {
          "hide_name": 0,
          "bits": [ 3675 ],
          "attributes": {
            "hdlname": "core CPU_is_s_instr_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:194.6-194.23"
          }
        },
        "core.CPU_is_s_instr_a3": {
          "hide_name": 0,
          "bits": [ 3342 ],
          "attributes": {
            "hdlname": "core CPU_is_s_instr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:195.6-195.23"
          }
        },
        "core.CPU_is_s_instr_a4": {
          "hide_name": 0,
          "bits": [ 3332 ],
          "attributes": {
            "hdlname": "core CPU_is_s_instr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:196.6-196.23"
          }
        },
        "core.CPU_is_sll_a1": {
          "hide_name": 0,
          "bits": [ 3217 ],
          "attributes": {
            "hdlname": "core CPU_is_sll_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:213.6-213.19"
          }
        },
        "core.CPU_is_sll_a2": {
          "hide_name": 0,
          "bits": [ 3676 ],
          "attributes": {
            "hdlname": "core CPU_is_sll_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:214.6-214.19"
          }
        },
        "core.CPU_is_sll_a3": {
          "hide_name": 0,
          "bits": [ 3677 ],
          "attributes": {
            "hdlname": "core CPU_is_sll_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:215.6-215.19"
          }
        },
        "core.CPU_is_slli_a1": {
          "hide_name": 0,
          "bits": [ 3214 ],
          "attributes": {
            "hdlname": "core CPU_is_slli_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:218.6-218.20"
          }
        },
        "core.CPU_is_slli_a2": {
          "hide_name": 0,
          "bits": [ 3678 ],
          "attributes": {
            "hdlname": "core CPU_is_slli_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:219.6-219.20"
          }
        },
        "core.CPU_is_slli_a3": {
          "hide_name": 0,
          "bits": [ 3051 ],
          "attributes": {
            "hdlname": "core CPU_is_slli_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:220.6-220.20"
          }
        },
        "core.CPU_is_slt_a1": {
          "hide_name": 0,
          "bits": [ 3218 ],
          "attributes": {
            "hdlname": "core CPU_is_slt_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:223.6-223.19"
          }
        },
        "core.CPU_is_slt_a2": {
          "hide_name": 0,
          "bits": [ 3679 ],
          "attributes": {
            "hdlname": "core CPU_is_slt_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:224.6-224.19"
          }
        },
        "core.CPU_is_slt_a3": {
          "hide_name": 0,
          "bits": [ 3680 ],
          "attributes": {
            "hdlname": "core CPU_is_slt_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:225.6-225.19"
          }
        },
        "core.CPU_is_slti_a1": {
          "hide_name": 0,
          "bits": [ 3212 ],
          "attributes": {
            "hdlname": "core CPU_is_slti_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:228.6-228.20"
          }
        },
        "core.CPU_is_slti_a2": {
          "hide_name": 0,
          "bits": [ 3681 ],
          "attributes": {
            "hdlname": "core CPU_is_slti_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:229.6-229.20"
          }
        },
        "core.CPU_is_slti_a3": {
          "hide_name": 0,
          "bits": [ 3682 ],
          "attributes": {
            "hdlname": "core CPU_is_slti_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:230.6-230.20"
          }
        },
        "core.CPU_is_sltiu_a1": {
          "hide_name": 0,
          "bits": [ 3213 ],
          "attributes": {
            "hdlname": "core CPU_is_sltiu_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:233.6-233.21"
          }
        },
        "core.CPU_is_sltiu_a2": {
          "hide_name": 0,
          "bits": [ 3683 ],
          "attributes": {
            "hdlname": "core CPU_is_sltiu_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:234.6-234.21"
          }
        },
        "core.CPU_is_sltiu_a3": {
          "hide_name": 0,
          "bits": [ 3684 ],
          "attributes": {
            "hdlname": "core CPU_is_sltiu_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:235.6-235.21"
          }
        },
        "core.CPU_is_sltu_a1": {
          "hide_name": 0,
          "bits": [ 3219 ],
          "attributes": {
            "hdlname": "core CPU_is_sltu_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:238.6-238.20"
          }
        },
        "core.CPU_is_sltu_a2": {
          "hide_name": 0,
          "bits": [ 3685 ],
          "attributes": {
            "hdlname": "core CPU_is_sltu_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:239.6-239.20"
          }
        },
        "core.CPU_is_sltu_a3": {
          "hide_name": 0,
          "bits": [ 3686 ],
          "attributes": {
            "hdlname": "core CPU_is_sltu_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:240.6-240.20"
          }
        },
        "core.CPU_is_sra_a1": {
          "hide_name": 0,
          "bits": [ 3221 ],
          "attributes": {
            "hdlname": "core CPU_is_sra_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:243.6-243.19"
          }
        },
        "core.CPU_is_sra_a2": {
          "hide_name": 0,
          "bits": [ 3687 ],
          "attributes": {
            "hdlname": "core CPU_is_sra_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:244.6-244.19"
          }
        },
        "core.CPU_is_sra_a3": {
          "hide_name": 0,
          "bits": [ 3688 ],
          "attributes": {
            "hdlname": "core CPU_is_sra_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:245.6-245.19"
          }
        },
        "core.CPU_is_srai_a1": {
          "hide_name": 0,
          "bits": [ 3216 ],
          "attributes": {
            "hdlname": "core CPU_is_srai_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:248.6-248.20"
          }
        },
        "core.CPU_is_srai_a2": {
          "hide_name": 0,
          "bits": [ 3689 ],
          "attributes": {
            "hdlname": "core CPU_is_srai_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:249.6-249.20"
          }
        },
        "core.CPU_is_srai_a3": {
          "hide_name": 0,
          "bits": [ 2903 ],
          "attributes": {
            "hdlname": "core CPU_is_srai_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:250.6-250.20"
          }
        },
        "core.CPU_is_srl_a1": {
          "hide_name": 0,
          "bits": [ 3220 ],
          "attributes": {
            "hdlname": "core CPU_is_srl_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:253.6-253.19"
          }
        },
        "core.CPU_is_srl_a2": {
          "hide_name": 0,
          "bits": [ 3690 ],
          "attributes": {
            "hdlname": "core CPU_is_srl_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:254.6-254.19"
          }
        },
        "core.CPU_is_srl_a3": {
          "hide_name": 0,
          "bits": [ 2838 ],
          "attributes": {
            "hdlname": "core CPU_is_srl_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:255.6-255.19"
          }
        },
        "core.CPU_is_srli_a1": {
          "hide_name": 0,
          "bits": [ 3215 ],
          "attributes": {
            "hdlname": "core CPU_is_srli_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:258.6-258.20"
          }
        },
        "core.CPU_is_srli_a2": {
          "hide_name": 0,
          "bits": [ 3691 ],
          "attributes": {
            "hdlname": "core CPU_is_srli_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:259.6-259.20"
          }
        },
        "core.CPU_is_srli_a3": {
          "hide_name": 0,
          "bits": [ 2968 ],
          "attributes": {
            "hdlname": "core CPU_is_srli_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:260.6-260.20"
          }
        },
        "core.CPU_is_sub_a1": {
          "hide_name": 0,
          "bits": [ 3211 ],
          "attributes": {
            "hdlname": "core CPU_is_sub_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:263.6-263.19"
          }
        },
        "core.CPU_is_sub_a2": {
          "hide_name": 0,
          "bits": [ 3692 ],
          "attributes": {
            "hdlname": "core CPU_is_sub_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:264.6-264.19"
          }
        },
        "core.CPU_is_sub_a3": {
          "hide_name": 0,
          "bits": [ 3693 ],
          "attributes": {
            "hdlname": "core CPU_is_sub_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:265.6-265.19"
          }
        },
        "core.CPU_is_u_instr_a1": {
          "hide_name": 0,
          "bits": [ 3361 ],
          "attributes": {
            "hdlname": "core CPU_is_u_instr_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:275.6-275.23"
          }
        },
        "core.CPU_is_xor_a1": {
          "hide_name": 0,
          "bits": [ 3207 ],
          "attributes": {
            "hdlname": "core CPU_is_xor_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:278.6-278.19"
          }
        },
        "core.CPU_is_xor_a2": {
          "hide_name": 0,
          "bits": [ 3694 ],
          "attributes": {
            "hdlname": "core CPU_is_xor_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:279.6-279.19"
          }
        },
        "core.CPU_is_xor_a3": {
          "hide_name": 0,
          "bits": [ 3695 ],
          "attributes": {
            "hdlname": "core CPU_is_xor_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:280.6-280.19"
          }
        },
        "core.CPU_is_xori_a1": {
          "hide_name": 0,
          "bits": [ 3208 ],
          "attributes": {
            "hdlname": "core CPU_is_xori_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:283.6-283.20"
          }
        },
        "core.CPU_is_xori_a2": {
          "hide_name": 0,
          "bits": [ 3696 ],
          "attributes": {
            "hdlname": "core CPU_is_xori_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:284.6-284.20"
          }
        },
        "core.CPU_is_xori_a3": {
          "hide_name": 0,
          "bits": [ 3697 ],
          "attributes": {
            "hdlname": "core CPU_is_xori_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:285.6-285.20"
          }
        },
        "core.CPU_jalr_tgt_pc_a2": {
          "hide_name": 0,
          "bits": [ 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312 ],
          "attributes": {
            "hdlname": "core CPU_jalr_tgt_pc_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:288.13-288.31"
          }
        },
        "core.CPU_jalr_tgt_pc_a3": {
          "hide_name": 0,
          "bits": [ 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707, 3708, 3709, 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729 ],
          "attributes": {
            "hdlname": "core CPU_jalr_tgt_pc_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:289.13-289.31"
          }
        },
        "core.CPU_ld_data_a5": {
          "hide_name": 0,
          "bits": [ 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546 ],
          "attributes": {
            "hdlname": "core CPU_ld_data_a5",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:292.13-292.27"
          }
        },
        "core.CPU_opcode_a1": {
          "hide_name": 0,
          "bits": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192 ],
          "attributes": {
            "hdlname": "core CPU_opcode_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:295.12-295.25"
          }
        },
        "core.CPU_pc_a0": {
          "hide_name": 0,
          "bits": [ 5129, 5130, 5125, 5126, 5127, 5128, 5131, 5132, 5133, 5134, 5135, 5136, 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156 ],
          "attributes": {
            "hdlname": "core CPU_pc_a0",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:298.13-298.22",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "core.CPU_pc_a1": {
          "hide_name": 0,
          "bits": [ 793, 794, 9, 10, 11, 12, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820 ],
          "attributes": {
            "hdlname": "core CPU_pc_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:299.13-299.22"
          }
        },
        "core.CPU_pc_a2": {
          "hide_name": 0,
          "bits": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88 ],
          "attributes": {
            "hdlname": "core CPU_pc_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:300.13-300.22"
          }
        },
        "core.CPU_pc_a3": {
          "hide_name": 0,
          "bits": [ 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600 ],
          "attributes": {
            "hdlname": "core CPU_pc_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:301.13-301.22"
          }
        },
        "core.CPU_rd_a2": {
          "hide_name": 0,
          "bits": [ 3735, 3736, 3737, 3738, 3739 ],
          "attributes": {
            "hdlname": "core CPU_rd_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:305.12-305.21"
          }
        },
        "core.CPU_rd_a3": {
          "hide_name": 0,
          "bits": [ 3227, 3228, 3229, 3230, 3231 ],
          "attributes": {
            "hdlname": "core CPU_rd_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:306.12-306.21"
          }
        },
        "core.CPU_rd_a4": {
          "hide_name": 0,
          "bits": [ 3740, 3741, 3742, 3743, 3744 ],
          "attributes": {
            "hdlname": "core CPU_rd_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:307.12-307.21"
          }
        },
        "core.CPU_rd_a5": {
          "hide_name": 0,
          "bits": [ 3745, 3746, 3747, 3748, 3749 ],
          "attributes": {
            "hdlname": "core CPU_rd_a5",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:308.12-308.21"
          }
        },
        "core.CPU_rd_valid_a1": {
          "hide_name": 0,
          "bits": [ 3365 ],
          "attributes": {
            "hdlname": "core CPU_rd_valid_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:311.6-311.21"
          }
        },
        "core.CPU_rd_valid_a2": {
          "hide_name": 0,
          "bits": [ 3750 ],
          "attributes": {
            "hdlname": "core CPU_rd_valid_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:312.6-312.21"
          }
        },
        "core.CPU_rd_valid_a3": {
          "hide_name": 0,
          "bits": [ 3320 ],
          "attributes": {
            "hdlname": "core CPU_rd_valid_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:313.6-313.21"
          }
        },
        "core.CPU_reset_a0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "core CPU_reset_a0",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:317.6-317.18"
          }
        },
        "core.CPU_reset_a1": {
          "hide_name": 0,
          "bits": [ 2827 ],
          "attributes": {
            "hdlname": "core CPU_reset_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:318.6-318.18"
          }
        },
        "core.CPU_reset_a2": {
          "hide_name": 0,
          "bits": [ 3751 ],
          "attributes": {
            "hdlname": "core CPU_reset_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:319.6-319.18"
          }
        },
        "core.CPU_reset_a3": {
          "hide_name": 0,
          "bits": [ 1214 ],
          "attributes": {
            "hdlname": "core CPU_reset_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:320.6-320.18"
          }
        },
        "core.CPU_reset_a4": {
          "hide_name": 0,
          "bits": [ 2303 ],
          "attributes": {
            "hdlname": "core CPU_reset_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:321.6-321.18"
          }
        },
        "core.CPU_result_a3": {
          "hide_name": 0,
          "bits": [ 3967, 3968, 3752, 3753, 3754, 3755, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993, 3994 ],
          "attributes": {
            "hdlname": "core CPU_result_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:324.13-324.26"
          }
        },
        "core.CPU_result_a4": {
          "hide_name": 0,
          "bits": [ 3283, 3284, 3285, 3286 ],
          "offset": 2,
          "attributes": {
            "hdlname": "core CPU_result_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:325.12-325.25"
          }
        },
        "core.CPU_rf_rd_data1_a2": {
          "hide_name": 0,
          "bits": [ 3871, 3872, 3873, 3874, 3875, 3876, 3877, 3878, 3879, 3880, 3881, 3882, 3883, 3884, 3885, 3886, 3887, 3888, 3889, 3890, 3891, 3892, 3893, 3894, 3895, 3896, 3897, 3898, 3899, 3900, 3901, 3902 ],
          "attributes": {
            "hdlname": "core CPU_rf_rd_data1_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:328.13-328.31"
          }
        },
        "core.CPU_rf_rd_data2_a2": {
          "hide_name": 0,
          "bits": [ 3935, 3936, 3937, 3938, 3939, 3940, 3941, 3942, 3943, 3944, 3945, 3946, 3947, 3948, 3949, 3950, 3951, 3952, 3953, 3954, 3955, 3956, 3957, 3958, 3959, 3960, 3961, 3962, 3963, 3964, 3965, 3966 ],
          "attributes": {
            "hdlname": "core CPU_rf_rd_data2_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:331.13-331.31"
          }
        },
        "core.CPU_rf_rd_index1_a2": {
          "hide_name": 0,
          "bits": [ 3232, 3233, 3234, 3235, 3236 ],
          "attributes": {
            "hdlname": "core CPU_rf_rd_index1_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:340.12-340.31"
          }
        },
        "core.CPU_rf_rd_index2_a2": {
          "hide_name": 0,
          "bits": [ 3238, 3239, 3240, 3241, 3242 ],
          "attributes": {
            "hdlname": "core CPU_rf_rd_index2_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:343.12-343.31"
          }
        },
        "core.CPU_rf_wr_data_a3": {
          "hide_name": 0,
          "bits": [ 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
          "attributes": {
            "hdlname": "core CPU_rf_wr_data_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:346.13-346.30"
          }
        },
        "core.CPU_rf_wr_en_a3": {
          "hide_name": 0,
          "bits": [ 3317 ],
          "attributes": {
            "hdlname": "core CPU_rf_wr_en_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:349.6-349.21"
          }
        },
        "core.CPU_rf_wr_index_a3": {
          "hide_name": 0,
          "bits": [ 3246, 3247, 3248, 3249, 3250 ],
          "attributes": {
            "hdlname": "core CPU_rf_wr_index_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:352.12-352.30"
          }
        },
        "core.CPU_rs1_a2": {
          "hide_name": 0,
          "bits": [ 3232, 3233, 3234, 3235, 3236 ],
          "attributes": {
            "hdlname": "core CPU_rs1_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:356.12-356.22"
          }
        },
        "core.CPU_rs2_a2": {
          "hide_name": 0,
          "bits": [ 3238, 3239, 3240, 3241, 3242 ],
          "attributes": {
            "hdlname": "core CPU_rs2_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:364.12-364.22"
          }
        },
        "core.CPU_sltiu_result_a3": {
          "hide_name": 0,
          "bits": [ 1147 ],
          "attributes": {
            "hdlname": "core CPU_sltiu_result_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:371.6-371.25"
          }
        },
        "core.CPU_sltu_result_a3": {
          "hide_name": 0,
          "bits": [ 1144 ],
          "attributes": {
            "hdlname": "core CPU_sltu_result_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:374.6-374.24"
          }
        },
        "core.CPU_src1_value_a2": {
          "hide_name": 0,
          "bits": [ 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216 ],
          "attributes": {
            "hdlname": "core CPU_src1_value_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:377.13-377.30"
          }
        },
        "core.CPU_src1_value_a3": {
          "hide_name": 0,
          "bits": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
          "attributes": {
            "hdlname": "core CPU_src1_value_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:378.13-378.30"
          }
        },
        "core.CPU_src2_value_a2": {
          "hide_name": 0,
          "bits": [ 3766, 3767, 3768, 3769, 3770, 3771, 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789, 3790, 3791, 3792, 3793, 3794, 3795, 3796, 3797 ],
          "attributes": {
            "hdlname": "core CPU_src2_value_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:381.13-381.30"
          }
        },
        "core.CPU_src2_value_a3": {
          "hide_name": 0,
          "bits": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948 ],
          "attributes": {
            "hdlname": "core CPU_src2_value_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:382.13-382.30"
          }
        },
        "core.CPU_src2_value_a4": {
          "hide_name": 0,
          "bits": [ 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269 ],
          "attributes": {
            "hdlname": "core CPU_src2_value_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:383.13-383.30"
          }
        },
        "core.CPU_taken_br_a3": {
          "hide_name": 0,
          "bits": [ 3325 ],
          "attributes": {
            "hdlname": "core CPU_taken_br_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:386.6-386.21"
          }
        },
        "core.CPU_valid_a3": {
          "hide_name": 0,
          "bits": [ 3321 ],
          "attributes": {
            "hdlname": "core CPU_valid_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:389.6-389.18"
          }
        },
        "core.CPU_valid_a4": {
          "hide_name": 0,
          "bits": [ 3331 ],
          "attributes": {
            "hdlname": "core CPU_valid_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:390.6-390.18"
          }
        },
        "core.CPU_valid_jump_a3": {
          "hide_name": 0,
          "bits": [ 3330 ],
          "attributes": {
            "hdlname": "core CPU_valid_jump_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:393.6-393.23"
          }
        },
        "core.CPU_valid_jump_a4": {
          "hide_name": 0,
          "bits": [ 3351 ],
          "attributes": {
            "hdlname": "core CPU_valid_jump_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:394.6-394.23"
          }
        },
        "core.CPU_valid_jump_a5": {
          "hide_name": 0,
          "bits": [ 3353 ],
          "attributes": {
            "hdlname": "core CPU_valid_jump_a5",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:395.6-395.23"
          }
        },
        "core.CPU_valid_load_a3": {
          "hide_name": 0,
          "bits": [ 3328 ],
          "attributes": {
            "hdlname": "core CPU_valid_load_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:398.6-398.23"
          }
        },
        "core.CPU_valid_load_a4": {
          "hide_name": 0,
          "bits": [ 3348 ],
          "attributes": {
            "hdlname": "core CPU_valid_load_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:399.6-399.23"
          }
        },
        "core.CPU_valid_load_a5": {
          "hide_name": 0,
          "bits": [ 3344 ],
          "attributes": {
            "hdlname": "core CPU_valid_load_a5",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:400.6-400.23"
          }
        },
        "core.CPU_valid_taken_br_a3": {
          "hide_name": 0,
          "bits": [ 3326 ],
          "attributes": {
            "hdlname": "core CPU_valid_taken_br_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:403.6-403.27"
          }
        },
        "core.CPU_valid_taken_br_a4": {
          "hide_name": 0,
          "bits": [ 3345 ],
          "attributes": {
            "hdlname": "core CPU_valid_taken_br_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:404.6-404.27"
          }
        },
        "core.CPU_valid_taken_br_a5": {
          "hide_name": 0,
          "bits": [ 3346 ],
          "attributes": {
            "hdlname": "core CPU_valid_taken_br_a5",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:405.6-405.27"
          }
        },
        "core.L1_CPU_Dmem[0].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2766 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[0].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[10].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2436 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[10].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[11].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2403 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[11].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[12].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2370 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[12].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[13].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2337 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[13].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[14].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2304 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[14].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[15].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2270 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[15].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[1].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2733 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[1].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[2].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2700 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[2].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[3].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2667 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[3].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[4].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2634 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[4].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[5].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2601 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[5].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[6].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2568 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[6].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[7].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2535 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[7].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[8].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2502 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[8].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Dmem[9].L1_wr_a4": {
          "hide_name": 0,
          "bits": [ 2469 ],
          "attributes": {
            "hdlname": "core L1_CPU_Dmem[9].L1_wr_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:305.21-305.29"
          }
        },
        "core.L1_CPU_Xreg[0].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 2205 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[0].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[10].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1875 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[10].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[11].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1842 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[11].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[12].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1809 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[12].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[13].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1776 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[13].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[14].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1743 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[14].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[15].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1710 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[15].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[16].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1677 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[16].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[17].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1644 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[17].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[18].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1611 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[18].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[19].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1578 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[19].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[1].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 2172 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[1].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[20].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1545 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[20].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[21].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1512 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[21].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[22].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1479 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[22].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[23].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1446 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[23].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[24].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1413 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[24].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[25].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1380 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[25].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[26].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1347 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[26].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[27].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1314 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[27].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[28].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1281 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[28].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[29].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1248 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[29].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[2].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 2139 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[2].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[30].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1215 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[30].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[31].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1181 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[31].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[3].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 2106 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[3].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[4].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 2073 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[4].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[5].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 2040 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[5].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[6].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 2007 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[6].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[7].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1974 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[7].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[8].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1941 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[8].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.L1_CPU_Xreg[9].L1_wr_a3": {
          "hide_name": 0,
          "bits": [ 1908 ],
          "attributes": {
            "hdlname": "core L1_CPU_Xreg[9].L1_wr_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:285.21-285.29"
          }
        },
        "core.OUT": {
          "hide_name": 0,
          "bits": [ 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450 ],
          "attributes": {
            "hdlname": "core OUT",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:15.24-15.27"
          }
        },
        "core.clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:19.9-19.12"
          }
        },
        "core.clkP_CPU_dmem_rd_en_a5": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core clkP_CPU_dmem_rd_en_a5",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:425.6-425.28"
          }
        },
        "core.clkP_CPU_rd_valid_a2": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core clkP_CPU_rd_valid_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:426.6-426.26"
          }
        },
        "core.clkP_CPU_rd_valid_a3": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core clkP_CPU_rd_valid_a3",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:427.6-427.26"
          }
        },
        "core.clkP_CPU_rd_valid_a4": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core clkP_CPU_rd_valid_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:428.6-428.26"
          }
        },
        "core.clkP_CPU_rd_valid_a5": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core clkP_CPU_rd_valid_a5",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:429.6-429.26"
          }
        },
        "core.clkP_CPU_rs1_valid_a2": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core clkP_CPU_rs1_valid_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:430.6-430.27"
          }
        },
        "core.clkP_CPU_rs2_valid_a2": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core clkP_CPU_rs2_valid_a2",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:431.6-431.27"
          }
        },
        "core.gen_clkP_CPU_dmem_rd_en_a5.free_clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_dmem_rd_en_a5 free_clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.42-33.50"
          }
        },
        "core.gen_clkP_CPU_dmem_rd_en_a5.func_en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_dmem_rd_en_a5 func_en",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.52-33.59"
          }
        },
        "core.gen_clkP_CPU_dmem_rd_en_a5.gated_clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_dmem_rd_en_a5 gated_clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.25-33.34"
          }
        },
        "core.gen_clkP_CPU_dmem_rd_en_a5.gating_override": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_dmem_rd_en_a5 gating_override",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.69-33.84"
          }
        },
        "core.gen_clkP_CPU_dmem_rd_en_a5.pwr_en": {
          "hide_name": 0,
          "bits": [ 3348 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_dmem_rd_en_a5 pwr_en",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.61-33.67"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a2.free_clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a2 free_clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.42-33.50"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a2.func_en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a2 func_en",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.52-33.59"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a2.gated_clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a2 gated_clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.25-33.34"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a2.gating_override": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a2 gating_override",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.69-33.84"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a2.pwr_en": {
          "hide_name": 0,
          "bits": [ 3365 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a2 pwr_en",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.61-33.67"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a3.free_clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a3 free_clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.42-33.50"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a3.func_en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a3 func_en",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.52-33.59"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a3.gated_clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a3 gated_clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.25-33.34"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a3.gating_override": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a3 gating_override",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.69-33.84"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a3.pwr_en": {
          "hide_name": 0,
          "bits": [ 3750 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a3 pwr_en",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.61-33.67"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a4.free_clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a4 free_clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.42-33.50"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a4.func_en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a4 func_en",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.52-33.59"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a4.gated_clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a4 gated_clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.25-33.34"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a4.gating_override": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a4 gating_override",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.69-33.84"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a4.pwr_en": {
          "hide_name": 0,
          "bits": [ 3320 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a4 pwr_en",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.61-33.67"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a5.free_clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a5 free_clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.42-33.50"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a5.func_en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a5 func_en",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.52-33.59"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a5.gated_clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a5 gated_clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.25-33.34"
          }
        },
        "core.gen_clkP_CPU_rd_valid_a5.gating_override": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rd_valid_a5 gating_override",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.69-33.84"
          }
        },
        "core.gen_clkP_CPU_rs1_valid_a2.free_clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rs1_valid_a2 free_clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.42-33.50"
          }
        },
        "core.gen_clkP_CPU_rs1_valid_a2.func_en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rs1_valid_a2 func_en",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.52-33.59"
          }
        },
        "core.gen_clkP_CPU_rs1_valid_a2.gated_clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rs1_valid_a2 gated_clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.25-33.34"
          }
        },
        "core.gen_clkP_CPU_rs1_valid_a2.gating_override": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rs1_valid_a2 gating_override",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.69-33.84"
          }
        },
        "core.gen_clkP_CPU_rs2_valid_a2.free_clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rs2_valid_a2 free_clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.42-33.50"
          }
        },
        "core.gen_clkP_CPU_rs2_valid_a2.func_en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rs2_valid_a2 func_en",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.52-33.59"
          }
        },
        "core.gen_clkP_CPU_rs2_valid_a2.gated_clk": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rs2_valid_a2 gated_clk",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.25-33.34"
          }
        },
        "core.gen_clkP_CPU_rs2_valid_a2.gating_override": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "core gen_clkP_CPU_rs2_valid_a2 gating_override",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/clk_gate.v:33.69-33.84"
          }
        },
        "core.instrs[0]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core instrs[0]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:257.28-257.34"
          }
        },
        "core.instrs[10]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "1", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "core instrs[10]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:257.28-257.34"
          }
        },
        "core.instrs[11]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "core instrs[11]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:257.28-257.34"
          }
        },
        "core.instrs[12]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "core instrs[12]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:257.28-257.34"
          }
        },
        "core.instrs[1]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core instrs[1]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:257.28-257.34"
          }
        },
        "core.instrs[2]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core instrs[2]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:257.28-257.34"
          }
        },
        "core.instrs[3]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core instrs[3]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:257.28-257.34"
          }
        },
        "core.instrs[4]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core instrs[4]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:257.28-257.34"
          }
        },
        "core.instrs[5]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core instrs[5]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:257.28-257.34"
          }
        },
        "core.instrs[6]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "1", "0", "0", "1", "0", "1", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "core instrs[6]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:257.28-257.34"
          }
        },
        "core.instrs[7]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "core instrs[7]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:257.28-257.34"
          }
        },
        "core.instrs[8]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "1", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "core instrs[8]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:257.28-257.34"
          }
        },
        "core.instrs[9]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "core instrs[9]",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:257.28-257.34"
          }
        },
        "core.reset": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "core reset",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth.v:17.13-17.18"
          }
        },
        "core.w_CPU_dmem_rd_data_a4": {
          "hide_name": 0,
          "bits": [ 3483, 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514 ],
          "attributes": {
            "hdlname": "core w_CPU_dmem_rd_data_a4",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:30.13-30.34"
          }
        },
        "core.w_CPU_rd_a1": {
          "hide_name": 0,
          "bits": [ 3730, 3731, 3732, 3733, 3734 ],
          "attributes": {
            "hdlname": "core w_CPU_rd_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:304.12-304.23"
          }
        },
        "core.w_CPU_rs1_a1": {
          "hide_name": 0,
          "bits": [ 3756, 3757, 3758, 3759, 3760 ],
          "attributes": {
            "hdlname": "core w_CPU_rs1_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:355.12-355.24"
          }
        },
        "core.w_CPU_rs2_a1": {
          "hide_name": 0,
          "bits": [ 3761, 3762, 3763, 3764, 3765 ],
          "attributes": {
            "hdlname": "core w_CPU_rs2_a1",
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/rvmyth_gen.v:363.12-363.24"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/jayesshsk/VLSI/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/src/vsdbabysoc.v:4.16-4.21"
          }
        }
      }
    }
  }
}
