<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="endgame-project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="main.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="main.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="their_top_module_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="their_top_module_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="their_top_module_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="their_top_module_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1556857388" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1556857388">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1556870523" xil_pn:in_ck="-3523904778761057390" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1556870523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="demux.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
      <outfile xil_pn:name="main_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1556857402" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3302334820516976190" xil_pn:start_ts="1556857402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556857402" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5632619366466938556" xil_pn:start_ts="1556857402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556857388" xil_pn:in_ck="-4683174662284679654" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3708471655354965206" xil_pn:start_ts="1556857388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo_port.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_port.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1556870523" xil_pn:in_ck="-6294302057491527748" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1556870523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="demux.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo_port.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
      <outfile xil_pn:name="main_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1556870526" xil_pn:in_ck="-6294302057491527748" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7057957193091629732" xil_pn:start_ts="1556870523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="their_top_module_tb_beh.prj"/>
      <outfile xil_pn:name="their_top_module_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1556870526" xil_pn:in_ck="4777812624555042199" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1577317525848900983" xil_pn:start_ts="1556870526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="their_top_module_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
