Fitter report for MT9V034C_DISPLAY
Mon Nov 26 14:47:54 2012
Quartus II 64-Bit Version 10.1 Build 153 11/29/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Output Pin Default Load For Reported TCO
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Interconnect Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Mon Nov 26 14:47:54 2012     ;
; Quartus II 64-Bit Version          ; 10.1 Build 153 11/29/2010 SJ Full Version ;
; Revision Name                      ; MT9V034C_DISPLAY                          ;
; Top-level Entity Name              ; MT9V034C_DISPLAY                          ;
; Family                             ; Cyclone III                               ;
; Device                             ; EP3C16F484C6                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 940 / 15,408 ( 6 % )                      ;
;     Total combinational functions  ; 788 / 15,408 ( 5 % )                      ;
;     Dedicated logic registers      ; 626 / 15,408 ( 4 % )                      ;
; Total registers                    ; 626                                       ;
; Total pins                         ; 304 / 347 ( 88 % )                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 50,948 / 516,096 ( 10 % )                 ;
; Embedded Multiplier 9-bit elements ; 9 / 112 ( 8 % )                           ;
; Total PLLs                         ; 2 / 4 ( 50 % )                            ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16F484C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVCMOS                          ;                                       ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths        ; All Paths                             ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                              ; On                                    ; On                                    ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                                       ; Off                                   ; Off                                   ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-12 processors        ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------+
; I/O Assignment Warnings                ;
+---------------+------------------------+
; Pin Name      ; Reason                 ;
+---------------+------------------------+
; LED[0]        ; Missing drive strength ;
; LED[1]        ; Missing drive strength ;
; LED[2]        ; Missing drive strength ;
; LED[3]        ; Missing drive strength ;
; SD_CLK        ; Missing drive strength ;
; SRAM_ADDR[0]  ; Missing drive strength ;
; SRAM_ADDR[1]  ; Missing drive strength ;
; SRAM_ADDR[2]  ; Missing drive strength ;
; SRAM_ADDR[3]  ; Missing drive strength ;
; SRAM_ADDR[4]  ; Missing drive strength ;
; SRAM_ADDR[5]  ; Missing drive strength ;
; SRAM_ADDR[6]  ; Missing drive strength ;
; SRAM_ADDR[7]  ; Missing drive strength ;
; SRAM_ADDR[8]  ; Missing drive strength ;
; SRAM_ADDR[9]  ; Missing drive strength ;
; SRAM_ADDR[10] ; Missing drive strength ;
; SRAM_ADDR[11] ; Missing drive strength ;
; SRAM_ADDR[12] ; Missing drive strength ;
; SRAM_ADDR[13] ; Missing drive strength ;
; SRAM_ADDR[14] ; Missing drive strength ;
; SRAM_ADDR[15] ; Missing drive strength ;
; SRAM_ADDR[16] ; Missing drive strength ;
; SRAM_ADDR[17] ; Missing drive strength ;
; SRAM_ADDR[18] ; Missing drive strength ;
; SRAM_LB_N     ; Missing drive strength ;
; SRAM_UB_N     ; Missing drive strength ;
; SRAM_WE_N     ; Missing drive strength ;
; SRAM_CE_N     ; Missing drive strength ;
; SRAM_OE_N     ; Missing drive strength ;
; SDR0_ADDR[0]  ; Missing drive strength ;
; SDR0_ADDR[1]  ; Missing drive strength ;
; SDR0_ADDR[2]  ; Missing drive strength ;
; SDR0_ADDR[3]  ; Missing drive strength ;
; SDR0_ADDR[4]  ; Missing drive strength ;
; SDR0_ADDR[5]  ; Missing drive strength ;
; SDR0_ADDR[6]  ; Missing drive strength ;
; SDR0_ADDR[7]  ; Missing drive strength ;
; SDR0_ADDR[8]  ; Missing drive strength ;
; SDR0_ADDR[9]  ; Missing drive strength ;
; SDR0_ADDR[10] ; Missing drive strength ;
; SDR0_ADDR[11] ; Missing drive strength ;
; SDR0_DQM[0]   ; Missing drive strength ;
; SDR0_DQM[1]   ; Missing drive strength ;
; SDR0_DQM[2]   ; Missing drive strength ;
; SDR0_DQM[3]   ; Missing drive strength ;
; SDR0_WE_N     ; Missing drive strength ;
; SDR0_CAS_N    ; Missing drive strength ;
; SDR0_RAS_N    ; Missing drive strength ;
; SDR0_CS_N     ; Missing drive strength ;
; SDR0_BA[0]    ; Missing drive strength ;
; SDR0_BA[1]    ; Missing drive strength ;
; SDR0_CLK      ; Missing drive strength ;
; DCLK          ; Missing drive strength ;
; nCS           ; Missing drive strength ;
; ASDI          ; Missing drive strength ;
; SDR1_ADDR[0]  ; Missing drive strength ;
; SDR1_ADDR[1]  ; Missing drive strength ;
; SDR1_ADDR[2]  ; Missing drive strength ;
; SDR1_ADDR[3]  ; Missing drive strength ;
; SDR1_ADDR[4]  ; Missing drive strength ;
; SDR1_ADDR[5]  ; Missing drive strength ;
; SDR1_ADDR[6]  ; Missing drive strength ;
; SDR1_ADDR[7]  ; Missing drive strength ;
; SDR1_ADDR[8]  ; Missing drive strength ;
; SDR1_ADDR[9]  ; Missing drive strength ;
; SDR1_ADDR[10] ; Missing drive strength ;
; SDR1_ADDR[11] ; Missing drive strength ;
; SDR1_DQM[0]   ; Missing drive strength ;
; SDR1_DQM[1]   ; Missing drive strength ;
; SDR1_DQM[2]   ; Missing drive strength ;
; SDR1_DQM[3]   ; Missing drive strength ;
; SDR1_WE_N     ; Missing drive strength ;
; SDR1_CAS_N    ; Missing drive strength ;
; SDR1_RAS_N    ; Missing drive strength ;
; SDR1_CS_N     ; Missing drive strength ;
; SDR1_BA[0]    ; Missing drive strength ;
; SDR1_BA[1]    ; Missing drive strength ;
; SDR1_CLK      ; Missing drive strength ;
; USB_DP        ; Missing drive strength ;
; USB_DN        ; Missing drive strength ;
; SD_DAT[0]     ; Missing drive strength ;
; SD_DAT[1]     ; Missing drive strength ;
; SD_DAT[2]     ; Missing drive strength ;
; SD_DAT[3]     ; Missing drive strength ;
; SD_CMD        ; Missing drive strength ;
; SRAM_DQ[0]    ; Missing drive strength ;
; SRAM_DQ[1]    ; Missing drive strength ;
; SRAM_DQ[2]    ; Missing drive strength ;
; SRAM_DQ[3]    ; Missing drive strength ;
; SRAM_DQ[4]    ; Missing drive strength ;
; SRAM_DQ[5]    ; Missing drive strength ;
; SRAM_DQ[6]    ; Missing drive strength ;
; SRAM_DQ[7]    ; Missing drive strength ;
; SRAM_DQ[8]    ; Missing drive strength ;
; SRAM_DQ[9]    ; Missing drive strength ;
; SRAM_DQ[10]   ; Missing drive strength ;
; SRAM_DQ[11]   ; Missing drive strength ;
; SRAM_DQ[12]   ; Missing drive strength ;
; SRAM_DQ[13]   ; Missing drive strength ;
; SRAM_DQ[14]   ; Missing drive strength ;
; SRAM_DQ[15]   ; Missing drive strength ;
; SDR0_DQ[0]    ; Missing drive strength ;
; SDR0_DQ[1]    ; Missing drive strength ;
; SDR0_DQ[2]    ; Missing drive strength ;
; SDR0_DQ[3]    ; Missing drive strength ;
; SDR0_DQ[4]    ; Missing drive strength ;
; SDR0_DQ[5]    ; Missing drive strength ;
; SDR0_DQ[6]    ; Missing drive strength ;
; SDR0_DQ[7]    ; Missing drive strength ;
; SDR0_DQ[8]    ; Missing drive strength ;
; SDR0_DQ[9]    ; Missing drive strength ;
; SDR0_DQ[10]   ; Missing drive strength ;
; SDR0_DQ[11]   ; Missing drive strength ;
; SDR0_DQ[12]   ; Missing drive strength ;
; SDR0_DQ[13]   ; Missing drive strength ;
; SDR0_DQ[14]   ; Missing drive strength ;
; SDR0_DQ[15]   ; Missing drive strength ;
; SDR0_DQ[16]   ; Missing drive strength ;
; SDR0_DQ[17]   ; Missing drive strength ;
; SDR0_DQ[18]   ; Missing drive strength ;
; SDR0_DQ[19]   ; Missing drive strength ;
; SDR0_DQ[20]   ; Missing drive strength ;
; SDR0_DQ[21]   ; Missing drive strength ;
; SDR0_DQ[22]   ; Missing drive strength ;
; SDR0_DQ[23]   ; Missing drive strength ;
; SDR0_DQ[24]   ; Missing drive strength ;
; SDR0_DQ[25]   ; Missing drive strength ;
; SDR0_DQ[26]   ; Missing drive strength ;
; SDR0_DQ[27]   ; Missing drive strength ;
; SDR0_DQ[28]   ; Missing drive strength ;
; SDR0_DQ[29]   ; Missing drive strength ;
; SDR0_DQ[30]   ; Missing drive strength ;
; SDR0_DQ[31]   ; Missing drive strength ;
; GPIO0[0]      ; Missing drive strength ;
; GPIO0[1]      ; Missing drive strength ;
; GPIO0[2]      ; Missing drive strength ;
; GPIO0[3]      ; Missing drive strength ;
; GPIO0[4]      ; Missing drive strength ;
; GPIO0[5]      ; Missing drive strength ;
; GPIO1[0]      ; Missing drive strength ;
; GPIO1[1]      ; Missing drive strength ;
; GPIO1[2]      ; Missing drive strength ;
; GPIO1[3]      ; Missing drive strength ;
; GPIO1[4]      ; Missing drive strength ;
; GPIO1[5]      ; Missing drive strength ;
; GPIO1[6]      ; Missing drive strength ;
; GPIO1[7]      ; Missing drive strength ;
; GPIO1[8]      ; Missing drive strength ;
; GPIO1[9]      ; Missing drive strength ;
; GPIO1[10]     ; Missing drive strength ;
; GPIO1[11]     ; Missing drive strength ;
; GPIO1[12]     ; Missing drive strength ;
; GPIO1[13]     ; Missing drive strength ;
; GPIO1[14]     ; Missing drive strength ;
; GPIO1[15]     ; Missing drive strength ;
; GPIO1[16]     ; Missing drive strength ;
; GPIO1[17]     ; Missing drive strength ;
; GPIO1[18]     ; Missing drive strength ;
; GPIO1[19]     ; Missing drive strength ;
; GPIO2[4]      ; Missing drive strength ;
; GPIO2[5]      ; Missing drive strength ;
; GPIO2[6]      ; Missing drive strength ;
; GPIO2[7]      ; Missing drive strength ;
; GPIO2[11]     ; Missing drive strength ;
; GPIO2[12]     ; Missing drive strength ;
; GPIO2[13]     ; Missing drive strength ;
; GPIO2[14]     ; Missing drive strength ;
; GPIO2[22]     ; Missing drive strength ;
; GPIO2[23]     ; Missing drive strength ;
; GPIO2[24]     ; Missing drive strength ;
; GPIO2[25]     ; Missing drive strength ;
; GPIO2[26]     ; Missing drive strength ;
; GPIO2[27]     ; Missing drive strength ;
; GPIO2[28]     ; Missing drive strength ;
; GPIO2[29]     ; Missing drive strength ;
; GPIO2[30]     ; Missing drive strength ;
; GPIO2[31]     ; Missing drive strength ;
; GPIO2[32]     ; Missing drive strength ;
; GPIO2[33]     ; Missing drive strength ;
; GPIO2[34]     ; Missing drive strength ;
; GPIO2[35]     ; Missing drive strength ;
; GPIO3[0]      ; Missing drive strength ;
; GPIO3[1]      ; Missing drive strength ;
; GPIO3[2]      ; Missing drive strength ;
; GPIO3[3]      ; Missing drive strength ;
; GPIO3[4]      ; Missing drive strength ;
; GPIO3[5]      ; Missing drive strength ;
; GPIO3[6]      ; Missing drive strength ;
; GPIO3[7]      ; Missing drive strength ;
; GPIO3[8]      ; Missing drive strength ;
; GPIO3[9]      ; Missing drive strength ;
; GPIO3[10]     ; Missing drive strength ;
; GPIO3[11]     ; Missing drive strength ;
; GPIO3[12]     ; Missing drive strength ;
; GPIO3[13]     ; Missing drive strength ;
; GPIO3[14]     ; Missing drive strength ;
; GPIO3[15]     ; Missing drive strength ;
; GPIO3[16]     ; Missing drive strength ;
; GPIO3[17]     ; Missing drive strength ;
; GPIO3[18]     ; Missing drive strength ;
; GPIO3[19]     ; Missing drive strength ;
; GPIO3[20]     ; Missing drive strength ;
; GPIO3[21]     ; Missing drive strength ;
; GPIO3[22]     ; Missing drive strength ;
; GPIO3[23]     ; Missing drive strength ;
; GPIO3[24]     ; Missing drive strength ;
; GPIO3[25]     ; Missing drive strength ;
; GPIO3[26]     ; Missing drive strength ;
; GPIO3[27]     ; Missing drive strength ;
; GPIO3[28]     ; Missing drive strength ;
; GPIO3[29]     ; Missing drive strength ;
; GPIO3[30]     ; Missing drive strength ;
; GPIO3[31]     ; Missing drive strength ;
; GPIO3[32]     ; Missing drive strength ;
; GPIO3[33]     ; Missing drive strength ;
; GPIO3[34]     ; Missing drive strength ;
; GPIO3[35]     ; Missing drive strength ;
; SDR1_DQ[0]    ; Missing drive strength ;
; SDR1_DQ[1]    ; Missing drive strength ;
; SDR1_DQ[2]    ; Missing drive strength ;
; SDR1_DQ[3]    ; Missing drive strength ;
; SDR1_DQ[4]    ; Missing drive strength ;
; SDR1_DQ[5]    ; Missing drive strength ;
; SDR1_DQ[6]    ; Missing drive strength ;
; SDR1_DQ[7]    ; Missing drive strength ;
; SDR1_DQ[8]    ; Missing drive strength ;
; SDR1_DQ[9]    ; Missing drive strength ;
; SDR1_DQ[10]   ; Missing drive strength ;
; SDR1_DQ[11]   ; Missing drive strength ;
; SDR1_DQ[12]   ; Missing drive strength ;
; SDR1_DQ[13]   ; Missing drive strength ;
; SDR1_DQ[14]   ; Missing drive strength ;
; SDR1_DQ[15]   ; Missing drive strength ;
; SDR1_DQ[16]   ; Missing drive strength ;
; SDR1_DQ[17]   ; Missing drive strength ;
; SDR1_DQ[18]   ; Missing drive strength ;
; SDR1_DQ[19]   ; Missing drive strength ;
; SDR1_DQ[20]   ; Missing drive strength ;
; SDR1_DQ[21]   ; Missing drive strength ;
; SDR1_DQ[22]   ; Missing drive strength ;
; SDR1_DQ[23]   ; Missing drive strength ;
; SDR1_DQ[24]   ; Missing drive strength ;
; SDR1_DQ[25]   ; Missing drive strength ;
; SDR1_DQ[26]   ; Missing drive strength ;
; SDR1_DQ[27]   ; Missing drive strength ;
; SDR1_DQ[28]   ; Missing drive strength ;
; SDR1_DQ[29]   ; Missing drive strength ;
; SDR1_DQ[30]   ; Missing drive strength ;
; SDR1_DQ[31]   ; Missing drive strength ;
; GPIO0[6]      ; Missing drive strength ;
; GPIO0[7]      ; Missing drive strength ;
; GPIO0[8]      ; Missing drive strength ;
; GPIO0[9]      ; Missing drive strength ;
; GPIO0[10]     ; Missing drive strength ;
; GPIO0[11]     ; Missing drive strength ;
; GPIO0[12]     ; Missing drive strength ;
; GPIO0[13]     ; Missing drive strength ;
; GPIO0[14]     ; Missing drive strength ;
; GPIO0[15]     ; Missing drive strength ;
; GPIO0[16]     ; Missing drive strength ;
; GPIO0[17]     ; Missing drive strength ;
; GPIO0[18]     ; Missing drive strength ;
; GPIO0[19]     ; Missing drive strength ;
; GPIO0[20]     ; Missing drive strength ;
; GPIO0[21]     ; Missing drive strength ;
; GPIO0[22]     ; Missing drive strength ;
; GPIO0[23]     ; Missing drive strength ;
; GPIO0[24]     ; Missing drive strength ;
; GPIO0[25]     ; Missing drive strength ;
; GPIO0[26]     ; Missing drive strength ;
; GPIO0[27]     ; Missing drive strength ;
; GPIO0[28]     ; Missing drive strength ;
; GPIO0[29]     ; Missing drive strength ;
; GPIO1[20]     ; Missing drive strength ;
; GPIO1[21]     ; Missing drive strength ;
; GPIO1[22]     ; Missing drive strength ;
; GPIO1[23]     ; Missing drive strength ;
; GPIO1[24]     ; Missing drive strength ;
; GPIO1[25]     ; Missing drive strength ;
; GPIO1[26]     ; Missing drive strength ;
; GPIO1[27]     ; Missing drive strength ;
; GPIO1[28]     ; Missing drive strength ;
; GPIO1[29]     ; Missing drive strength ;
; GPIO2[0]      ; Missing drive strength ;
; GPIO2[1]      ; Missing drive strength ;
; GPIO2[2]      ; Missing drive strength ;
; GPIO2[3]      ; Missing drive strength ;
; GPIO2[8]      ; Missing drive strength ;
; GPIO2[9]      ; Missing drive strength ;
; GPIO2[10]     ; Missing drive strength ;
; GPIO2[15]     ; Missing drive strength ;
; GPIO2[16]     ; Missing drive strength ;
; GPIO2[17]     ; Missing drive strength ;
; GPIO2[18]     ; Missing drive strength ;
; GPIO2[19]     ; Missing drive strength ;
; GPIO2[20]     ; Missing drive strength ;
; GPIO2[21]     ; Missing drive strength ;
+---------------+------------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; LVDS0_N    ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; LVDS0_P    ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; LVDS1_N    ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; LVDS1_P    ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; LVDS2_N    ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; LVDS2_P    ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; LVDS3_N    ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; LVDS3_P    ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; LVDS4_N    ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; LVDS4_P    ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; LVDS5_N    ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; LVDS5_P    ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; LVDS6_N    ; PIN_A16       ; QSF Assignment ;
; Location ;                ;              ; LVDS6_P    ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; LVDS7_N    ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; LVDS7_P    ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; LVDS8_N    ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; LVDS8_P    ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; SDR0_BA_0  ; PIN_M4        ; QSF Assignment ;
; Location ;                ;              ; SDR0_BA_1  ; PIN_M3        ; QSF Assignment ;
; Location ;                ;              ; SDR1_BA_0  ; PIN_M22       ; QSF Assignment ;
; Location ;                ;              ; SDR1_BA_1  ; PIN_N21       ; QSF Assignment ;
; Location ;                ;              ; SRAM_BE_N  ; PIN_AB7       ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2384 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2384 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2379    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 5       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MT9V034C_DISPLAY.pin.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 940 / 15,408 ( 6 % )                                                                                                         ;
;     -- Combinational with no register       ; 314                                                                                                                          ;
;     -- Register only                        ; 152                                                                                                                          ;
;     -- Combinational with a register        ; 474                                                                                                                          ;
;                                             ;                                                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                                                              ;
;     -- 4 input functions                    ; 256                                                                                                                          ;
;     -- 3 input functions                    ; 232                                                                                                                          ;
;     -- <=2 input functions                  ; 300                                                                                                                          ;
;     -- Register only                        ; 152                                                                                                                          ;
;                                             ;                                                                                                                              ;
; Logic elements by mode                      ;                                                                                                                              ;
;     -- normal mode                          ; 574                                                                                                                          ;
;     -- arithmetic mode                      ; 214                                                                                                                          ;
;                                             ;                                                                                                                              ;
; Total registers*                            ; 626 / 17,068 ( 4 % )                                                                                                         ;
;     -- Dedicated logic registers            ; 626 / 15,408 ( 4 % )                                                                                                         ;
;     -- I/O registers                        ; 0 / 1,660 ( 0 % )                                                                                                            ;
;                                             ;                                                                                                                              ;
; Total LABs:  partially or completely used   ; 78 / 963 ( 8 % )                                                                                                             ;
; User inserted logic elements                ; 0                                                                                                                            ;
; Virtual pins                                ; 0                                                                                                                            ;
; I/O pins                                    ; 304 / 347 ( 88 % )                                                                                                           ;
;     -- Clock pins                           ; 4 / 8 ( 50 % )                                                                                                               ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                                                                                                                ;
; Global signals                              ; 6                                                                                                                            ;
; M9Ks                                        ; 9 / 56 ( 16 % )                                                                                                              ;
; Total block memory bits                     ; 50,948 / 516,096 ( 10 % )                                                                                                    ;
; Total block memory implementation bits      ; 82,944 / 516,096 ( 16 % )                                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 9 / 112 ( 8 % )                                                                                                              ;
; PLLs                                        ; 2 / 4 ( 50 % )                                                                                                               ;
; Global clocks                               ; 6 / 20 ( 30 % )                                                                                                              ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                                                                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                                                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                                                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                                                                ;
; Average interconnect usage (total/H/V)      ; 3% / 3% / 2%                                                                                                                 ;
; Peak interconnect usage (total/H/V)         ; 13% / 14% / 11%                                                                                                              ;
; Maximum fan-out node                        ; Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ;
; Maximum fan-out                             ; 324                                                                                                                          ;
; Highest non-global fan-out signal           ; GPIO2[18]~input                                                                                                              ;
; Highest non-global fan-out                  ; 220                                                                                                                          ;
; Total fan-out                               ; 5314                                                                                                                         ;
; Average fan-out                             ; 2.23                                                                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 940 / 15408 ( 6 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 314                 ; 0                              ;
;     -- Register only                        ; 152                 ; 0                              ;
;     -- Combinational with a register        ; 474                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 256                 ; 0                              ;
;     -- 3 input functions                    ; 232                 ; 0                              ;
;     -- <=2 input functions                  ; 300                 ; 0                              ;
;     -- Register only                        ; 152                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 574                 ; 0                              ;
;     -- arithmetic mode                      ; 214                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 626                 ; 0                              ;
;     -- Dedicated logic registers            ; 626 / 15408 ( 4 % ) ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 78 / 963 ( 8 % )    ; 0 / 963 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 304                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 9 / 112 ( 8 % )     ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 50948               ; 0                              ;
; Total RAM block bits                        ; 82944               ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )       ; 2 / 4 ( 50 % )                 ;
; M9K                                         ; 9 / 56 ( 16 % )     ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )     ; 3 / 24 ( 12 % )                ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 616                 ; 2                              ;
;     -- Registered Input Connections         ; 395                 ; 0                              ;
;     -- Output Connections                   ; 221                 ; 397                            ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 5630                ; 404                            ;
;     -- Registered Connections               ; 2443                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 438                 ; 399                            ;
;     -- hard_block:auto_generated_inst       ; 399                 ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 7                   ; 2                              ;
;     -- Output Ports                         ; 78                  ; 6                              ;
;     -- Bidir Ports                          ; 219                 ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 3                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_27 ; T2    ; 2        ; 0            ; 14           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CLOCK_50 ; T21   ; 5        ; 41           ; 15           ; 14           ; 25                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; DATA     ; K1    ; 1        ; 0            ; 20           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVCMOS ; --                        ; User                 ;
; KEY[0]   ; V7    ; 3        ; 7            ; 0            ; 14           ; 23                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; KEY[1]   ; AA11  ; 3        ; 21           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; KEY[2]   ; AB12  ; 4        ; 21           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; KEY[3]   ; AA12  ; 4        ; 21           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; ASDI          ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; DCLK          ; K2    ; 1        ; 0            ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; LED[0]        ; R13   ; 4        ; 30           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; LED[1]        ; V13   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; LED[2]        ; U14   ; 4        ; 39           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; LED[3]        ; U15   ; 4        ; 39           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_ADDR[0]  ; P2    ; 2        ; 0            ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_ADDR[10] ; P3    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_ADDR[11] ; J3    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_ADDR[1]  ; R5    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_ADDR[2]  ; R2    ; 2        ; 0            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_ADDR[3]  ; P1    ; 2        ; 0            ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_ADDR[4]  ; N2    ; 2        ; 0            ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_ADDR[5]  ; N1    ; 2        ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_ADDR[6]  ; M2    ; 2        ; 0            ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_ADDR[7]  ; M1    ; 2        ; 0            ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_ADDR[8]  ; L6    ; 2        ; 0            ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_ADDR[9]  ; J1    ; 1        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_BA[0]    ; M4    ; 2        ; 0            ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_BA[1]    ; M3    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_CAS_N    ; G4    ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_CLK      ; H1    ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_CS_N     ; J2    ; 1        ; 0            ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_DQM[0]   ; L7    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_DQM[1]   ; K7    ; 1        ; 0            ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_DQM[2]   ; N7    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_DQM[3]   ; R1    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_RAS_N    ; H5    ; 1        ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR0_WE_N     ; G3    ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_ADDR[0]  ; P21   ; 5        ; 41           ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_ADDR[10] ; N22   ; 5        ; 41           ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_ADDR[11] ; M21   ; 5        ; 41           ; 14           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_ADDR[1]  ; P22   ; 5        ; 41           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_ADDR[2]  ; R22   ; 5        ; 41           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_ADDR[3]  ; R20   ; 5        ; 41           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_ADDR[4]  ; P20   ; 5        ; 41           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_ADDR[5]  ; P16   ; 5        ; 41           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_ADDR[6]  ; N19   ; 5        ; 41           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_ADDR[7]  ; M20   ; 5        ; 41           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_ADDR[8]  ; M19   ; 5        ; 41           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_ADDR[9]  ; N18   ; 5        ; 41           ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_BA[0]    ; M22   ; 5        ; 41           ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_BA[1]    ; N21   ; 5        ; 41           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_CAS_N    ; K21   ; 6        ; 41           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_CLK      ; J18   ; 6        ; 41           ; 21           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_CS_N     ; L22   ; 6        ; 41           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_DQM[0]   ; J21   ; 6        ; 41           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_DQM[1]   ; H16   ; 6        ; 41           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_DQM[2]   ; K16   ; 6        ; 41           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_DQM[3]   ; J16   ; 6        ; 41           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_RAS_N    ; K22   ; 6        ; 41           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SDR1_WE_N     ; J22   ; 6        ; 41           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SD_CLK        ; T11   ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[0]  ; W6    ; 3        ; 7            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[10] ; AB19  ; 4        ; 35           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[11] ; AA18  ; 4        ; 35           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[12] ; AB18  ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[13] ; AA17  ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[14] ; AB17  ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[15] ; V10   ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[16] ; AA5   ; 3        ; 9            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[17] ; AB4   ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[18] ; AB16  ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[1]  ; Y6    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[2]  ; AB5   ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[3]  ; W7    ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[4]  ; AA7   ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[5]  ; W15   ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[6]  ; AA16  ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[7]  ; Y17   ; 4        ; 35           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[8]  ; W17   ; 4        ; 35           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[9]  ; W19   ; 5        ; 41           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_CE_N     ; Y7    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_LB_N     ; AB7   ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_OE_N     ; U9    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_UB_N     ; T9    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_WE_N     ; AA15  ; 4        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; nCS           ; E2    ; 1        ; 0            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+-------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                  ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+-------------------------------------------------------+---------------------+
; GPIO0[0]    ; B4    ; 8        ; 5            ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[10]   ; T3    ; 2        ; 0            ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[11]   ; T5    ; 2        ; 0            ; 3            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[12]   ; J6    ; 1        ; 0            ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[13]   ; V3    ; 2        ; 0            ; 4            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[14]   ; W2    ; 2        ; 0            ; 7            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[15]   ; T8    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[16]   ; T7    ; 2        ; 0            ; 2            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[17]   ; R6    ; 2        ; 0            ; 3            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[18]   ; U8    ; 3        ; 3            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[19]   ; U7    ; 3        ; 3            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[1]    ; C4    ; 8        ; 1            ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[20]   ; V6    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[21]   ; V5    ; 3        ; 3            ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[22]   ; V8    ; 3        ; 11           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[23]   ; W8    ; 3        ; 11           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[24]   ; W10   ; 3        ; 19           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[25]   ; V9    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[26]   ; U10   ; 3        ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[27]   ; V11   ; 3        ; 19           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[28]   ; V12   ; 4        ; 23           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[29]   ; U13   ; 4        ; 30           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[2]    ; G5    ; 1        ; 0            ; 27           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[3]    ; H7    ; 1        ; 0            ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[4]    ; J7    ; 1        ; 0            ; 22           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[5]    ; J4    ; 1        ; 0            ; 21           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[6]    ; M6    ; 2        ; 0            ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[7]    ; M5    ; 2        ; 0            ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[8]    ; N5    ; 2        ; 0            ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO0[9]    ; P6    ; 2        ; 0            ; 4            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[0]    ; D21   ; 6        ; 41           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[10]   ; N20   ; 5        ; 41           ; 12           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[11]   ; R21   ; 5        ; 41           ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[12]   ; U19   ; 5        ; 41           ; 5            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[13]   ; N16   ; 5        ; 41           ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[14]   ; R14   ; 4        ; 39           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[15]   ; M16   ; 5        ; 41           ; 14           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[16]   ; N17   ; 5        ; 41           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[17]   ; R17   ; 5        ; 41           ; 6            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[18]   ; P17   ; 5        ; 41           ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[19]   ; R16   ; 4        ; 37           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[1]    ; H21   ; 6        ; 41           ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[20]   ; R19   ; 5        ; 41           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[21]   ; R18   ; 5        ; 41           ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[22]   ; T17   ; 5        ; 41           ; 2            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[23]   ; T16   ; 4        ; 37           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[24]   ; V16   ; 4        ; 37           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[25]   ; T14   ; 4        ; 32           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[26]   ; V15   ; 4        ; 32           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[27]   ; V14   ; 4        ; 30           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[28]   ; T15   ; 4        ; 32           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[29]   ; R15   ; 4        ; 39           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[2]    ; F19   ; 6        ; 41           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[3]    ; H18   ; 6        ; 41           ; 23           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[4]    ; H17   ; 6        ; 41           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[5]    ; K19   ; 6        ; 41           ; 18           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[6]    ; K18   ; 6        ; 41           ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[7]    ; J17   ; 6        ; 41           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[8]    ; L15   ; 6        ; 41           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO1[9]    ; L21   ; 6        ; 41           ; 18           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[0]    ; A4    ; 8        ; 5            ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[10]   ; B9    ; 8        ; 14           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[11]   ; A9    ; 8        ; 16           ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[12]   ; B10   ; 8        ; 16           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[13]   ; A10   ; 8        ; 16           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[14]   ; B13   ; 7        ; 21           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[15]   ; A13   ; 7        ; 21           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[16]   ; B14   ; 7        ; 23           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[17]   ; A14   ; 7        ; 23           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[18]   ; B15   ; 7        ; 26           ; 29           ; 28           ; 220                   ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[19]   ; A15   ; 7        ; 26           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[1]    ; A3    ; 8        ; 3            ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[20]   ; B16   ; 7        ; 28           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[21]   ; A16   ; 7        ; 30           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[22]   ; B17   ; 7        ; 30           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[23]   ; A17   ; 7        ; 30           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[24]   ; B18   ; 7        ; 32           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[25]   ; A18   ; 7        ; 32           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[26]   ; B19   ; 7        ; 32           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[27]   ; A19   ; 7        ; 32           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[28]   ; A20   ; 7        ; 35           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[29]   ; G16   ; 7        ; 39           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[2]    ; A5    ; 8        ; 7            ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[30]   ; E16   ; 7        ; 39           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[31]   ; D17   ; 7        ; 37           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[32]   ; C17   ; 7        ; 35           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[33]   ; F17   ; 6        ; 41           ; 27           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[34]   ; C19   ; 7        ; 37           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[35]   ; D19   ; 7        ; 37           ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[3]    ; B5    ; 8        ; 7            ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[4]    ; B6    ; 8        ; 11           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[5]    ; A6    ; 8        ; 11           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[6]    ; B7    ; 8        ; 11           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[7]    ; A7    ; 8        ; 11           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[8]    ; B8    ; 8        ; 14           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO2[9]    ; A8    ; 8        ; 14           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[0]    ; C6    ; 8        ; 5            ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[10]   ; E9    ; 8        ; 11           ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[11]   ; F8    ; 8        ; 5            ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[12]   ; D10   ; 8        ; 16           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[13]   ; F9    ; 8        ; 7            ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[14]   ; C10   ; 8        ; 14           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[15]   ; F10   ; 8        ; 7            ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[16]   ; E10   ; 8        ; 16           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[17]   ; G11   ; 8        ; 14           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[18]   ; E11   ; 7        ; 21           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[19]   ; H11   ; 8        ; 19           ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[1]    ; D6    ; 8        ; 3            ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[20]   ; F11   ; 7        ; 21           ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[21]   ; G13   ; 7        ; 30           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[22]   ; E12   ; 7        ; 21           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[23]   ; F14   ; 7        ; 37           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[24]   ; E13   ; 7        ; 23           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[25]   ; F13   ; 7        ; 26           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[26]   ; D13   ; 7        ; 23           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[27]   ; E14   ; 7        ; 28           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[28]   ; C13   ; 7        ; 23           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[29]   ; D15   ; 7        ; 32           ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[2]    ; F7    ; 8        ; 1            ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[30]   ; C15   ; 7        ; 28           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[31]   ; E15   ; 7        ; 30           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[32]   ; F16   ; 7        ; 39           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[33]   ; F15   ; 7        ; 39           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[34]   ; G17   ; 6        ; 41           ; 27           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[35]   ; G18   ; 6        ; 41           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[3]    ; G7    ; 8        ; 1            ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[4]    ; C7    ; 8        ; 9            ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[5]    ; G9    ; 8        ; 9            ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[6]    ; F12   ; 7        ; 28           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[7]    ; G10   ; 8        ; 9            ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[8]    ; C8    ; 8        ; 9            ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; GPIO3[9]    ; G8    ; 8        ; 5            ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[0]  ; B3    ; 8        ; 3            ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[10] ; F1    ; 1        ; 0            ; 23           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[11] ; E1    ; 1        ; 0            ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[12] ; E7    ; 8        ; 3            ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[13] ; D2    ; 1        ; 0            ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[14] ; C1    ; 1        ; 0            ; 26           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[15] ; B1    ; 1        ; 0            ; 27           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[16] ; T4    ; 2        ; 0            ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[17] ; V2    ; 2        ; 0            ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[18] ; V4    ; 2        ; 0            ; 5            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[19] ; Y4    ; 3        ; 3            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[1]  ; B2    ; 1        ; 0            ; 27           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[20] ; Y3    ; 3        ; 5            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[21] ; AA3   ; 3        ; 5            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[22] ; AA4   ; 3        ; 7            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[23] ; AB3   ; 3        ; 7            ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[24] ; AA2   ; 2        ; 0            ; 5            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[25] ; AA1   ; 2        ; 0            ; 5            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[26] ; Y2    ; 2        ; 0            ; 6            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[27] ; Y1    ; 2        ; 0            ; 6            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[28] ; W1    ; 2        ; 0            ; 7            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[29] ; V1    ; 2        ; 0            ; 8            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[2]  ; C3    ; 8        ; 3            ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[30] ; U2    ; 2        ; 0            ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[31] ; U1    ; 2        ; 0            ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[3]  ; C2    ; 1        ; 0            ; 26           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[4]  ; E6    ; 8        ; 1            ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[5]  ; E3    ; 1        ; 0            ; 26           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[6]  ; E4    ; 1        ; 0            ; 26           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[7]  ; E5    ; 8        ; 1            ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[8]  ; H2    ; 1        ; 0            ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR0_DQ[9]  ; F2    ; 1        ; 0            ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SDR1_DQ[0]  ; B21   ; 6        ; 41           ; 26           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[10] ; F20   ; 6        ; 41           ; 25           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[11] ; E21   ; 6        ; 41           ; 23           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[12] ; D20   ; 6        ; 41           ; 27           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[13] ; C21   ; 6        ; 41           ; 26           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[14] ; C20   ; 6        ; 41           ; 27           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[15] ; B20   ; 7        ; 35           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[16] ; U22   ; 5        ; 41           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[17] ; V22   ; 5        ; 41           ; 7            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[18] ; V21   ; 5        ; 41           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[19] ; W22   ; 5        ; 41           ; 5            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[1]  ; B22   ; 6        ; 41           ; 26           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[20] ; Y22   ; 5        ; 41           ; 3            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[21] ; Y21   ; 5        ; 41           ; 4            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[22] ; AA22  ; 5        ; 41           ; 2            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[23] ; AA21  ; 5        ; 41           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[24] ; AB20  ; 4        ; 37           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[25] ; AA20  ; 4        ; 37           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[26] ; AA19  ; 4        ; 35           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[27] ; W20   ; 5        ; 41           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[28] ; W21   ; 5        ; 41           ; 5            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[29] ; U20   ; 5        ; 41           ; 4            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[2]  ; C22   ; 6        ; 41           ; 26           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[30] ; U21   ; 5        ; 41           ; 8            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[31] ; T18   ; 5        ; 41           ; 3            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[3]  ; D22   ; 6        ; 41           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[4]  ; E22   ; 6        ; 41           ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[5]  ; F22   ; 6        ; 41           ; 22           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[6]  ; F21   ; 6        ; 41           ; 22           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[7]  ; H22   ; 6        ; 41           ; 20           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[8]  ; H20   ; 6        ; 41           ; 22           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SDR1_DQ[9]  ; H19   ; 6        ; 41           ; 23           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:u8|command:command1|OE (inverted) ; -                   ;
; SD_CMD      ; R12   ; 3        ; 5            ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SD_DAT[0]   ; U11   ; 3        ; 19           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SD_DAT[1]   ; P4    ; 2        ; 0            ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SD_DAT[2]   ; U12   ; 4        ; 26           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SD_DAT[3]   ; T12   ; 4        ; 28           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[0]  ; AA8   ; 3        ; 16           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[10] ; AB14  ; 4        ; 23           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[11] ; AB13  ; 4        ; 23           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[12] ; AB10  ; 3        ; 21           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[13] ; AA10  ; 3        ; 19           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[14] ; AB9   ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[15] ; AB8   ; 3        ; 16           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[1]  ; Y8    ; 3        ; 11           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[2]  ; AA9   ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[3]  ; Y10   ; 3        ; 19           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[4]  ; Y13   ; 4        ; 26           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[5]  ; AA13  ; 4        ; 23           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[6]  ; W13   ; 4        ; 26           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[7]  ; W14   ; 4        ; 30           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[8]  ; AB15  ; 4        ; 26           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; SRAM_DQ[9]  ; AA14  ; 4        ; 23           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                     ; -                   ;
; USB_DN      ; N15   ; 5        ; 41           ; 7            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; Fitter               ; 0 pF ; -                                                     ; -                   ;
; USB_DP      ; R9    ; 3        ; 1            ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; Fitter               ; 0 pF ; -                                                     ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+-------------------------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                             ;
+----------+------------------------------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+------------------------------------------+------------------------+------------------+---------------------------+
; E4       ; DIFFIO_L2p, nRESET                       ; Use as regular IO      ; SDR0_DQ[6]       ; Dual Purpose Pin          ;
; D1       ; DIFFIO_L4n, DATA1, ASDO                  ; Use as regular IO      ; ASDI             ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO              ; Use as regular IO      ; nCS              ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                  ; -                      ; -                ; Dedicated Programming Pin ;
; K2       ; DCLK                                     ; Use as regular IO      ; DCLK             ; Dual Purpose Pin          ;
; K1       ; DATA0                                    ; Use as regular IO      ; DATA             ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                  ; -                      ; -                ; Dedicated Programming Pin ;
; L3       ; nCE                                      ; -                      ; -                ; Dedicated Programming Pin ;
; N22      ; DIFFIO_R21n, DEV_OE                      ; Use as regular IO      ; SDR1_ADDR[10]    ; Dual Purpose Pin          ;
; N21      ; DIFFIO_R21p, DEV_CLRn                    ; Use as regular IO      ; SDR1_BA[1]       ; Dual Purpose Pin          ;
; M18      ; CONF_DONE                                ; -                      ; -                ; Dedicated Programming Pin ;
; M17      ; MSEL0                                    ; -                      ; -                ; Dedicated Programming Pin ;
; L18      ; MSEL1                                    ; -                      ; -                ; Dedicated Programming Pin ;
; L17      ; MSEL2                                    ; -                      ; -                ; Dedicated Programming Pin ;
; K20      ; MSEL3                                    ; -                      ; -                ; Dedicated Programming Pin ;
; L22      ; DIFFIO_R17n, INIT_DONE                   ; Use as regular IO      ; SDR1_CS_N        ; Dual Purpose Pin          ;
; L21      ; DIFFIO_R17p, CRC_ERROR                   ; Use as regular IO      ; GPIO1[9]         ; Dual Purpose Pin          ;
; K22      ; DIFFIO_R16n, nCEO                        ; Use as programming pin ; SDR1_RAS_N       ; Dual Purpose Pin          ;
; K21      ; DIFFIO_R16p, CLKUSR                      ; Use as regular IO      ; SDR1_CAS_N       ; Dual Purpose Pin          ;
; E22      ; DIFFIO_R9n, nWE                          ; Use as regular IO      ; SDR1_DQ[4]       ; Dual Purpose Pin          ;
; E21      ; DIFFIO_R9p, nOE                          ; Use as regular IO      ; SDR1_DQ[11]      ; Dual Purpose Pin          ;
; F20      ; DIFFIO_R6n, nAVD                         ; Use as regular IO      ; SDR1_DQ[10]      ; Dual Purpose Pin          ;
; F19      ; DIFFIO_R6n, nAVD                         ; -                      ; GPIO1[2]         ; Dual Purpose Pin          ;
; G18      ; DIFFIO_R5n, PADD23                       ; Use as regular IO      ; GPIO3[35]        ; Dual Purpose Pin          ;
; B22      ; DIFFIO_R3n, PADD22                       ; Use as regular IO      ; SDR1_DQ[1]       ; Dual Purpose Pin          ;
; B21      ; DIFFIO_R3p, PADD21                       ; Use as regular IO      ; SDR1_DQ[0]       ; Dual Purpose Pin          ;
; C20      ; DIFFIO_R2n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO      ; SDR1_DQ[14]      ; Dual Purpose Pin          ;
; B18      ; DIFFIO_T27p, PADD0                       ; Use as regular IO      ; GPIO2[24]        ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T25n, PADD1                       ; Use as regular IO      ; GPIO2[23]        ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T25p, PADD2                       ; Use as regular IO      ; GPIO2[22]        ; Dual Purpose Pin          ;
; E14      ; DIFFIO_T23n, PADD3                       ; Use as regular IO      ; GPIO3[27]        ; Dual Purpose Pin          ;
; F13      ; DIFFIO_T21p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO      ; GPIO3[25]        ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T20n, PADD5                       ; Use as regular IO      ; GPIO2[19]        ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T20p, PADD6                       ; Use as regular IO      ; GPIO2[18]        ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T19n, PADD7                       ; Use as regular IO      ; GPIO3[28]        ; Dual Purpose Pin          ;
; D13      ; DIFFIO_T19p, PADD8                       ; Use as regular IO      ; GPIO3[26]        ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T18n, PADD9                       ; Use as regular IO      ; GPIO2[17]        ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T18p, PADD10                      ; Use as regular IO      ; GPIO2[16]        ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T17n, PADD11                      ; Use as regular IO      ; GPIO2[15]        ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO      ; GPIO2[14]        ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T16n, PADD13                      ; Use as regular IO      ; GPIO3[18]        ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T16p, PADD14                      ; Use as regular IO      ; GPIO3[20]        ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T14p, PADD15                      ; Use as regular IO      ; GPIO2[12]        ; Dual Purpose Pin          ;
; A9       ; DIFFIO_T13n, PADD16                      ; Use as regular IO      ; GPIO2[11]        ; Dual Purpose Pin          ;
; B9       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO      ; GPIO2[10]        ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T12n, DATA2                       ; Use as regular IO      ; GPIO2[9]         ; Dual Purpose Pin          ;
; B8       ; DIFFIO_T12p, DATA3                       ; Use as regular IO      ; GPIO2[8]         ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                      ; Use as regular IO      ; GPIO2[7]         ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO      ; GPIO2[6]         ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T10n, PADD19                      ; Use as regular IO      ; GPIO2[5]         ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T10p, DATA15                      ; Use as regular IO      ; GPIO2[4]         ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO      ; GPIO3[8]         ; Dual Purpose Pin          ;
; C7       ; DIFFIO_T9p, DATA13                       ; Use as regular IO      ; GPIO3[4]         ; Dual Purpose Pin          ;
; A5       ; DATA5                                    ; Use as regular IO      ; GPIO2[2]         ; Dual Purpose Pin          ;
; F10      ; DIFFIO_T6p, DATA6                        ; Use as regular IO      ; GPIO3[15]        ; Dual Purpose Pin          ;
; C6       ; DATA7                                    ; Use as regular IO      ; GPIO3[0]         ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T5p, DATA8                        ; Use as regular IO      ; GPIO0[0]         ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T4n, DATA9                        ; Use as regular IO      ; GPIO3[11]        ; Dual Purpose Pin          ;
; A3       ; DIFFIO_T3n, DATA10                       ; Use as regular IO      ; GPIO2[1]         ; Dual Purpose Pin          ;
; B3       ; DIFFIO_T3p, DATA11                       ; Use as regular IO      ; SDR0_DQ[0]       ; Dual Purpose Pin          ;
; C4       ; DIFFIO_T2p, DATA12, DQS1T/CQ1T#,CDPCLK7  ; Use as regular IO      ; GPIO0[1]         ; Dual Purpose Pin          ;
+----------+------------------------------------------+------------------------+------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 28 / 33 ( 85 % )  ; 3.3V          ; --           ;
; 2        ; 38 / 48 ( 79 % )  ; 3.3V          ; --           ;
; 3        ; 42 / 46 ( 91 % )  ; 3.3V          ; --           ;
; 4        ; 41 / 41 ( 100 % ) ; 3.3V          ; --           ;
; 5        ; 41 / 46 ( 89 % )  ; 3.3V          ; --           ;
; 6        ; 37 / 43 ( 86 % )  ; 3.3V          ; --           ;
; 7        ; 38 / 47 ( 81 % )  ; 3.3V          ; --           ;
; 8        ; 39 / 43 ( 91 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; GPIO2[1]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 350        ; 8        ; GPIO2[0]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 345        ; 8        ; GPIO2[2]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 336        ; 8        ; GPIO2[5]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 334        ; 8        ; GPIO2[7]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 332        ; 8        ; GPIO2[9]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 328        ; 8        ; GPIO2[11]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 326        ; 8        ; GPIO2[13]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 321        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; GPIO2[15]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 312        ; 7        ; GPIO2[17]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 307        ; 7        ; GPIO2[19]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ; 298        ; 7        ; GPIO2[21]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 296        ; 7        ; GPIO2[23]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 291        ; 7        ; GPIO2[25]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 290        ; 7        ; GPIO2[27]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 284        ; 7        ; GPIO2[28]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; SDR0_DQ[25]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA2      ; 75         ; 2        ; SDR0_DQ[24]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA3      ; 102        ; 3        ; SDR0_DQ[21]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA4      ; 106        ; 3        ; SDR0_DQ[22]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA5      ; 108        ; 3        ; SRAM_ADDR[16]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA6      ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; SRAM_ADDR[4]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 123        ; 3        ; SRAM_DQ[0]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ; 126        ; 3        ; SRAM_DQ[2]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 132        ; 3        ; SRAM_DQ[13]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 134        ; 3        ; KEY[1]                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA12     ; 136        ; 4        ; KEY[3]                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 138        ; 4        ; SRAM_DQ[5]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 140        ; 4        ; SRAM_DQ[9]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 145        ; 4        ; SRAM_WE_N                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 149        ; 4        ; SRAM_ADDR[6]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 151        ; 4        ; SRAM_ADDR[13]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ; 163        ; 4        ; SRAM_ADDR[11]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA19     ; 164        ; 4        ; SDR1_DQ[26]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 169        ; 4        ; SDR1_DQ[25]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ; 179        ; 5        ; SDR1_DQ[23]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA22     ; 178        ; 5        ; SDR1_DQ[22]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; SDR0_DQ[23]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB4      ; 107        ; 3        ; SRAM_ADDR[17]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB5      ; 109        ; 3        ; SRAM_ADDR[2]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; SRAM_LB_N                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 124        ; 3        ; SRAM_DQ[15]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 127        ; 3        ; SRAM_DQ[14]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 133        ; 3        ; SRAM_DQ[12]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 135        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; KEY[2]                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB13     ; 139        ; 4        ; SRAM_DQ[11]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 141        ; 4        ; SRAM_DQ[10]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB15     ; 146        ; 4        ; SRAM_DQ[8]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 150        ; 4        ; SRAM_ADDR[18]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 152        ; 4        ; SRAM_ADDR[14]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 162        ; 4        ; SRAM_ADDR[12]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 165        ; 4        ; SRAM_ADDR[10]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 170        ; 4        ; SDR1_DQ[24]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; SDR0_DQ[15]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ; 1          ; 1        ; SDR0_DQ[1]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B3       ; 355        ; 8        ; SDR0_DQ[0]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 351        ; 8        ; GPIO0[0]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 346        ; 8        ; GPIO2[3]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 337        ; 8        ; GPIO2[4]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 335        ; 8        ; GPIO2[6]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 333        ; 8        ; GPIO2[8]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 329        ; 8        ; GPIO2[10]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 327        ; 8        ; GPIO2[12]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 322        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; GPIO2[14]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 313        ; 7        ; GPIO2[16]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 308        ; 7        ; GPIO2[18]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 299        ; 7        ; GPIO2[20]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 297        ; 7        ; GPIO2[22]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ; 292        ; 7        ; GPIO2[24]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B19      ; 289        ; 7        ; GPIO2[26]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 285        ; 7        ; SDR1_DQ[15]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B21      ; 269        ; 6        ; SDR1_DQ[0]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B22      ; 268        ; 6        ; SDR1_DQ[1]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 7          ; 1        ; SDR0_DQ[14]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 6          ; 1        ; SDR0_DQ[3]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 358        ; 8        ; SDR0_DQ[2]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ; 359        ; 8        ; GPIO0[1]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; GPIO3[0]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ; 340        ; 8        ; GPIO3[4]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C8       ; 339        ; 8        ; GPIO3[8]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; GPIO3[14]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; GPIO3[28]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; GPIO3[30]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; GPIO2[32]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; GPIO2[34]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 270        ; 6        ; SDR1_DQ[14]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C21      ; 267        ; 6        ; SDR1_DQ[13]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C22      ; 266        ; 6        ; SDR1_DQ[2]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 9          ; 1        ; ASDI                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; D2       ; 8          ; 1        ; SDR0_DQ[13]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; GPIO3[1]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; GPIO3[12]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; GPIO3[26]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; GPIO3[29]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; GPIO2[31]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; GPIO2[35]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D20      ; 271        ; 6        ; SDR1_DQ[12]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D21      ; 261        ; 6        ; GPIO1[0]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D22      ; 260        ; 6        ; SDR1_DQ[3]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 14         ; 1        ; SDR0_DQ[11]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 13         ; 1        ; nCS                             ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; E3       ; 5          ; 1        ; SDR0_DQ[5]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 4          ; 1        ; SDR0_DQ[6]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 363        ; 8        ; SDR0_DQ[7]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E6       ; 362        ; 8        ; SDR0_DQ[4]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 357        ; 8        ; SDR0_DQ[12]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; GPIO3[10]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 325        ; 8        ; GPIO3[16]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 317        ; 7        ; GPIO3[18]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 316        ; 7        ; GPIO3[22]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ; 311        ; 7        ; GPIO3[24]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E14      ; 301        ; 7        ; GPIO3[27]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 294        ; 7        ; GPIO3[31]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 275        ; 7        ; GPIO2[30]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; SDR1_DQ[11]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E22      ; 255        ; 6        ; SDR1_DQ[4]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 16         ; 1        ; SDR0_DQ[10]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 15         ; 1        ; SDR0_DQ[9]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; GPIO3[2]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 352        ; 8        ; GPIO3[11]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 347        ; 8        ; GPIO3[13]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 348        ; 8        ; GPIO3[15]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 318        ; 7        ; GPIO3[20]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 302        ; 7        ; GPIO3[6]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ; 306        ; 7        ; GPIO3[25]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F14      ; 279        ; 7        ; GPIO3[23]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F15      ; 276        ; 7        ; GPIO3[33]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 274        ; 7        ; GPIO3[32]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F17      ; 272        ; 6        ; GPIO2[33]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F18      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; GPIO1[2]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F20      ; 262        ; 6        ; SDR1_DQ[10]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F21      ; 251        ; 6        ; SDR1_DQ[6]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F22      ; 250        ; 6        ; SDR1_DQ[5]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 39         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 38         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; SDR0_WE_N                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ; 17         ; 1        ; SDR0_CAS_N                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ; 3          ; 1        ; GPIO0[2]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; GPIO3[3]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; G8       ; 353        ; 8        ; GPIO3[9]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; G9       ; 342        ; 8        ; GPIO3[5]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; G10      ; 341        ; 8        ; GPIO3[7]                        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 331        ; 8        ; GPIO3[17]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; G12      ; 305        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G13      ; 295        ; 7        ; GPIO3[21]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 277        ; 7        ; GPIO2[29]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 273        ; 6        ; GPIO3[34]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G18      ; 264        ; 6        ; GPIO3[35]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G19      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 225        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; SDR0_CLK                        ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 1        ; SDR0_DQ[8]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; SDR0_RAS_N                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 10         ; 1        ; GPIO0[3]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 343        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 323        ; 8        ; GPIO3[19]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; H12      ; 304        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 303        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; SDR1_DQM[1]                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H17      ; 265        ; 6        ; GPIO1[4]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H18      ; 257        ; 6        ; GPIO1[3]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H19      ; 254        ; 6        ; SDR1_DQ[9]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H20      ; 253        ; 6        ; SDR1_DQ[8]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H21      ; 246        ; 6        ; GPIO1[1]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 245        ; 6        ; SDR1_DQ[7]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 29         ; 1        ; SDR0_ADDR[9]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 28         ; 1        ; SDR0_CS_N                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 27         ; 1        ; SDR0_ADDR[11]                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 24         ; 1        ; GPIO0[5]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; GPIO0[12]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 22         ; 1        ; GPIO0[4]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; SDR1_DQM[3]                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J17      ; 258        ; 6        ; GPIO1[7]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J18      ; 249        ; 6        ; SDR1_CLK                        ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J19      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; SDR1_DQM[0]                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 241        ; 6        ; SDR1_WE_N                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 31         ; 1        ; DATA                            ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; K2       ; 30         ; 1        ; DCLK                            ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; K3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; SDR0_DQM[1]                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 244        ; 6        ; SDR1_DQM[2]                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K17      ; 247        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 248        ; 6        ; GPIO1[6]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K19      ; 237        ; 6        ; GPIO1[5]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K20      ; 231        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; SDR1_CAS_N                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K22      ; 239        ; 6        ; SDR1_RAS_N                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 34         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 37         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 33         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 42         ; 2        ; SDR0_ADDR[8]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 50         ; 2        ; SDR0_DQM[0]                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; GPIO1[8]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 230        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; GPIO1[9]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L22      ; 234        ; 6        ; SDR1_CS_N                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 45         ; 2        ; SDR0_ADDR[7]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 44         ; 2        ; SDR0_ADDR[6]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 47         ; 2        ; SDR0_BA[1]                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ; 46         ; 2        ; SDR0_BA[0]                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M5       ; 51         ; 2        ; GPIO0[7]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M6       ; 43         ; 2        ; GPIO0[6]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M7       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; GPIO1[15]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M17      ; 228        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; SDR1_ADDR[8]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M20      ; 220        ; 5        ; SDR1_ADDR[7]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 219        ; 5        ; SDR1_ADDR[11]                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 218        ; 5        ; SDR1_BA[0]                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 49         ; 2        ; SDR0_ADDR[5]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 48         ; 2        ; SDR0_ADDR[4]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; GPIO0[8]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; SDR0_DQM[2]                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N8       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; USB_DN                          ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 205        ; 5        ; GPIO1[13]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N17      ; 214        ; 5        ; GPIO1[16]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N18      ; 215        ; 5        ; SDR1_ADDR[9]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N19      ; 213        ; 5        ; SDR1_ADDR[6]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N20      ; 212        ; 5        ; GPIO1[10]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N21      ; 217        ; 5        ; SDR1_BA[1]                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 216        ; 5        ; SDR1_ADDR[10]                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 53         ; 2        ; SDR0_ADDR[3]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 52         ; 2        ; SDR0_ADDR[0]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 58         ; 2        ; SDR0_ADDR[10]                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P4       ; 57         ; 2        ; SD_DAT[1]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 79         ; 2        ; GPIO0[9]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; SDR1_ADDR[5]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P17      ; 197        ; 5        ; GPIO1[18]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P18      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; SDR1_ADDR[4]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P21      ; 211        ; 5        ; SDR1_ADDR[0]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P22      ; 210        ; 5        ; SDR1_ADDR[1]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 55         ; 2        ; SDR0_DQM[3]                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 54         ; 2        ; SDR0_ADDR[2]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; SDR0_ADDR[1]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 83         ; 2        ; GPIO0[17]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; USB_DP                          ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 98         ; 3        ; SD_CMD                          ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 153        ; 4        ; LED[0]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 175        ; 4        ; GPIO1[14]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ; 176        ; 4        ; GPIO1[29]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R16      ; 172        ; 4        ; GPIO1[19]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R17      ; 194        ; 5        ; GPIO1[17]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R18      ; 203        ; 5        ; GPIO1[21]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R19      ; 204        ; 5        ; GPIO1[20]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R20      ; 200        ; 5        ; SDR1_ADDR[3]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ; 207        ; 5        ; GPIO1[11]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R22      ; 206        ; 5        ; SDR1_ADDR[2]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 41         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; CLOCK_27                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 72         ; 2        ; GPIO0[10]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 81         ; 2        ; SDR0_DQ[16]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ; 82         ; 2        ; GPIO0[11]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T6       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; GPIO0[16]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T8       ; 89         ; 3        ; GPIO0[15]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 91         ; 3        ; SRAM_UB_N                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 125        ; 3        ; SD_CLK                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 148        ; 4        ; SD_DAT[3]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; GPIO1[25]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 161        ; 4        ; GPIO1[28]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ; 171        ; 4        ; GPIO1[23]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T17      ; 181        ; 5        ; GPIO1[22]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T18      ; 182        ; 5        ; SDR1_DQ[31]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; CLOCK_50                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 223        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; SDR0_DQ[31]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 59         ; 2        ; SDR0_DQ[30]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; GPIO0[19]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; U8       ; 95         ; 3        ; GPIO0[18]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 112        ; 3        ; SRAM_OE_N                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; U10      ; 122        ; 3        ; GPIO0[26]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; U11      ; 128        ; 3        ; SD_DAT[0]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; U12      ; 147        ; 4        ; SD_DAT[2]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 156        ; 4        ; GPIO0[29]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; U14      ; 174        ; 4        ; LED[2]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; U15      ; 173        ; 4        ; LED[3]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; U16      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; GPIO1[12]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 187        ; 5        ; SDR1_DQ[29]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U21      ; 202        ; 5        ; SDR1_DQ[30]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 201        ; 5        ; SDR1_DQ[16]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 62         ; 2        ; SDR0_DQ[29]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 61         ; 2        ; SDR0_DQ[17]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 78         ; 2        ; GPIO0[13]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 77         ; 2        ; SDR0_DQ[18]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 93         ; 3        ; GPIO0[21]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ; 92         ; 3        ; GPIO0[20]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 105        ; 3        ; KEY[0]                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 113        ; 3        ; GPIO0[22]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 119        ; 3        ; GPIO0[25]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 120        ; 3        ; SRAM_ADDR[15]                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ; 129        ; 3        ; GPIO0[27]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 142        ; 4        ; GPIO0[28]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ; 154        ; 4        ; LED[1]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; V14      ; 157        ; 4        ; GPIO1[27]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ; 158        ; 4        ; GPIO1[26]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; V16      ; 168        ; 4        ; GPIO1[24]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; V17      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; SDR1_DQ[18]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 198        ; 5        ; SDR1_DQ[17]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 69         ; 2        ; SDR0_DQ[28]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 68         ; 2        ; GPIO0[14]                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; SRAM_ADDR[0]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; W7       ; 110        ; 3        ; SRAM_ADDR[3]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; W8       ; 114        ; 3        ; GPIO0[23]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; GPIO0[24]                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; SRAM_DQ[6]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; W14      ; 155        ; 4        ; SRAM_DQ[7]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; W15      ; 159        ; 4        ; SRAM_ADDR[5]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; SRAM_ADDR[8]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; W18      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; SRAM_ADDR[9]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W20      ; 183        ; 5        ; SDR1_DQ[27]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W21      ; 191        ; 5        ; SDR1_DQ[28]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ; 190        ; 5        ; SDR1_DQ[19]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 71         ; 2        ; SDR0_DQ[27]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y2       ; 70         ; 2        ; SDR0_DQ[26]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 99         ; 3        ; SDR0_DQ[20]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y4       ; 96         ; 3        ; SDR0_DQ[19]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; SRAM_ADDR[1]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y7       ; 111        ; 3        ; SRAM_CE_N                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 117        ; 3        ; SRAM_DQ[1]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; SRAM_DQ[3]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; SRAM_DQ[4]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; SRAM_ADDR[7]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; SDR1_DQ[21]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y22      ; 185        ; 5        ; SDR1_DQ[20]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                       ;
+-------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Name                          ; Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 ; PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; SDC pin name                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1                                                       ; u11|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                                                   ; Normal                                                                 ;
; Compensate clock              ; clock0                                                                                                   ; clock0                                                                 ;
; Compensated input/output pins ; --                                                                                                       ; --                                                                     ;
; Switchover type               ; --                                                                                                       ; --                                                                     ;
; Input frequency 0             ; 50.0 MHz                                                                                                 ; 50.0 MHz                                                               ;
; Input frequency 1             ; --                                                                                                       ; --                                                                     ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                 ; 50.0 MHz                                                               ;
; Nominal VCO frequency         ; 500.0 MHz                                                                                                ; 599.9 MHz                                                              ;
; VCO post scale                ; 2                                                                                                        ; 2                                                                      ;
; VCO frequency control         ; Auto                                                                                                     ; Auto                                                                   ;
; VCO phase shift step          ; 250 ps                                                                                                   ; 208 ps                                                                 ;
; VCO multiply                  ; --                                                                                                       ; --                                                                     ;
; VCO divide                    ; --                                                                                                       ; --                                                                     ;
; Freq min lock                 ; 30.0 MHz                                                                                                 ; 25.0 MHz                                                               ;
; Freq max lock                 ; 65.02 MHz                                                                                                ; 54.18 MHz                                                              ;
; M VCO Tap                     ; 4                                                                                                        ; 0                                                                      ;
; M Initial                     ; 2                                                                                                        ; 1                                                                      ;
; M value                       ; 10                                                                                                       ; 12                                                                     ;
; N value                       ; 1                                                                                                        ; 1                                                                      ;
; Charge pump current           ; setting 1                                                                                                ; setting 1                                                              ;
; Loop filter resistance        ; setting 27                                                                                               ; setting 27                                                             ;
; Loop filter capacitance       ; setting 0                                                                                                ; setting 0                                                              ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                                     ; 680 kHz to 980 kHz                                                     ;
; Bandwidth type                ; Medium                                                                                                   ; Medium                                                                 ;
; Real time reconfigurable      ; Off                                                                                                      ; Off                                                                    ;
; Scan chain MIF file           ; --                                                                                                       ; --                                                                     ;
; Preserve PLL counter order    ; Off                                                                                                      ; Off                                                                    ;
; PLL location                  ; PLL_2                                                                                                    ; PLL_4                                                                  ;
; Inclk0 signal                 ; CLOCK_50                                                                                                 ; CLOCK_50                                                               ;
; Inclk1 signal                 ; --                                                                                                       ; --                                                                     ;
; Inclk0 signal type            ; Dedicated Pin                                                                                            ; Dedicated Pin                                                          ;
; Inclk1 signal type            ; --                                                                                                       ; --                                                                     ;
+-------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+
; Name                                                                                                                 ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                              ;
+----------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+
; Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)        ; 9.00 (250 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 2       ; 4       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -108 (-3000 ps) ; 9.00 (250 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|wire_pll1_clk[0]                                   ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)        ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
+----------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                 ; Library Name ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MT9V034C_DISPLAY                                ; 940 (13)    ; 626 (12)                  ; 0 (0)         ; 50948       ; 9    ; 9            ; 3       ; 3         ; 304  ; 0            ; 314 (1)      ; 152 (12)          ; 474 (0)          ; |MT9V034C_DISPLAY                                                                                                                                                   ;              ;
;    |CMOS_Capture:u0|                             ; 59 (59)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 11 (11)           ; 39 (39)          ; |MT9V034C_DISPLAY|CMOS_Capture:u0                                                                                                                                   ;              ;
;    |Curve_Averaging:u111|                        ; 67 (67)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 9            ; 3       ; 3         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 34 (34)          ; |MT9V034C_DISPLAY|Curve_Averaging:u111                                                                                                                              ;              ;
;       |lpm_mult:Mult0|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Curve_Averaging:u111|lpm_mult:Mult0                                                                                                               ;              ;
;          |mult_4et:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Curve_Averaging:u111|lpm_mult:Mult0|mult_4et:auto_generated                                                                                       ;              ;
;       |lpm_mult:Mult1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Curve_Averaging:u111|lpm_mult:Mult1                                                                                                               ;              ;
;          |mult_4et:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Curve_Averaging:u111|lpm_mult:Mult1|mult_4et:auto_generated                                                                                       ;              ;
;       |lpm_mult:Mult2|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Curve_Averaging:u111|lpm_mult:Mult2                                                                                                               ;              ;
;          |mult_4et:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Curve_Averaging:u111|lpm_mult:Mult2|mult_4et:auto_generated                                                                                       ;              ;
;    |PLL_VGA:u11|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|PLL_VGA:u11                                                                                                                                       ;              ;
;       |altpll:altpll_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|PLL_VGA:u11|altpll:altpll_component                                                                                                               ;              ;
;          |PLL_VGA_altpll:auto_generated|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated                                                                                 ;              ;
;    |RAW2RGB:u10|                                 ; 129 (102)   ; 76 (55)                   ; 0 (0)         ; 19140       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (47)      ; 9 (9)             ; 68 (46)          ; |MT9V034C_DISPLAY|RAW2RGB:u10                                                                                                                                       ;              ;
;       |Line_Buffer:L1|                           ; 27 (0)      ; 21 (0)                    ; 0 (0)         ; 19140       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1                                                                                                                        ;              ;
;          |altshift_taps:ALTSHIFT_TAPS_component| ; 27 (0)      ; 21 (0)                    ; 0 (0)         ; 19140       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component                                                                                  ;              ;
;             |shift_taps_pi21:auto_generated|     ; 27 (0)      ; 21 (1)                    ; 0 (0)         ; 19140       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated                                                   ;              ;
;                |altsyncram_16d1:altsyncram2|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 19140       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2                       ;              ;
;                |cntr_gch:cntr3|                  ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3                                    ;              ;
;                |cntr_qsf:cntr1|                  ; 15 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 10 (10)          ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1                                    ;              ;
;                   |cmpr_ugc:cmpr6|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|cmpr_ugc:cmpr6                     ;              ;
;    |Reset_Delay:u13|                             ; 31 (31)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 23 (23)          ; |MT9V034C_DISPLAY|Reset_Delay:u13                                                                                                                                   ;              ;
;    |Sdram_Control_4Port:u8|                      ; 567 (168)   ; 407 (91)                  ; 0 (0)         ; 31808       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 159 (77)     ; 120 (4)           ; 288 (87)         ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8                                                                                                                            ;              ;
;       |Sdram_FIFO:read_fifo1|                    ; 130 (0)     ; 106 (0)                   ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 50 (0)            ; 56 (0)           ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1                                                                                                      ;              ;
;          |dcfifo:dcfifo_component|               ; 130 (0)     ; 106 (0)                   ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 50 (0)            ; 56 (0)           ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ;              ;
;             |dcfifo_knj1:auto_generated|         ; 130 (32)    ; 106 (20)                  ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (11)      ; 50 (19)           ; 56 (3)           ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated                                                   ;              ;
;                |a_gray2bin_tgb:wrptr_g_gray2bin| ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                   ;              ;
;                |a_gray2bin_tgb:ws_dgrp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                   ;              ;
;                |a_graycounter_njc:wrptr_gp|      ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 13 (13)          ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp                        ;              ;
;                |a_graycounter_s57:rdptr_g1p|     ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 14 (14)          ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p                       ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp                        ;              ;
;                   |dffpipe_pe9:dffpipe16|        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16  ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp                        ;              ;
;                   |dffpipe_qe9:dffpipe19|        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19  ;              ;
;                |altsyncram_hi31:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram                          ;              ;
;                |cmpr_e66:rdempty_eq_comp|        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp                          ;              ;
;                |cmpr_e66:wrfull_eq_comp|         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp                           ;              ;
;                |dffpipe_oe9:ws_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp                                ;              ;
;                |dffpipe_oe9:ws_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp                                ;              ;
;       |Sdram_FIFO:write_fifo1|                   ; 132 (0)     ; 106 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 49 (0)            ; 58 (0)           ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|               ; 132 (0)     ; 106 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 49 (0)            ; 58 (0)           ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_knj1:auto_generated|         ; 132 (34)    ; 106 (20)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (12)      ; 49 (19)           ; 58 (3)           ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated                                                  ;              ;
;                |a_gray2bin_tgb:rdptr_g_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin                  ;              ;
;                |a_gray2bin_tgb:rs_dgwp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin                  ;              ;
;                |a_graycounter_njc:wrptr_gp|      ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 15 (15)          ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp                       ;              ;
;                |a_graycounter_s57:rdptr_g1p|     ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 14 (14)          ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p                      ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp                       ;              ;
;                   |dffpipe_pe9:dffpipe16|        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16 ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp                       ;              ;
;                   |dffpipe_qe9:dffpipe19|        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19 ;              ;
;                |altsyncram_hi31:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram                         ;              ;
;                |cmpr_e66:rdempty_eq_comp|        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp                         ;              ;
;                |cmpr_e66:wrfull_eq_comp|         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp                          ;              ;
;                |dffpipe_oe9:rs_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp                               ;              ;
;                |dffpipe_oe9:rs_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp                               ;              ;
;       |Sdram_FIFO:write_fifo2|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_knj1:auto_generated|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated                                                  ;              ;
;                |altsyncram_hi31:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram                         ;              ;
;       |Sdram_PLL:sdram_pll1|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1                                                                                                       ;              ;
;          |altpll:altpll_component|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                               ;              ;
;             |Sdram_PLL_altpll:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated                                               ;              ;
;       |command:command1|                         ; 61 (61)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 1 (1)             ; 47 (47)          ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|command:command1                                                                                                           ;              ;
;       |control_interface:control1|               ; 76 (76)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 16 (16)           ; 40 (40)          ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|control_interface:control1                                                                                                 ;              ;
;    |VGA_Controller:u9|                           ; 77 (77)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 0 (0)             ; 25 (25)          ; |MT9V034C_DISPLAY|VGA_Controller:u9                                                                                                                                 ;              ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; KEY[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LED[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SD_CLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_LB_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_UB_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_CE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_OE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQM[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQM[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQM[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQM[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_WE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_CAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_RAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_CS_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_BA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_BA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_CLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DCLK          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nCS           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ASDI          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_DQM[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_DQM[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_DQM[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_DQM[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_WE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_CAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_RAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_CS_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_BA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_BA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_CLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_DP        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DN        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SD_DAT[0]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SD_DAT[1]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SD_DAT[2]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SD_DAT[3]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SD_CMD        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[0]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[1]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[2]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[3]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[4]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[5]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[6]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[7]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[8]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[9]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[10]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[11]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[12]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[13]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[14]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ[15]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[0]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[1]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[2]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[3]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[4]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[5]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[6]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[7]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[8]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[9]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[10]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[11]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[12]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[13]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[14]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[15]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[16]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[17]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[18]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[19]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[20]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[21]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[22]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[23]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[24]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[25]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[26]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[27]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[28]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[29]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[30]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR0_DQ[31]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[0]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[1]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[2]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[3]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[0]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[1]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[2]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[3]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[6]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[7]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[8]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[9]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[10]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[11]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[12]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[13]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[14]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[15]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[16]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[17]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[18]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[19]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[6]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[7]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[11]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[12]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[13]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[14]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[22]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[23]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[24]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[25]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[26]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[27]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[28]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[29]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[30]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[31]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[32]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[33]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[34]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[35]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[0]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[1]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[2]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[3]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[6]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[7]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[8]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[9]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[10]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[11]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[12]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[13]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[14]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[15]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[16]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[17]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[18]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[19]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[20]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[21]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[22]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[23]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[24]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[25]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[26]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[27]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[28]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[29]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[30]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[31]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[32]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[33]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[34]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO3[35]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[0]    ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[1]    ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[2]    ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[3]    ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[4]    ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[5]    ; Bidir    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; SDR1_DQ[6]    ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[7]    ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[8]    ; Bidir    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; SDR1_DQ[9]    ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[10]   ; Bidir    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; SDR1_DQ[11]   ; Bidir    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; SDR1_DQ[12]   ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[13]   ; Bidir    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; SDR1_DQ[14]   ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[15]   ; Bidir    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[16]   ; Bidir    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; SDR1_DQ[17]   ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[18]   ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[19]   ; Bidir    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; SDR1_DQ[20]   ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[21]   ; Bidir    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; SDR1_DQ[22]   ; Bidir    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; SDR1_DQ[23]   ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[24]   ; Bidir    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; SDR1_DQ[25]   ; Bidir    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[26]   ; Bidir    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; SDR1_DQ[27]   ; Bidir    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; SDR1_DQ[28]   ; Bidir    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; SDR1_DQ[29]   ; Bidir    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[30]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDR1_DQ[31]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[6]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[7]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[8]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[9]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[10]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[11]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[12]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[13]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[14]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[15]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[16]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[17]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[18]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[19]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[20]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[21]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[22]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[23]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[24]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[25]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[26]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[27]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[28]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0[29]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[20]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[21]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[22]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[23]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[24]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[25]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[26]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[27]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[28]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1[29]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[0]      ; Bidir    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; GPIO2[1]      ; Bidir    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; GPIO2[2]      ; Bidir    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; GPIO2[3]      ; Bidir    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; GPIO2[8]      ; Bidir    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; GPIO2[9]      ; Bidir    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; GPIO2[10]     ; Bidir    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; GPIO2[15]     ; Bidir    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; GPIO2[16]     ; Bidir    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; GPIO2[17]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO2[18]     ; Bidir    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; GPIO2[19]     ; Bidir    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; GPIO2[20]     ; Bidir    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; GPIO2[21]     ; Bidir    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; CLOCK_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLOCK_27      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; KEY[0]        ; Input    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; KEY[2]        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; KEY[3]        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                 ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[1]                                                                                                                                                              ;                   ;         ;
; DATA                                                                                                                                                                ;                   ;         ;
; USB_DP                                                                                                                                                              ;                   ;         ;
; USB_DN                                                                                                                                                              ;                   ;         ;
; SD_DAT[0]                                                                                                                                                           ;                   ;         ;
; SD_DAT[1]                                                                                                                                                           ;                   ;         ;
; SD_DAT[2]                                                                                                                                                           ;                   ;         ;
; SD_DAT[3]                                                                                                                                                           ;                   ;         ;
; SD_CMD                                                                                                                                                              ;                   ;         ;
; SRAM_DQ[0]                                                                                                                                                          ;                   ;         ;
; SRAM_DQ[1]                                                                                                                                                          ;                   ;         ;
; SRAM_DQ[2]                                                                                                                                                          ;                   ;         ;
; SRAM_DQ[3]                                                                                                                                                          ;                   ;         ;
; SRAM_DQ[4]                                                                                                                                                          ;                   ;         ;
; SRAM_DQ[5]                                                                                                                                                          ;                   ;         ;
; SRAM_DQ[6]                                                                                                                                                          ;                   ;         ;
; SRAM_DQ[7]                                                                                                                                                          ;                   ;         ;
; SRAM_DQ[8]                                                                                                                                                          ;                   ;         ;
; SRAM_DQ[9]                                                                                                                                                          ;                   ;         ;
; SRAM_DQ[10]                                                                                                                                                         ;                   ;         ;
; SRAM_DQ[11]                                                                                                                                                         ;                   ;         ;
; SRAM_DQ[12]                                                                                                                                                         ;                   ;         ;
; SRAM_DQ[13]                                                                                                                                                         ;                   ;         ;
; SRAM_DQ[14]                                                                                                                                                         ;                   ;         ;
; SRAM_DQ[15]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[0]                                                                                                                                                          ;                   ;         ;
; SDR0_DQ[1]                                                                                                                                                          ;                   ;         ;
; SDR0_DQ[2]                                                                                                                                                          ;                   ;         ;
; SDR0_DQ[3]                                                                                                                                                          ;                   ;         ;
; SDR0_DQ[4]                                                                                                                                                          ;                   ;         ;
; SDR0_DQ[5]                                                                                                                                                          ;                   ;         ;
; SDR0_DQ[6]                                                                                                                                                          ;                   ;         ;
; SDR0_DQ[7]                                                                                                                                                          ;                   ;         ;
; SDR0_DQ[8]                                                                                                                                                          ;                   ;         ;
; SDR0_DQ[9]                                                                                                                                                          ;                   ;         ;
; SDR0_DQ[10]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[11]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[12]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[13]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[14]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[15]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[16]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[17]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[18]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[19]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[20]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[21]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[22]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[23]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[24]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[25]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[26]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[27]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[28]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[29]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[30]                                                                                                                                                         ;                   ;         ;
; SDR0_DQ[31]                                                                                                                                                         ;                   ;         ;
; GPIO0[0]                                                                                                                                                            ;                   ;         ;
; GPIO0[1]                                                                                                                                                            ;                   ;         ;
; GPIO0[2]                                                                                                                                                            ;                   ;         ;
; GPIO0[3]                                                                                                                                                            ;                   ;         ;
; GPIO0[4]                                                                                                                                                            ;                   ;         ;
; GPIO0[5]                                                                                                                                                            ;                   ;         ;
; GPIO1[0]                                                                                                                                                            ;                   ;         ;
; GPIO1[1]                                                                                                                                                            ;                   ;         ;
; GPIO1[2]                                                                                                                                                            ;                   ;         ;
; GPIO1[3]                                                                                                                                                            ;                   ;         ;
; GPIO1[4]                                                                                                                                                            ;                   ;         ;
; GPIO1[5]                                                                                                                                                            ;                   ;         ;
; GPIO1[6]                                                                                                                                                            ;                   ;         ;
; GPIO1[7]                                                                                                                                                            ;                   ;         ;
; GPIO1[8]                                                                                                                                                            ;                   ;         ;
; GPIO1[9]                                                                                                                                                            ;                   ;         ;
; GPIO1[10]                                                                                                                                                           ;                   ;         ;
; GPIO1[11]                                                                                                                                                           ;                   ;         ;
; GPIO1[12]                                                                                                                                                           ;                   ;         ;
; GPIO1[13]                                                                                                                                                           ;                   ;         ;
; GPIO1[14]                                                                                                                                                           ;                   ;         ;
; GPIO1[15]                                                                                                                                                           ;                   ;         ;
; GPIO1[16]                                                                                                                                                           ;                   ;         ;
; GPIO1[17]                                                                                                                                                           ;                   ;         ;
; GPIO1[18]                                                                                                                                                           ;                   ;         ;
; GPIO1[19]                                                                                                                                                           ;                   ;         ;
; GPIO2[4]                                                                                                                                                            ;                   ;         ;
; GPIO2[5]                                                                                                                                                            ;                   ;         ;
; GPIO2[6]                                                                                                                                                            ;                   ;         ;
; GPIO2[7]                                                                                                                                                            ;                   ;         ;
; GPIO2[11]                                                                                                                                                           ;                   ;         ;
; GPIO2[12]                                                                                                                                                           ;                   ;         ;
; GPIO2[13]                                                                                                                                                           ;                   ;         ;
; GPIO2[14]                                                                                                                                                           ;                   ;         ;
; GPIO2[22]                                                                                                                                                           ;                   ;         ;
; GPIO2[23]                                                                                                                                                           ;                   ;         ;
; GPIO2[24]                                                                                                                                                           ;                   ;         ;
; GPIO2[25]                                                                                                                                                           ;                   ;         ;
; GPIO2[26]                                                                                                                                                           ;                   ;         ;
; GPIO2[27]                                                                                                                                                           ;                   ;         ;
; GPIO2[28]                                                                                                                                                           ;                   ;         ;
; GPIO2[29]                                                                                                                                                           ;                   ;         ;
; GPIO2[30]                                                                                                                                                           ;                   ;         ;
; GPIO2[31]                                                                                                                                                           ;                   ;         ;
; GPIO2[32]                                                                                                                                                           ;                   ;         ;
; GPIO2[33]                                                                                                                                                           ;                   ;         ;
; GPIO2[34]                                                                                                                                                           ;                   ;         ;
; GPIO2[35]                                                                                                                                                           ;                   ;         ;
; GPIO3[0]                                                                                                                                                            ;                   ;         ;
; GPIO3[1]                                                                                                                                                            ;                   ;         ;
; GPIO3[2]                                                                                                                                                            ;                   ;         ;
; GPIO3[3]                                                                                                                                                            ;                   ;         ;
; GPIO3[4]                                                                                                                                                            ;                   ;         ;
; GPIO3[5]                                                                                                                                                            ;                   ;         ;
; GPIO3[6]                                                                                                                                                            ;                   ;         ;
; GPIO3[7]                                                                                                                                                            ;                   ;         ;
; GPIO3[8]                                                                                                                                                            ;                   ;         ;
; GPIO3[9]                                                                                                                                                            ;                   ;         ;
; GPIO3[10]                                                                                                                                                           ;                   ;         ;
; GPIO3[11]                                                                                                                                                           ;                   ;         ;
; GPIO3[12]                                                                                                                                                           ;                   ;         ;
; GPIO3[13]                                                                                                                                                           ;                   ;         ;
; GPIO3[14]                                                                                                                                                           ;                   ;         ;
; GPIO3[15]                                                                                                                                                           ;                   ;         ;
; GPIO3[16]                                                                                                                                                           ;                   ;         ;
; GPIO3[17]                                                                                                                                                           ;                   ;         ;
; GPIO3[18]                                                                                                                                                           ;                   ;         ;
; GPIO3[19]                                                                                                                                                           ;                   ;         ;
; GPIO3[20]                                                                                                                                                           ;                   ;         ;
; GPIO3[21]                                                                                                                                                           ;                   ;         ;
; GPIO3[22]                                                                                                                                                           ;                   ;         ;
; GPIO3[23]                                                                                                                                                           ;                   ;         ;
; GPIO3[24]                                                                                                                                                           ;                   ;         ;
; GPIO3[25]                                                                                                                                                           ;                   ;         ;
; GPIO3[26]                                                                                                                                                           ;                   ;         ;
; GPIO3[27]                                                                                                                                                           ;                   ;         ;
; GPIO3[28]                                                                                                                                                           ;                   ;         ;
; GPIO3[29]                                                                                                                                                           ;                   ;         ;
; GPIO3[30]                                                                                                                                                           ;                   ;         ;
; GPIO3[31]                                                                                                                                                           ;                   ;         ;
; GPIO3[32]                                                                                                                                                           ;                   ;         ;
; GPIO3[33]                                                                                                                                                           ;                   ;         ;
; GPIO3[34]                                                                                                                                                           ;                   ;         ;
; GPIO3[35]                                                                                                                                                           ;                   ;         ;
; SDR1_DQ[0]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 0                 ; 6       ;
; SDR1_DQ[1]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 0                 ; 6       ;
; SDR1_DQ[2]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 0                 ; 6       ;
; SDR1_DQ[3]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 0                 ; 6       ;
; SDR1_DQ[4]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 0                 ; 6       ;
; SDR1_DQ[5]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 1                 ; 6       ;
; SDR1_DQ[6]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 0                 ; 6       ;
; SDR1_DQ[7]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 0                 ; 6       ;
; SDR1_DQ[8]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8                       ; 1                 ; 6       ;
; SDR1_DQ[9]                                                                                                                                                          ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8                       ; 0                 ; 6       ;
; SDR1_DQ[10]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 1                 ; 6       ;
; SDR1_DQ[11]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 1                 ; 6       ;
; SDR1_DQ[12]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 0                 ; 6       ;
; SDR1_DQ[13]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 1                 ; 6       ;
; SDR1_DQ[14]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 0                 ; 6       ;
; SDR1_DQ[15]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 0                 ; 6       ;
; SDR1_DQ[16]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 1                 ; 6       ;
; SDR1_DQ[17]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 0                 ; 6       ;
; SDR1_DQ[18]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 0                 ; 6       ;
; SDR1_DQ[19]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                       ; 1                 ; 6       ;
; SDR1_DQ[20]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8                       ; 0                 ; 6       ;
; SDR1_DQ[21]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8                       ; 1                 ; 6       ;
; SDR1_DQ[22]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8                       ; 1                 ; 6       ;
; SDR1_DQ[23]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8                       ; 0                 ; 6       ;
; SDR1_DQ[24]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8                       ; 1                 ; 6       ;
; SDR1_DQ[25]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8                       ; 0                 ; 6       ;
; SDR1_DQ[26]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8                       ; 1                 ; 6       ;
; SDR1_DQ[27]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8                       ; 1                 ; 6       ;
; SDR1_DQ[28]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8                       ; 1                 ; 6       ;
; SDR1_DQ[29]                                                                                                                                                         ;                   ;         ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8                       ; 0                 ; 6       ;
; SDR1_DQ[30]                                                                                                                                                         ;                   ;         ;
; SDR1_DQ[31]                                                                                                                                                         ;                   ;         ;
; GPIO0[6]                                                                                                                                                            ;                   ;         ;
; GPIO0[7]                                                                                                                                                            ;                   ;         ;
; GPIO0[8]                                                                                                                                                            ;                   ;         ;
; GPIO0[9]                                                                                                                                                            ;                   ;         ;
; GPIO0[10]                                                                                                                                                           ;                   ;         ;
; GPIO0[11]                                                                                                                                                           ;                   ;         ;
; GPIO0[12]                                                                                                                                                           ;                   ;         ;
; GPIO0[13]                                                                                                                                                           ;                   ;         ;
; GPIO0[14]                                                                                                                                                           ;                   ;         ;
; GPIO0[15]                                                                                                                                                           ;                   ;         ;
; GPIO0[16]                                                                                                                                                           ;                   ;         ;
; GPIO0[17]                                                                                                                                                           ;                   ;         ;
; GPIO0[18]                                                                                                                                                           ;                   ;         ;
; GPIO0[19]                                                                                                                                                           ;                   ;         ;
; GPIO0[20]                                                                                                                                                           ;                   ;         ;
; GPIO0[21]                                                                                                                                                           ;                   ;         ;
; GPIO0[22]                                                                                                                                                           ;                   ;         ;
; GPIO0[23]                                                                                                                                                           ;                   ;         ;
; GPIO0[24]                                                                                                                                                           ;                   ;         ;
; GPIO0[25]                                                                                                                                                           ;                   ;         ;
; GPIO0[26]                                                                                                                                                           ;                   ;         ;
; GPIO0[27]                                                                                                                                                           ;                   ;         ;
; GPIO0[28]                                                                                                                                                           ;                   ;         ;
; GPIO0[29]                                                                                                                                                           ;                   ;         ;
; GPIO1[20]                                                                                                                                                           ;                   ;         ;
; GPIO1[21]                                                                                                                                                           ;                   ;         ;
; GPIO1[22]                                                                                                                                                           ;                   ;         ;
; GPIO1[23]                                                                                                                                                           ;                   ;         ;
; GPIO1[24]                                                                                                                                                           ;                   ;         ;
; GPIO1[25]                                                                                                                                                           ;                   ;         ;
; GPIO1[26]                                                                                                                                                           ;                   ;         ;
; GPIO1[27]                                                                                                                                                           ;                   ;         ;
; GPIO1[28]                                                                                                                                                           ;                   ;         ;
; GPIO1[29]                                                                                                                                                           ;                   ;         ;
; GPIO2[0]                                                                                                                                                            ;                   ;         ;
;      - rCMOS_DATA[6]~feeder                                                                                                                                         ; 1                 ; 6       ;
; GPIO2[1]                                                                                                                                                            ;                   ;         ;
;      - rCMOS_DATA[5]~feeder                                                                                                                                         ; 0                 ; 6       ;
; GPIO2[2]                                                                                                                                                            ;                   ;         ;
;      - rCMOS_DATA[8]~feeder                                                                                                                                         ; 1                 ; 6       ;
; GPIO2[3]                                                                                                                                                            ;                   ;         ;
;      - rCMOS_DATA[7]~feeder                                                                                                                                         ; 0                 ; 6       ;
; GPIO2[8]                                                                                                                                                            ;                   ;         ;
;      - rCMOS_DATA[9]~feeder                                                                                                                                         ; 0                 ; 6       ;
; GPIO2[9]                                                                                                                                                            ;                   ;         ;
;      - rCMOS_LVAL~feeder                                                                                                                                            ; 0                 ; 6       ;
; GPIO2[10]                                                                                                                                                           ;                   ;         ;
;      - rCMOS_FVAL                                                                                                                                                   ; 1                 ; 6       ;
; GPIO2[15]                                                                                                                                                           ;                   ;         ;
;      - rCMOS_DATA[4]~feeder                                                                                                                                         ; 0                 ; 6       ;
; GPIO2[16]                                                                                                                                                           ;                   ;         ;
;      - rCMOS_DATA[3]~feeder                                                                                                                                         ; 0                 ; 6       ;
; GPIO2[17]                                                                                                                                                           ;                   ;         ;
; GPIO2[18]                                                                                                                                                           ;                   ;         ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0                     ; 0                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6                     ; 0                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9                     ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0                      ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18                     ; 0                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[9]                            ; 1                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[8]                            ; 1                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[7]                            ; 1                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[6]                            ; 1                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[5]                            ; 1                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[4]                            ; 1                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; 1                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; 1                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[1]                            ; 1                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[0]                            ; 1                 ; 0       ;
;      - RAW2RGB:u10|rGreen[1]                                                                                                                                        ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[0]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[1]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[2]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[3]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[4]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[5]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[6]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[7]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[8]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[9]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[10]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[11]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[12]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[13]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[14]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Y_Cont[15]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[0]                                                                                                                                    ; 1                 ; 0       ;
;      - RAW2RGB:u10|rGreen[2]                                                                                                                                        ; 1                 ; 0       ;
;      - RAW2RGB:u10|rGreen[3]                                                                                                                                        ; 1                 ; 0       ;
;      - RAW2RGB:u10|rGreen[4]                                                                                                                                        ; 1                 ; 0       ;
;      - RAW2RGB:u10|rGreen[5]                                                                                                                                        ; 1                 ; 0       ;
;      - RAW2RGB:u10|rGreen[6]                                                                                                                                        ; 1                 ; 0       ;
;      - RAW2RGB:u10|rGreen[7]                                                                                                                                        ; 1                 ; 0       ;
;      - RAW2RGB:u10|rGreen[8]                                                                                                                                        ; 1                 ; 0       ;
;      - RAW2RGB:u10|rGreen[9]                                                                                                                                        ; 1                 ; 0       ;
;      - RAW2RGB:u10|rGreen[10]                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[3]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[4]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[5]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[6]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[7]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[8]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[9]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[10]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[11]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[12]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[13]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[14]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[15]                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[2]                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|X_Cont[1]                                                                                                                                    ; 1                 ; 0       ;
;      - RAW2RGB:u10|rBlue[0]                                                                                                                                         ; 0                 ; 0       ;
;      - RAW2RGB:u10|rBlue[1]                                                                                                                                         ; 1                 ; 0       ;
;      - RAW2RGB:u10|rBlue[2]                                                                                                                                         ; 1                 ; 0       ;
;      - RAW2RGB:u10|rBlue[3]                                                                                                                                         ; 1                 ; 0       ;
;      - RAW2RGB:u10|rBlue[4]                                                                                                                                         ; 1                 ; 0       ;
;      - RAW2RGB:u10|rBlue[5]                                                                                                                                         ; 1                 ; 0       ;
;      - RAW2RGB:u10|rBlue[6]                                                                                                                                         ; 1                 ; 0       ;
;      - RAW2RGB:u10|rBlue[7]                                                                                                                                         ; 0                 ; 0       ;
;      - RAW2RGB:u10|rBlue[8]                                                                                                                                         ; 0                 ; 0       ;
;      - RAW2RGB:u10|rBlue[9]                                                                                                                                         ; 1                 ; 0       ;
;      - RAW2RGB:u10|rRed[1]                                                                                                                                          ; 1                 ; 0       ;
;      - RAW2RGB:u10|rRed[2]                                                                                                                                          ; 1                 ; 0       ;
;      - RAW2RGB:u10|rRed[3]                                                                                                                                          ; 1                 ; 0       ;
;      - RAW2RGB:u10|rRed[4]                                                                                                                                          ; 1                 ; 0       ;
;      - RAW2RGB:u10|rRed[5]                                                                                                                                          ; 1                 ; 0       ;
;      - RAW2RGB:u10|rRed[6]                                                                                                                                          ; 1                 ; 0       ;
;      - RAW2RGB:u10|rRed[7]                                                                                                                                          ; 0                 ; 0       ;
;      - RAW2RGB:u10|rRed[8]                                                                                                                                          ; 0                 ; 0       ;
;      - RAW2RGB:u10|rRed[9]                                                                                                                                          ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mBlue[19]                                                                                                                               ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mBlue[18]                                                                                                                               ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mGreen[19]                                                                                                                              ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mGreen[18]                                                                                                                              ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mRed[19]                                                                                                                                ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mRed[18]                                                                                                                                ; 1                 ; 0       ;
;      - rCMOS_FVAL                                                                                                                                                   ; 1                 ; 0       ;
;      - rCMOS_LVAL                                                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture:u0|rSYNC                                                                                                                                        ; 0                 ; 0       ;
;      - Curve_Averaging:u111|oDVAL                                                                                                                                   ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                    ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                    ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                    ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                    ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                    ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                    ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                    ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                    ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                    ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                    ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7] ; 0                 ; 0       ;
;      - Curve_Averaging:u111|mBlue[9]                                                                                                                                ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mBlue[10]                                                                                                                               ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mBlue[11]                                                                                                                               ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mBlue[12]                                                                                                                               ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mBlue[13]                                                                                                                               ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mBlue[14]                                                                                                                               ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mBlue[15]                                                                                                                               ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mBlue[16]                                                                                                                               ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mBlue[17]                                                                                                                               ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mGreen[9]                                                                                                                               ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mGreen[10]                                                                                                                              ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mGreen[11]                                                                                                                              ; 0                 ; 0       ;
;      - Curve_Averaging:u111|mGreen[12]                                                                                                                              ; 0                 ; 0       ;
;      - Curve_Averaging:u111|mGreen[13]                                                                                                                              ; 0                 ; 0       ;
;      - Curve_Averaging:u111|mGreen[14]                                                                                                                              ; 0                 ; 0       ;
;      - Curve_Averaging:u111|mGreen[15]                                                                                                                              ; 0                 ; 0       ;
;      - Curve_Averaging:u111|mGreen[16]                                                                                                                              ; 0                 ; 0       ;
;      - Curve_Averaging:u111|mGreen[17]                                                                                                                              ; 0                 ; 0       ;
;      - Curve_Averaging:u111|mRed[9]                                                                                                                                 ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mRed[10]                                                                                                                                ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mRed[11]                                                                                                                                ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mRed[12]                                                                                                                                ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mRed[13]                                                                                                                                ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mRed[14]                                                                                                                                ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mRed[15]                                                                                                                                ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mRed[16]                                                                                                                                ; 1                 ; 0       ;
;      - Curve_Averaging:u111|mRed[17]                                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u0|mSTART                                                                                                                                       ; 1                 ; 0       ;
;      - CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Pre_FVAL                                                                                                                                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|oDval                                                                                                                                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ; 1                 ; 0       ;
;      - RAW2RGB:u10|rDval                                                                                                                                            ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a2                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                          ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                          ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                          ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                          ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                          ; 0                 ; 0       ;
;      - RAW2RGB:u10|dval_ctrl                                                                                                                                        ; 0                 ; 0       ;
;      - CMOS_Capture:u0|mCCD_LVAL                                                                                                                                    ; 1                 ; 0       ;
;      - CMOS_Capture:u0|mPOS_VAL                                                                                                                                     ; 0                 ; 0       ;
;      - RAW2RGB:u10|rRed[0]                                                                                                                                          ; 0                 ; 0       ;
;      - RAW2RGB:u10|wData0_d1[0]                                                                                                                                     ; 0                 ; 0       ;
;      - RAW2RGB:u10|wData2_d1[0]                                                                                                                                     ; 0                 ; 0       ;
;      - RAW2RGB:u10|wData1_d1[0]                                                                                                                                     ; 0                 ; 0       ;
;      - RAW2RGB:u10|wData1_d1[1]                                                                                                                                     ; 0                 ; 0       ;
;      - RAW2RGB:u10|wData2_d1[1]                                                                                                                                     ; 0                 ; 0       ;
;      - RAW2RGB:u10|wData1_d1[2]                                                                                                                                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|wData2_d1[2]                                                                                                                                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|wData1_d1[3]                                                                                                                                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|wData2_d1[3]                                                                                                                                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|wData1_d1[4]                                                                                                                                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|wData2_d1[4]                                                                                                                                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|wData1_d1[5]                                                                                                                                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|wData2_d1[5]                                                                                                                                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|wData1_d1[6]                                                                                                                                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|wData2_d1[6]                                                                                                                                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|wData1_d1[7]                                                                                                                                     ; 0                 ; 0       ;
;      - RAW2RGB:u10|wData2_d1[7]                                                                                                                                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|wData1_d1[8]                                                                                                                                     ; 0                 ; 0       ;
;      - RAW2RGB:u10|wData2_d1[8]                                                                                                                                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|wData1_d1[9]                                                                                                                                     ; 1                 ; 0       ;
;      - RAW2RGB:u10|wData2_d1[9]                                                                                                                                     ; 1                 ; 0       ;
;      - CMOS_Capture:u0|Pre_LVAL                                                                                                                                     ; 0                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4                                                        ; 0                 ; 0       ;
;      - CMOS_Capture:u0|mCCD_DATA[0]                                                                                                                                 ; 1                 ; 0       ;
;      - CMOS_Capture:u0|mCCD_DATA[1]                                                                                                                                 ; 1                 ; 0       ;
;      - CMOS_Capture:u0|mCCD_DATA[2]                                                                                                                                 ; 1                 ; 0       ;
;      - CMOS_Capture:u0|mCCD_DATA[3]                                                                                                                                 ; 1                 ; 0       ;
;      - CMOS_Capture:u0|mCCD_DATA[4]                                                                                                                                 ; 1                 ; 0       ;
;      - CMOS_Capture:u0|mCCD_DATA[5]                                                                                                                                 ; 1                 ; 0       ;
;      - CMOS_Capture:u0|mCCD_DATA[6]                                                                                                                                 ; 1                 ; 0       ;
;      - CMOS_Capture:u0|mCCD_DATA[7]                                                                                                                                 ; 1                 ; 0       ;
;      - CMOS_Capture:u0|mCCD_DATA[8]                                                                                                                                 ; 1                 ; 0       ;
;      - CMOS_Capture:u0|mCCD_DATA[9]                                                                                                                                 ; 1                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[9]                            ; 0                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[8]                            ; 0                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[7]                            ; 0                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[6]                            ; 0                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[5]                            ; 0                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[4]                            ; 0                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[3]                            ; 0                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[2]                            ; 0                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[1]                            ; 0                 ; 0       ;
;      - RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[0]                            ; 0                 ; 0       ;
;      - rCMOS_DATA[0]                                                                                                                                                ; 1                 ; 0       ;
;      - rCMOS_DATA[1]                                                                                                                                                ; 1                 ; 0       ;
;      - rCMOS_DATA[2]                                                                                                                                                ; 1                 ; 0       ;
;      - rCMOS_DATA[3]                                                                                                                                                ; 1                 ; 0       ;
;      - rCMOS_DATA[4]                                                                                                                                                ; 1                 ; 0       ;
;      - rCMOS_DATA[5]                                                                                                                                                ; 1                 ; 0       ;
;      - rCMOS_DATA[6]                                                                                                                                                ; 1                 ; 0       ;
;      - rCMOS_DATA[7]                                                                                                                                                ; 1                 ; 0       ;
;      - rCMOS_DATA[8]                                                                                                                                                ; 1                 ; 0       ;
;      - rCMOS_DATA[9]                                                                                                                                                ; 1                 ; 0       ;
; GPIO2[19]                                                                                                                                                           ;                   ;         ;
;      - rCMOS_DATA[0]~feeder                                                                                                                                         ; 0                 ; 6       ;
; GPIO2[20]                                                                                                                                                           ;                   ;         ;
;      - rCMOS_DATA[1]~feeder                                                                                                                                         ; 1                 ; 6       ;
; GPIO2[21]                                                                                                                                                           ;                   ;         ;
;      - rCMOS_DATA[2]~feeder                                                                                                                                         ; 0                 ; 6       ;
; CLOCK_50                                                                                                                                                            ;                   ;         ;
; CLOCK_27                                                                                                                                                            ;                   ;         ;
; KEY[0]                                                                                                                                                              ;                   ;         ;
;      - Reset_Delay:u13|oRST_0                                                                                                                                       ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[0]                                                                                                                                      ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[1]                                                                                                                                      ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[2]                                                                                                                                      ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[3]                                                                                                                                      ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[4]                                                                                                                                      ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[5]                                                                                                                                      ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[6]                                                                                                                                      ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[7]                                                                                                                                      ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[8]                                                                                                                                      ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[9]                                                                                                                                      ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[10]                                                                                                                                     ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[11]                                                                                                                                     ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[12]                                                                                                                                     ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[13]                                                                                                                                     ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[14]                                                                                                                                     ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[15]                                                                                                                                     ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[16]                                                                                                                                     ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[17]                                                                                                                                     ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[18]                                                                                                                                     ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[19]                                                                                                                                     ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[20]                                                                                                                                     ; 1                 ; 6       ;
;      - Reset_Delay:u13|Cont[21]                                                                                                                                     ; 1                 ; 6       ;
; KEY[2]                                                                                                                                                              ;                   ;         ;
; KEY[3]                                                                                                                                                              ;                   ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                            ; PIN_T21            ; 23      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; CLOCK_50                                                                                                                            ; PIN_T21            ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CMOS_Capture:u0|mCCD_FVAL                                                                                                           ; FF_X22_Y25_N13     ; 36      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; CMOS_Capture:u0|mCCD_LVAL                                                                                                           ; FF_X22_Y25_N27     ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CMOS_Capture:u0|oDVAL~0                                                                                                             ; LCCOMB_X22_Y25_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CMOS_Capture:u0|rSYNC                                                                                                               ; FF_X22_Y25_N5      ; 108     ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; GPIO2[18]                                                                                                                           ; PIN_B15            ; 220     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                              ; PIN_V7             ; 23      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|wire_pll1_clk[0]                                                  ; PLL_4              ; 72      ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; RAW2RGB:u10|Equal0~0                                                                                                                ; LCCOMB_X26_Y27_N26 ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[9]~0 ; LCCOMB_X22_Y25_N26 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|cout_actual          ; LCCOMB_X26_Y26_N28 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4                               ; FF_X26_Y28_N29     ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; RAW2RGB:u10|dval_ctrl                                                                                                               ; FF_X28_Y26_N5      ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u13|Equal0~7                                                                                                            ; LCCOMB_X19_Y25_N10 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u13|oRST_0                                                                                                              ; FF_X19_Y25_N1      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u13|oRST_0                                                                                                              ; FF_X19_Y25_N1      ; 279     ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; Sdram_Control_4Port:u8|CMD[1]~0                                                                                                     ; LCCOMB_X22_Y18_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|valid_rdreq~0                       ; LCCOMB_X21_Y17_N0  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|valid_wrreq~0                       ; LCCOMB_X21_Y19_N0  ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|valid_rdreq~0                      ; LCCOMB_X24_Y24_N20 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|valid_wrreq~1                      ; LCCOMB_X27_Y25_N6  ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0]                ; PLL_2              ; 324     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; Sdram_Control_4Port:u8|WR_MASK[0]~2                                                                                                 ; LCCOMB_X22_Y18_N6  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|command:command1|OE                                                                                          ; FF_X29_Y17_N25     ; 32      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                ; FF_X28_Y16_N17     ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|command:command1|rp_done~2                                                                                   ; LCCOMB_X27_Y16_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|control_interface:control1|INIT_REQ                                                                          ; FF_X24_Y15_N3      ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|control_interface:control1|LessThan0~2                                                                       ; LCCOMB_X24_Y15_N6  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ~1                                                                         ; LCCOMB_X27_Y16_N20 ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|rRD1_ADDR[18]~25                                                                                             ; LCCOMB_X23_Y18_N2  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|rRD1_ADDR[18]~26                                                                                             ; LCCOMB_X22_Y18_N26 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|rWR1_ADDR[21]~25                                                                                             ; LCCOMB_X22_Y18_N20 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u8|rWR1_ADDR[21]~26                                                                                             ; LCCOMB_X22_Y18_N2  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u9|Equal0~3                                                                                                          ; LCCOMB_X23_Y7_N6   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u9|LessThan6~1                                                                                                       ; LCCOMB_X22_Y11_N4  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u9|LessThan8~2                                                                                                       ; LCCOMB_X23_Y7_N4   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                 ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                             ; PIN_T21       ; 23      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; CMOS_Capture:u0|rSYNC                                                                                                ; FF_X22_Y25_N5 ; 108     ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|wire_pll1_clk[0]                                   ; PLL_4         ; 72      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; Reset_Delay:u13|oRST_0                                                                                               ; FF_X19_Y25_N1 ; 279     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2         ; 324     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2         ; 1       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                         ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; GPIO2[18]~input                                                                                                                                              ; 220     ;
; ~GND                                                                                                                                                         ; 71      ;
; CMOS_Capture:u0|Y_Cont[0]                                                                                                                                    ; 46      ;
; CMOS_Capture:u0|X_Cont[0]                                                                                                                                    ; 44      ;
; Sdram_Control_4Port:u8|WR_MASK[0]                                                                                                                            ; 39      ;
; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; 36      ;
; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                   ; 32      ;
; VGA_Controller:u9|always0~1                                                                                                                                  ; 31      ;
; VGA_Controller:u9|oVGA_R~0                                                                                                                                   ; 30      ;
; Sdram_Control_4Port:u8|control_interface:control1|INIT_REQ                                                                                                   ; 26      ;
; KEY[0]~input                                                                                                                                                 ; 23      ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|valid_rdreq~0                                                ; 22      ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|valid_rdreq~0                                               ; 22      ;
; Reset_Delay:u13|Equal0~7                                                                                                                                     ; 21      ;
; Sdram_Control_4Port:u8|command:command1|do_writea                                                                                                            ; 20      ;
; Sdram_Control_4Port:u8|command:command1|do_reada                                                                                                             ; 20      ;
; RAW2RGB:u10|Equal0~0                                                                                                                                         ; 19      ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|op_1~16                                                     ; 19      ;
; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                         ; 19      ;
; CMOS_Capture:u0|mCCD_LVAL                                                                                                                                    ; 18      ;
; Sdram_Control_4Port:u8|WR_MASK[0]~2                                                                                                                          ; 18      ;
; Sdram_Control_4Port:u8|Equal0~0                                                                                                                              ; 17      ;
; CMOS_Capture:u0|oDVAL~0                                                                                                                                      ; 16      ;
; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ~1                                                                                                  ; 16      ;
; Sdram_Control_4Port:u8|rWR1_ADDR[21]~26                                                                                                                      ; 16      ;
; Sdram_Control_4Port:u8|rWR1_ADDR[21]~25                                                                                                                      ; 16      ;
; Sdram_Control_4Port:u8|rRD1_ADDR[18]~26                                                                                                                      ; 16      ;
; Sdram_Control_4Port:u8|rRD1_ADDR[18]~25                                                                                                                      ; 16      ;
; Sdram_Control_4Port:u8|control_interface:control1|LessThan0~2                                                                                                ; 16      ;
; Sdram_Control_4Port:u8|Equal6~0                                                                                                                              ; 14      ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                     ; 13      ;
; Sdram_Control_4Port:u8|ST[0]                                                                                                                                 ; 13      ;
; VGA_Controller:u9|Equal0~3                                                                                                                                   ; 12      ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|valid_wrreq~0                                                ; 12      ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                     ; 12      ;
; RAW2RGB:u10|Equal2~5                                                                                                                                         ; 11      ;
; VGA_Controller:u9|LessThan8~2                                                                                                                                ; 11      ;
; VGA_Controller:u9|LessThan6~1                                                                                                                                ; 11      ;
; Sdram_Control_4Port:u8|command:command1|rw_flag~0                                                                                                            ; 11      ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[9]~0                          ; 10      ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|cout_actual                                   ; 10      ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                     ; 10      ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                     ; 10      ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                     ; 10      ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; 10      ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                     ; 10      ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|valid_wrreq~1                                               ; 10      ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                    ; 10      ;
; Sdram_Control_4Port:u8|command:command1|always0~5                                                                                                            ; 10      ;
; Sdram_Control_4Port:u8|ST[3]~3                                                                                                                               ; 10      ;
; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                                            ; 10      ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[9]                            ; 10      ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[8]                            ; 10      ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[7]                            ; 10      ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[6]                            ; 10      ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[5]                            ; 10      ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[4]                            ; 10      ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; 10      ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; 10      ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[1]                            ; 10      ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[0]                            ; 10      ;
; Curve_Averaging:u111|Add0~18                                                                                                                                 ; 10      ;
; Curve_Averaging:u111|Add1~18                                                                                                                                 ; 10      ;
; Curve_Averaging:u111|Add2~18                                                                                                                                 ; 10      ;
; Curve_Averaging:u111|mRed[19]                                                                                                                                ; 10      ;
; Curve_Averaging:u111|mGreen[19]                                                                                                                              ; 10      ;
; Curve_Averaging:u111|mBlue[19]                                                                                                                               ; 10      ;
; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                         ; 10      ;
; Sdram_Control_4Port:u8|ST[1]~15                                                                                                                              ; 9       ;
; RAW2RGB:u10|rBlue[9]~14                                                                                                                                      ; 9       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                       ; 9       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                     ; 9       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; 9       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                    ; 9       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                    ; 9       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                    ; 9       ;
; Sdram_Control_4Port:u8|command:command1|command_done                                                                                                         ; 9       ;
; Sdram_Control_4Port:u8|command:command1|do_refresh                                                                                                           ; 9       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                       ; 8       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                       ; 8       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; 8       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; 8       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                    ; 8       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                    ; 8       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                    ; 8       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                    ; 8       ;
; Sdram_Control_4Port:u8|ST[1]                                                                                                                                 ; 8       ;
; Sdram_Control_4Port:u8|command:command1|command_delay[0]                                                                                                     ; 7       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                       ; 7       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                       ; 7       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                       ; 7       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                       ; 7       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                       ; 7       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; 7       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; 7       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; 7       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; 7       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; 7       ;
; Reset_Delay:u13|oRST_0                                                                                                                                       ; 7       ;
; Sdram_Control_4Port:u8|ST[2]                                                                                                                                 ; 7       ;
; Sdram_Control_4Port:u8|ST[8]                                                                                                                                 ; 7       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                     ; 6       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                     ; 6       ;
; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ; 6       ;
; Sdram_Control_4Port:u8|Equal5~2                                                                                                                              ; 6       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[3]                                                                                              ; 6       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[2]                                                                                              ; 6       ;
; VGA_Controller:u9|H_Cont[8]                                                                                                                                  ; 6       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; 5       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; 5       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; 5       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; 5       ;
; Sdram_Control_4Port:u8|PM_STOP                                                                                                                               ; 5       ;
; Sdram_Control_4Port:u8|Equal4~0                                                                                                                              ; 5       ;
; Sdram_Control_4Port:u8|Equal5~3                                                                                                                              ; 5       ;
; Sdram_Control_4Port:u8|Pre_RD                                                                                                                                ; 5       ;
; Sdram_Control_4Port:u8|Write                                                                                                                                 ; 5       ;
; Sdram_Control_4Port:u8|Equal7~0                                                                                                                              ; 5       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[19]                          ; 5       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[16]                          ; 5       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[17]                          ; 5       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[18]                          ; 5       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[13]                          ; 5       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[14]                          ; 5       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[15]                          ; 5       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[10]                          ; 5       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[11]                          ; 5       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[12]                          ; 5       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[5]                                                                                              ; 5       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[4]                                                                                              ; 5       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[8]                                                                                              ; 5       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[7]                                                                                              ; 5       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[6]                                                                                              ; 5       ;
; VGA_Controller:u9|H_Cont[9]                                                                                                                                  ; 5       ;
; VGA_Controller:u9|H_Cont[7]                                                                                                                                  ; 5       ;
; VGA_Controller:u9|H_Cont[6]                                                                                                                                  ; 5       ;
; VGA_Controller:u9|H_Cont[5]                                                                                                                                  ; 5       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4                                                        ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~2                              ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                          ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~0                               ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                          ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~2                             ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~1                              ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                         ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor3                         ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor3                         ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor6                         ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor6                         ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin|xor3                        ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin|xor3                        ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin|xor6                        ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin|xor6                        ; 4       ;
; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                              ; 4       ;
; Sdram_Control_4Port:u8|command:command1|rp_done~2                                                                                                            ; 4       ;
; Sdram_Control_4Port:u8|control_interface:control1|LessThan1~2                                                                                                ; 4       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[0]                                                                                              ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|ram_address_a[8]                                             ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2]  ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5]  ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8]  ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9]  ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                    ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                    ; 4       ;
; Sdram_Control_4Port:u8|Read                                                                                                                                  ; 4       ;
; rCMOS_LVAL                                                                                                                                                   ; 4       ;
; rCMOS_FVAL                                                                                                                                                   ; 4       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[29]                          ; 4       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[26]                          ; 4       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[27]                          ; 4       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[28]                          ; 4       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[23]                          ; 4       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[24]                          ; 4       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[25]                          ; 4       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[20]                          ; 4       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[21]                          ; 4       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[22]                          ; 4       ;
; CMOS_Capture:u0|Y_Cont[8]                                                                                                                                    ; 4       ;
; CMOS_Capture:u0|Y_Cont[7]                                                                                                                                    ; 4       ;
; CMOS_Capture:u0|Y_Cont[6]                                                                                                                                    ; 4       ;
; CMOS_Capture:u0|Y_Cont[4]                                                                                                                                    ; 4       ;
; CMOS_Capture:u0|Y_Cont[5]                                                                                                                                    ; 4       ;
; Reset_Delay:u13|Cont[21]                                                                                                                                     ; 4       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[15]                                                                                             ; 4       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[9]                                                                                              ; 4       ;
; VGA_Controller:u9|V_Cont[9]                                                                                                                                  ; 4       ;
; VGA_Controller:u9|V_Cont[3]                                                                                                                                  ; 4       ;
; VGA_Controller:u9|V_Cont[2]                                                                                                                                  ; 4       ;
; VGA_Controller:u9|V_Cont[1]                                                                                                                                  ; 4       ;
; VGA_Controller:u9|V_Cont[4]                                                                                                                                  ; 4       ;
; VGA_Controller:u9|V_Cont[5]                                                                                                                                  ; 4       ;
; VGA_Controller:u9|H_Cont[10]                                                                                                                                 ; 4       ;
; VGA_Controller:u9|V_Cont[10]                                                                                                                                 ; 4       ;
; Sdram_Control_4Port:u8|command:command1|REF_ACK~_wirecell                                                                                                    ; 3       ;
; RAW2RGB:u10|wData2_d1[9]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData1_d1[9]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData2_d1[8]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData1_d1[8]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData2_d1[7]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData1_d1[7]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData2_d1[6]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData1_d1[6]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData2_d1[5]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData1_d1[5]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData2_d1[4]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData1_d1[4]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData2_d1[3]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData1_d1[3]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData2_d1[2]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData1_d1[2]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData2_d1[1]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData1_d1[1]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData1_d1[0]                                                                                                                                     ; 3       ;
; RAW2RGB:u10|wData2_d1[0]                                                                                                                                     ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|cntr_cout[5]~0                   ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~1                               ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~4                             ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|cntr_cout[5]~0                   ; 3       ;
; Reset_Delay:u13|Cont[0]                                                                                                                                      ; 3       ;
; CMOS_Capture:u0|mSTART                                                                                                                                       ; 3       ;
; Sdram_Control_4Port:u8|command:command1|rp_done~1                                                                                                            ; 3       ;
; Sdram_Control_4Port:u8|control_interface:control1|LessThan1~3                                                                                                ; 3       ;
; Sdram_Control_4Port:u8|control_interface:control1|LessThan1~0                                                                                                ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|ram_address_b[8]                                             ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                       ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                       ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4]  ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7]  ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1]  ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|ram_address_b[8]                                            ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|ram_address_a[8]                                            ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ; 3       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~2               ; 3       ;
; Curve_Averaging:u111|oDVAL                                                                                                                                   ; 3       ;
; Sdram_Control_4Port:u8|mWR_DONE                                                                                                                              ; 3       ;
; Sdram_Control_4Port:u8|mRD_DONE                                                                                                                              ; 3       ;
; CMOS_Capture:u0|rSYNC                                                                                                                                        ; 3       ;
; Sdram_Control_4Port:u8|command:command1|always0~1                                                                                                            ; 3       ;
; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                                ; 3       ;
; VGA_Controller:u9|LessThan4~0                                                                                                                                ; 3       ;
; Sdram_Control_4Port:u8|command:command1|oe4                                                                                                                  ; 3       ;
; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                                                ; 3       ;
; Sdram_Control_4Port:u8|command:command1|always4~0                                                                                                            ; 3       ;
; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                    ; 3       ;
; Sdram_Control_4Port:u8|ST[3]                                                                                                                                 ; 3       ;
; Sdram_Control_4Port:u8|ST[4]                                                                                                                                 ; 3       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[0]                           ; 3       ;
; CMOS_Capture:u0|Y_Cont[3]                                                                                                                                    ; 3       ;
; CMOS_Capture:u0|Y_Cont[2]                                                                                                                                    ; 3       ;
; CMOS_Capture:u0|Y_Cont[1]                                                                                                                                    ; 3       ;
; CMOS_Capture:u0|Y_Cont[15]                                                                                                                                   ; 3       ;
; CMOS_Capture:u0|Y_Cont[14]                                                                                                                                   ; 3       ;
; CMOS_Capture:u0|Y_Cont[13]                                                                                                                                   ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[22]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[22]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[21]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[21]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[23]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[23]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[20]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[20]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[19]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[19]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[18]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[18]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[8]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[8]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[17]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[17]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[16]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[16]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[15]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[15]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[14]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[14]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[13]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[13]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[12]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[12]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[11]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[11]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[10]                                                                                                                         ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[10]                                                                                                                         ; 3       ;
; Reset_Delay:u13|Cont[20]                                                                                                                                     ; 3       ;
; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                                             ; 3       ;
; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                                              ; 3       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[9]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[9]                                                                                                                          ; 3       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[1]                                                                                              ; 3       ;
; VGA_Controller:u9|H_Cont[0]                                                                                                                                  ; 3       ;
; VGA_Controller:u9|H_Cont[1]                                                                                                                                  ; 3       ;
; VGA_Controller:u9|H_Cont[2]                                                                                                                                  ; 3       ;
; VGA_Controller:u9|H_Cont[3]                                                                                                                                  ; 3       ;
; VGA_Controller:u9|H_Cont[4]                                                                                                                                  ; 3       ;
; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                              ; 3       ;
; CLOCK_50~input                                                                                                                                               ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0~_wirecell            ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0~_wirecell             ; 2       ;
; RAW2RGB:u10|Equal2~0                                                                                                                                         ; 2       ;
; CMOS_Capture:u0|always1~1                                                                                                                                    ; 2       ;
; CMOS_Capture:u0|always1~0                                                                                                                                    ; 2       ;
; CMOS_Capture:u0|mPOS_VAL                                                                                                                                     ; 2       ;
; Sdram_Control_4Port:u8|CMD[1]~0                                                                                                                              ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~4                              ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~2                               ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~5                             ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~4                              ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~5               ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|PRECHARGE~1                                                                                                ; 2       ;
; Sdram_Control_4Port:u8|command:command1|always3~0                                                                                                            ; 2       ;
; Sdram_Control_4Port:u8|Equal8~0                                                                                                                              ; 2       ;
; Sdram_Control_4Port:u8|Equal7~1                                                                                                                              ; 2       ;
; Reset_Delay:u13|Equal0~6                                                                                                                                     ; 2       ;
; Reset_Delay:u13|Equal0~5                                                                                                                                     ; 2       ;
; Reset_Delay:u13|Equal0~4                                                                                                                                     ; 2       ;
; CMOS_Capture:u0|Pre_FVAL                                                                                                                                     ; 2       ;
; Sdram_Control_4Port:u8|CMD[1]                                                                                                                                ; 2       ;
; Sdram_Control_4Port:u8|CMD[0]                                                                                                                                ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|LOAD_MODE~0                                                                                                ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|PRECHARGE~0                                                                                                ; 2       ;
; VGA_Controller:u9|Equal0~1                                                                                                                                   ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                   ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                   ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                   ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                   ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                   ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                   ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                   ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                   ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                   ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                   ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3]  ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6]  ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0]  ; 2       ;
; Sdram_Control_4Port:u8|OUT_VALID                                                                                                                             ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; 2       ;
; Sdram_Control_4Port:u8|IN_REQ                                                                                                                                ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~4               ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~3               ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~1               ; 2       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~0               ; 2       ;
; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ; 2       ;
; Sdram_Control_4Port:u8|command:command1|always0~3                                                                                                            ; 2       ;
; Sdram_Control_4Port:u8|command:command1|always0~2                                                                                                            ; 2       ;
; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                                ; 2       ;
; VGA_Controller:u9|LessThan4~2                                                                                                                                ; 2       ;
; VGA_Controller:u9|LessThan5~0                                                                                                                                ; 2       ;
; VGA_Controller:u9|Equal0~0                                                                                                                                   ; 2       ;
; Sdram_Control_4Port:u8|command:command1|do_initial                                                                                                           ; 2       ;
; Sdram_Control_4Port:u8|command:command1|CS_N~0                                                                                                               ; 2       ;
; Sdram_Control_4Port:u8|command:command1|WE_N~0                                                                                                               ; 2       ;
; Sdram_Control_4Port:u8|Equal10~0                                                                                                                             ; 2       ;
; Sdram_Control_4Port:u8|Read~0                                                                                                                                ; 2       ;
; Sdram_Control_4Port:u8|Write~0                                                                                                                               ; 2       ;
; Sdram_Control_4Port:u8|ST[3]~2                                                                                                                               ; 2       ;
; Sdram_Control_4Port:u8|Pre_WR                                                                                                                                ; 2       ;
; Sdram_Control_4Port:u8|DQM~0                                                                                                                                 ; 2       ;
; Sdram_Control_4Port:u8|Equal5~0                                                                                                                              ; 2       ;
; Sdram_Control_4Port:u8|ST[5]                                                                                                                                 ; 2       ;
; Sdram_Control_4Port:u8|ST[6]                                                                                                                                 ; 2       ;
; Sdram_Control_4Port:u8|ST[7]                                                                                                                                 ; 2       ;
; Sdram_Control_4Port:u8|ST[9]                                                                                                                                 ; 2       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_comb_bita9~0                          ; 2       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[9]                           ; 2       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[7]                           ; 2       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[8]                           ; 2       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[6]                           ; 2       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[4]                           ; 2       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[5]                           ; 2       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[3]                           ; 2       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[1]                           ; 2       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[2]                           ; 2       ;
; CMOS_Capture:u0|X_Cont[15]                                                                                                                                   ; 2       ;
; CMOS_Capture:u0|X_Cont[14]                                                                                                                                   ; 2       ;
; CMOS_Capture:u0|X_Cont[13]                                                                                                                                   ; 2       ;
; CMOS_Capture:u0|X_Cont[12]                                                                                                                                   ; 2       ;
; CMOS_Capture:u0|X_Cont[11]                                                                                                                                   ; 2       ;
; CMOS_Capture:u0|X_Cont[10]                                                                                                                                   ; 2       ;
; CMOS_Capture:u0|X_Cont[9]                                                                                                                                    ; 2       ;
; CMOS_Capture:u0|X_Cont[8]                                                                                                                                    ; 2       ;
; CMOS_Capture:u0|X_Cont[7]                                                                                                                                    ; 2       ;
; CMOS_Capture:u0|X_Cont[6]                                                                                                                                    ; 2       ;
; CMOS_Capture:u0|X_Cont[5]                                                                                                                                    ; 2       ;
; CMOS_Capture:u0|X_Cont[4]                                                                                                                                    ; 2       ;
; CMOS_Capture:u0|X_Cont[3]                                                                                                                                    ; 2       ;
; CMOS_Capture:u0|Y_Cont[12]                                                                                                                                   ; 2       ;
; CMOS_Capture:u0|Y_Cont[11]                                                                                                                                   ; 2       ;
; CMOS_Capture:u0|Y_Cont[10]                                                                                                                                   ; 2       ;
; CMOS_Capture:u0|Y_Cont[9]                                                                                                                                    ; 2       ;
; Sdram_Control_4Port:u8|command:command1|rp_shift[3]                                                                                                          ; 2       ;
; RAW2RGB:u10|rBlue[0]                                                                                                                                         ; 2       ;
; Reset_Delay:u13|Cont[19]                                                                                                                                     ; 2       ;
; Reset_Delay:u13|Cont[18]                                                                                                                                     ; 2       ;
; Reset_Delay:u13|Cont[17]                                                                                                                                     ; 2       ;
; Reset_Delay:u13|Cont[16]                                                                                                                                     ; 2       ;
; Reset_Delay:u13|Cont[15]                                                                                                                                     ; 2       ;
; Reset_Delay:u13|Cont[14]                                                                                                                                     ; 2       ;
; Reset_Delay:u13|Cont[13]                                                                                                                                     ; 2       ;
; Reset_Delay:u13|Cont[12]                                                                                                                                     ; 2       ;
; Reset_Delay:u13|Cont[11]                                                                                                                                     ; 2       ;
; Reset_Delay:u13|Cont[10]                                                                                                                                     ; 2       ;
; Reset_Delay:u13|Cont[9]                                                                                                                                      ; 2       ;
; Reset_Delay:u13|Cont[8]                                                                                                                                      ; 2       ;
; Reset_Delay:u13|Cont[7]                                                                                                                                      ; 2       ;
; Reset_Delay:u13|Cont[6]                                                                                                                                      ; 2       ;
; Reset_Delay:u13|Cont[5]                                                                                                                                      ; 2       ;
; Reset_Delay:u13|Cont[4]                                                                                                                                      ; 2       ;
; Reset_Delay:u13|Cont[3]                                                                                                                                      ; 2       ;
; Reset_Delay:u13|Cont[2]                                                                                                                                      ; 2       ;
; Reset_Delay:u13|Cont[1]                                                                                                                                      ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[15]                                                                                                  ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[14]                                                                                                  ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[13]                                                                                                  ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[12]                                                                                                  ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[11]                                                                                                  ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[10]                                                                                                  ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[9]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[8]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[7]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[6]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[5]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[4]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[3]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[2]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[1]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|timer[0]                                                                                                   ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[12]                                                                                             ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[11]                                                                                             ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[10]                                                                                             ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[14]                                                                                             ; 2       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[13]                                                                                             ; 2       ;
; VGA_Controller:u9|V_Cont[0]                                                                                                                                  ; 2       ;
; VGA_Controller:u9|V_Cont[8]                                                                                                                                  ; 2       ;
; VGA_Controller:u9|V_Cont[7]                                                                                                                                  ; 2       ;
; VGA_Controller:u9|V_Cont[6]                                                                                                                                  ; 2       ;
; RAW2RGB:u10|dval_ctrl_en~feeder                                                                                                                              ; 1       ;
; KEY[3]~input                                                                                                                                                 ; 1       ;
; KEY[2]~input                                                                                                                                                 ; 1       ;
; CLOCK_27~input                                                                                                                                               ; 1       ;
; GPIO2[21]~input                                                                                                                                              ; 1       ;
; GPIO2[20]~input                                                                                                                                              ; 1       ;
; GPIO2[19]~input                                                                                                                                              ; 1       ;
; GPIO2[16]~input                                                                                                                                              ; 1       ;
; GPIO2[15]~input                                                                                                                                              ; 1       ;
; GPIO2[10]~input                                                                                                                                              ; 1       ;
; GPIO2[9]~input                                                                                                                                               ; 1       ;
; GPIO2[8]~input                                                                                                                                               ; 1       ;
; GPIO2[3]~input                                                                                                                                               ; 1       ;
; GPIO2[2]~input                                                                                                                                               ; 1       ;
; GPIO2[1]~input                                                                                                                                               ; 1       ;
; GPIO2[0]~input                                                                                                                                               ; 1       ;
; SDR1_DQ[29]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[28]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[27]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[26]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[25]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[24]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[23]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[22]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[21]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[20]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[19]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[18]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[17]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[16]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[15]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[14]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[13]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[12]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[11]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[10]~input                                                                                                                                            ; 1       ;
; SDR1_DQ[9]~input                                                                                                                                             ; 1       ;
; SDR1_DQ[8]~input                                                                                                                                             ; 1       ;
; SDR1_DQ[7]~input                                                                                                                                             ; 1       ;
; SDR1_DQ[6]~input                                                                                                                                             ; 1       ;
; SDR1_DQ[5]~input                                                                                                                                             ; 1       ;
; SDR1_DQ[4]~input                                                                                                                                             ; 1       ;
; SDR1_DQ[3]~input                                                                                                                                             ; 1       ;
; SDR1_DQ[2]~input                                                                                                                                             ; 1       ;
; SDR1_DQ[1]~input                                                                                                                                             ; 1       ;
; SDR1_DQ[0]~input                                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay~9                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay~8                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay[7]                                                                                                     ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay~7                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay[6]                                                                                                     ; 1       ;
; rCMOS_DATA[9]                                                                                                                                                ; 1       ;
; rCMOS_DATA[8]                                                                                                                                                ; 1       ;
; rCMOS_DATA[7]                                                                                                                                                ; 1       ;
; rCMOS_DATA[6]                                                                                                                                                ; 1       ;
; rCMOS_DATA[5]                                                                                                                                                ; 1       ;
; rCMOS_DATA[4]                                                                                                                                                ; 1       ;
; rCMOS_DATA[3]                                                                                                                                                ; 1       ;
; rCMOS_DATA[2]                                                                                                                                                ; 1       ;
; rCMOS_DATA[1]                                                                                                                                                ; 1       ;
; rCMOS_DATA[0]                                                                                                                                                ; 1       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|cmpr_ugc:cmpr6|aneb_result_wire[0]~2          ; 1       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|cmpr_ugc:cmpr6|aneb_result_wire[0]~1          ; 1       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|cmpr_ugc:cmpr6|aneb_result_wire[0]~0          ; 1       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[0]                            ; 1       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[1]                            ; 1       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[2]                            ; 1       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[3]                            ; 1       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[4]                            ; 1       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[5]                            ; 1       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[6]                            ; 1       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[7]                            ; 1       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[8]                            ; 1       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[9]                            ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay~6                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay[5]                                                                                                     ; 1       ;
; CMOS_Capture:u0|mCCD_DATA[9]                                                                                                                                 ; 1       ;
; CMOS_Capture:u0|mCCD_DATA[8]                                                                                                                                 ; 1       ;
; CMOS_Capture:u0|mCCD_DATA[7]                                                                                                                                 ; 1       ;
; CMOS_Capture:u0|mCCD_DATA[6]                                                                                                                                 ; 1       ;
; CMOS_Capture:u0|mCCD_DATA[5]                                                                                                                                 ; 1       ;
; CMOS_Capture:u0|mCCD_DATA[4]                                                                                                                                 ; 1       ;
; CMOS_Capture:u0|mCCD_DATA[3]                                                                                                                                 ; 1       ;
; CMOS_Capture:u0|mCCD_DATA[2]                                                                                                                                 ; 1       ;
; CMOS_Capture:u0|mCCD_DATA[1]                                                                                                                                 ; 1       ;
; CMOS_Capture:u0|mCCD_DATA[0]                                                                                                                                 ; 1       ;
; CMOS_Capture:u0|Equal2~0                                                                                                                                     ; 1       ;
; CMOS_Capture:u0|Pre_LVAL                                                                                                                                     ; 1       ;
; Sdram_Control_4Port:u8|command:command1|rp_shift~4                                                                                                           ; 1       ;
; Sdram_Control_4Port:u8|command:command1|rp_shift~3                                                                                                           ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay~5                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay[4]                                                                                                     ; 1       ;
; RAW2RGB:u10|rRed~19                                                                                                                                          ; 1       ;
; RAW2RGB:u10|rRed~18                                                                                                                                          ; 1       ;
; RAW2RGB:u10|rRed~17                                                                                                                                          ; 1       ;
; RAW2RGB:u10|rRed~16                                                                                                                                          ; 1       ;
; RAW2RGB:u10|rRed~15                                                                                                                                          ; 1       ;
; RAW2RGB:u10|rRed~14                                                                                                                                          ; 1       ;
; RAW2RGB:u10|rRed~13                                                                                                                                          ; 1       ;
; RAW2RGB:u10|rRed~12                                                                                                                                          ; 1       ;
; RAW2RGB:u10|rRed~11                                                                                                                                          ; 1       ;
; RAW2RGB:u10|rRed~10                                                                                                                                          ; 1       ;
; RAW2RGB:u10|rRed~9                                                                                                                                           ; 1       ;
; RAW2RGB:u10|Add0~20                                                                                                                                          ; 1       ;
; RAW2RGB:u10|Add0~19                                                                                                                                          ; 1       ;
; RAW2RGB:u10|Add0~18                                                                                                                                          ; 1       ;
; RAW2RGB:u10|Add0~17                                                                                                                                          ; 1       ;
; RAW2RGB:u10|Add0~16                                                                                                                                          ; 1       ;
; RAW2RGB:u10|Add0~15                                                                                                                                          ; 1       ;
; RAW2RGB:u10|Add0~14                                                                                                                                          ; 1       ;
; RAW2RGB:u10|Add0~13                                                                                                                                          ; 1       ;
; RAW2RGB:u10|Add0~12                                                                                                                                          ; 1       ;
; RAW2RGB:u10|Add0~11                                                                                                                                          ; 1       ;
; RAW2RGB:u10|Add0~10                                                                                                                                          ; 1       ;
; RAW2RGB:u10|Add0~9                                                                                                                                           ; 1       ;
; RAW2RGB:u10|Add0~8                                                                                                                                           ; 1       ;
; RAW2RGB:u10|Add0~7                                                                                                                                           ; 1       ;
; RAW2RGB:u10|Add0~6                                                                                                                                           ; 1       ;
; RAW2RGB:u10|Add0~5                                                                                                                                           ; 1       ;
; RAW2RGB:u10|Add0~4                                                                                                                                           ; 1       ;
; RAW2RGB:u10|Add0~3                                                                                                                                           ; 1       ;
; RAW2RGB:u10|Add0~2                                                                                                                                           ; 1       ;
; RAW2RGB:u10|Add0~1                                                                                                                                           ; 1       ;
; RAW2RGB:u10|rBlue~31                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~30                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~29                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~28                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~27                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~26                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~25                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~24                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~23                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~22                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~21                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~20                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~19                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~18                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~17                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~16                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~15                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~13                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~12                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~11                                                                                                                                         ; 1       ;
; RAW2RGB:u10|rBlue~10                                                                                                                                         ; 1       ;
; RAW2RGB:u10|wData0_d1[0]                                                                                                                                     ; 1       ;
; RAW2RGB:u10|Equal2~4                                                                                                                                         ; 1       ;
; RAW2RGB:u10|Equal2~3                                                                                                                                         ; 1       ;
; CMOS_Capture:u0|always1~5                                                                                                                                    ; 1       ;
; CMOS_Capture:u0|always1~4                                                                                                                                    ; 1       ;
; CMOS_Capture:u0|always1~3                                                                                                                                    ; 1       ;
; CMOS_Capture:u0|LessThan4~2                                                                                                                                  ; 1       ;
; CMOS_Capture:u0|LessThan4~1                                                                                                                                  ; 1       ;
; CMOS_Capture:u0|LessThan4~0                                                                                                                                  ; 1       ;
; CMOS_Capture:u0|always1~2                                                                                                                                    ; 1       ;
; CMOS_Capture:u0|LessThan1~0                                                                                                                                  ; 1       ;
; RAW2RGB:u10|Equal2~2                                                                                                                                         ; 1       ;
; RAW2RGB:u10|Equal2~1                                                                                                                                         ; 1       ;
; Sdram_Control_4Port:u8|command:command1|rp_shift~2                                                                                                           ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay~4                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay[3]                                                                                                     ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~7                              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~6                              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~7                               ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~6                               ; 1       ;
; RAW2RGB:u10|rRed[0]                                                                                                                                          ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~8                             ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~7                             ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~7                              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~6                              ; 1       ;
; RAW2RGB:u10|dval_ctrl                                                                                                                                        ; 1       ;
; Sdram_Control_4Port:u8|command:command1|rp_shift~1                                                                                                           ; 1       ;
; Sdram_Control_4Port:u8|command:command1|rp_shift[2]                                                                                                          ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay~3                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay[2]                                                                                                     ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~5                              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                           ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                           ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                           ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                           ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                           ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                           ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                           ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                           ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                           ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                           ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~5                               ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a2                    ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1                    ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                    ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~6                             ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                          ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                          ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                          ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                          ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                          ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~5                              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a2                   ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1                   ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                   ; 1       ;
; RAW2RGB:u10|oDval~0                                                                                                                                          ; 1       ;
; RAW2RGB:u10|rDval                                                                                                                                            ; 1       ;
; RAW2RGB:u10|dval_ctrl_en                                                                                                                                     ; 1       ;
; Reset_Delay:u13|Cont[0]~21                                                                                                                                   ; 1       ;
; CMOS_Capture:u0|mCCD_FVAL~0                                                                                                                                  ; 1       ;
; CMOS_Capture:u0|mSTART~0                                                                                                                                     ; 1       ;
; Sdram_Control_4Port:u8|command:command1|REF_ACK~0                                                                                                            ; 1       ;
; Sdram_Control_4Port:u8|command:command1|ex_write~0                                                                                                           ; 1       ;
; Sdram_Control_4Port:u8|command:command1|ex_read~0                                                                                                            ; 1       ;
; Sdram_Control_4Port:u8|command:command1|rp_shift~0                                                                                                           ; 1       ;
; Sdram_Control_4Port:u8|command:command1|rp_shift[1]                                                                                                          ; 1       ;
; Sdram_Control_4Port:u8|Selector0~0                                                                                                                           ; 1       ;
; Sdram_Control_4Port:u8|Selector1~0                                                                                                                           ; 1       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[21]~24                                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[21]~23                                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[21]~22                                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[21]~21                                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[21]~20                                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[18]~24                                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[18]~23                                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[18]~22                                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[18]~21                                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[18]~20                                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay~2                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_delay[1]                                                                                                     ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|init_timer[0]~43                                                                                           ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|LessThan0~1                                                                                                ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|LessThan0~0                                                                                                ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9~0                     ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8~0                     ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7~0                     ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6~0                     ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5~0                     ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~3                              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4~0                     ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3~0                     ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2~0                     ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~1                              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1~0                     ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~0                              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0]  ; 1       ;
; VGA_Controller:u9|always0~3                                                                                                                                  ; 1       ;
; VGA_Controller:u9|always0~2                                                                                                                                  ; 1       ;
; VGA_Controller:u9|LessThan2~1                                                                                                                                ; 1       ;
; VGA_Controller:u9|LessThan2~0                                                                                                                                ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]~9                   ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]~8                   ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~4                               ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]~7                   ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~3                               ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]~6                   ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]~5                   ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]~4                   ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]~3                   ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]~2                   ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]~1                   ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]~0                   ; 1       ;
; Sdram_Control_4Port:u8|OUT_VALID~0                                                                                                                           ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9~0                    ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8~0                    ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7~0                    ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6~0                    ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5~0                    ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~3                             ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4~0                    ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3~0                    ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2~0                    ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~1                             ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1~0                    ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|_~0                             ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; 1       ;
; Sdram_Control_4Port:u8|IN_REQ~0                                                                                                                              ; 1       ;
; Sdram_Control_4Port:u8|Equal9~0                                                                                                                              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]~9                  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]~8                  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]~7                  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]~6                  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]~5                  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]~4                  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]~3                  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]~2                  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~3                              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]~1                  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~2                              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]~0                  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|_~0                              ; 1       ;
; RAW2RGB:u10|oDval                                                                                                                                            ; 1       ;
; Sdram_Control_4Port:u8|mADDR~15                                                                                                                              ; 1       ;
; Sdram_Control_4Port:u8|mADDR~14                                                                                                                              ; 1       ;
; Sdram_Control_4Port:u8|mADDR~13                                                                                                                              ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|REFRESH~3                                                                                                  ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|REFRESH~2                                                                                                  ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|REFRESH~1                                                                                                  ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|REFRESH~0                                                                                                  ; 1       ;
; Sdram_Control_4Port:u8|mADDR~12                                                                                                                              ; 1       ;
; Sdram_Control_4Port:u8|command:command1|rw_shift~0                                                                                                           ; 1       ;
; Sdram_Control_4Port:u8|command:command1|rw_shift[1]                                                                                                          ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|PRECHARGE~3                                                                                                ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|PRECHARGE~2                                                                                                ; 1       ;
; Sdram_Control_4Port:u8|mADDR~11                                                                                                                              ; 1       ;
; Sdram_Control_4Port:u8|mADDR~10                                                                                                                              ; 1       ;
; Sdram_Control_4Port:u8|mADDR~9                                                                                                                               ; 1       ;
; Sdram_Control_4Port:u8|mADDR~8                                                                                                                               ; 1       ;
; Sdram_Control_4Port:u8|mADDR~7                                                                                                                               ; 1       ;
; Sdram_Control_4Port:u8|mADDR~6                                                                                                                               ; 1       ;
; Sdram_Control_4Port:u8|mADDR~5                                                                                                                               ; 1       ;
; Sdram_Control_4Port:u8|mADDR~4                                                                                                                               ; 1       ;
; Sdram_Control_4Port:u8|mADDR~3                                                                                                                               ; 1       ;
; Sdram_Control_4Port:u8|mADDR~2                                                                                                                               ; 1       ;
; Sdram_Control_4Port:u8|mADDR~1                                                                                                                               ; 1       ;
; Sdram_Control_4Port:u8|command:command1|CM_ACK~0                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|mWR_DONE~0                                                                                                                            ; 1       ;
; Sdram_Control_4Port:u8|mRD_DONE~0                                                                                                                            ; 1       ;
; Reset_Delay:u13|oRST_0~0                                                                                                                                     ; 1       ;
; Reset_Delay:u13|Equal0~3                                                                                                                                     ; 1       ;
; Reset_Delay:u13|Equal0~2                                                                                                                                     ; 1       ;
; Reset_Delay:u13|Equal0~1                                                                                                                                     ; 1       ;
; Reset_Delay:u13|Equal0~0                                                                                                                                     ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor0                         ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor0                         ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor1                         ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor1                         ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor2                         ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor2                         ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor4                         ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor4                         ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor5                         ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor5                         ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor7                         ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin|xor7                         ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin|xor8                         ; 1       ;
; CMOS_Capture:u0|rSYNC~0                                                                                                                                      ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin|xor0                        ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin|xor0                        ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin|xor1                        ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin|xor1                        ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin|xor2                        ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin|xor2                        ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin|xor4                        ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin|xor4                        ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin|xor5                        ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin|xor5                        ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin|xor7                        ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin|xor7                        ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin|xor8                        ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin|xor8                        ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|Equal2~0                                                                                                   ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ~0                                                                                                  ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|Equal3~4                                                                                                   ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|Equal3~3                                                                                                   ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|Equal3~2                                                                                                   ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|Equal3~1                                                                                                   ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|Equal3~0                                                                                                   ; 1       ;
; Sdram_Control_4Port:u8|command:command1|rp_done~0                                                                                                            ; 1       ;
; Sdram_Control_4Port:u8|command:command1|rp_shift[0]                                                                                                          ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|Equal1~0                                                                                                   ; 1       ;
; Sdram_Control_4Port:u8|mADDR~0                                                                                                                               ; 1       ;
; Sdram_Control_4Port:u8|command:command1|command_done~0                                                                                                       ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|LOAD_MODE~2                                                                                                ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|LOAD_MODE~1                                                                                                ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|LessThan1~1                                                                                                ; 1       ;
; VGA_Controller:u9|LessThan7~0                                                                                                                                ; 1       ;
; VGA_Controller:u9|oVGA_V_SYNC~0                                                                                                                              ; 1       ;
; VGA_Controller:u9|Equal0~2                                                                                                                                   ; 1       ;
; VGA_Controller:u9|LessThan8~1                                                                                                                                ; 1       ;
; VGA_Controller:u9|LessThan8~0                                                                                                                                ; 1       ;
; VGA_Controller:u9|LessThan6~0                                                                                                                                ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~5               ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~4               ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~3               ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~2               ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~1               ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~0               ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1]  ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0]  ; 1       ;
; VGA_Controller:u9|oRequest                                                                                                                                   ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~5                ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~4                ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~3                ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~2                ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~1                ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp|aneb_result_wire[0]~0                ; 1       ;
; Curve_Averaging:u111|oRed[9]~9                                                                                                                               ; 1       ;
; Curve_Averaging:u111|oRed[8]~8                                                                                                                               ; 1       ;
; Curve_Averaging:u111|mRed[17]                                                                                                                                ; 1       ;
; Curve_Averaging:u111|oRed[7]~7                                                                                                                               ; 1       ;
; Curve_Averaging:u111|mRed[16]                                                                                                                                ; 1       ;
; Curve_Averaging:u111|oRed[6]~6                                                                                                                               ; 1       ;
; Curve_Averaging:u111|mRed[15]                                                                                                                                ; 1       ;
; Curve_Averaging:u111|oRed[5]~5                                                                                                                               ; 1       ;
; Curve_Averaging:u111|mRed[14]                                                                                                                                ; 1       ;
; Curve_Averaging:u111|oRed[4]~4                                                                                                                               ; 1       ;
; Curve_Averaging:u111|mRed[13]                                                                                                                                ; 1       ;
; Curve_Averaging:u111|oRed[3]~3                                                                                                                               ; 1       ;
; Curve_Averaging:u111|mRed[12]                                                                                                                                ; 1       ;
; Curve_Averaging:u111|oRed[2]~2                                                                                                                               ; 1       ;
; Curve_Averaging:u111|mRed[11]                                                                                                                                ; 1       ;
; Curve_Averaging:u111|oRed[1]~1                                                                                                                               ; 1       ;
; Curve_Averaging:u111|mRed[10]                                                                                                                                ; 1       ;
; Curve_Averaging:u111|oRed[0]~0                                                                                                                               ; 1       ;
; Curve_Averaging:u111|mRed[9]                                                                                                                                 ; 1       ;
; Curve_Averaging:u111|oGreen[9]~9                                                                                                                             ; 1       ;
; Curve_Averaging:u111|oGreen[8]~8                                                                                                                             ; 1       ;
; Curve_Averaging:u111|mGreen[17]                                                                                                                              ; 1       ;
; Curve_Averaging:u111|oGreen[7]~7                                                                                                                             ; 1       ;
; Curve_Averaging:u111|mGreen[16]                                                                                                                              ; 1       ;
; Curve_Averaging:u111|oGreen[6]~6                                                                                                                             ; 1       ;
; Curve_Averaging:u111|mGreen[15]                                                                                                                              ; 1       ;
; Curve_Averaging:u111|oGreen[5]~5                                                                                                                             ; 1       ;
; Curve_Averaging:u111|mGreen[14]                                                                                                                              ; 1       ;
; Curve_Averaging:u111|oGreen[4]~4                                                                                                                             ; 1       ;
; Curve_Averaging:u111|mGreen[13]                                                                                                                              ; 1       ;
; Curve_Averaging:u111|oGreen[3]~3                                                                                                                             ; 1       ;
; Curve_Averaging:u111|mGreen[12]                                                                                                                              ; 1       ;
; Curve_Averaging:u111|oGreen[2]~2                                                                                                                             ; 1       ;
; Curve_Averaging:u111|mGreen[11]                                                                                                                              ; 1       ;
; Curve_Averaging:u111|oGreen[1]~1                                                                                                                             ; 1       ;
; Curve_Averaging:u111|mGreen[10]                                                                                                                              ; 1       ;
; Curve_Averaging:u111|oGreen[0]~0                                                                                                                             ; 1       ;
; Curve_Averaging:u111|mGreen[9]                                                                                                                               ; 1       ;
; Curve_Averaging:u111|oBlue[9]~9                                                                                                                              ; 1       ;
; Curve_Averaging:u111|oBlue[8]~8                                                                                                                              ; 1       ;
; Curve_Averaging:u111|mBlue[17]                                                                                                                               ; 1       ;
; Curve_Averaging:u111|oBlue[7]~7                                                                                                                              ; 1       ;
; Curve_Averaging:u111|mBlue[16]                                                                                                                               ; 1       ;
; Curve_Averaging:u111|oBlue[6]~6                                                                                                                              ; 1       ;
; Curve_Averaging:u111|mBlue[15]                                                                                                                               ; 1       ;
; Curve_Averaging:u111|oBlue[5]~5                                                                                                                              ; 1       ;
; Curve_Averaging:u111|mBlue[14]                                                                                                                               ; 1       ;
; Curve_Averaging:u111|oBlue[4]~4                                                                                                                              ; 1       ;
; Curve_Averaging:u111|mBlue[13]                                                                                                                               ; 1       ;
; Curve_Averaging:u111|oBlue[3]~3                                                                                                                              ; 1       ;
; Curve_Averaging:u111|mBlue[12]                                                                                                                               ; 1       ;
; Curve_Averaging:u111|oBlue[2]~2                                                                                                                              ; 1       ;
; Curve_Averaging:u111|mBlue[11]                                                                                                                               ; 1       ;
; Curve_Averaging:u111|oBlue[1]~1                                                                                                                              ; 1       ;
; Curve_Averaging:u111|mBlue[10]                                                                                                                               ; 1       ;
; Curve_Averaging:u111|oBlue[0]~0                                                                                                                              ; 1       ;
; Curve_Averaging:u111|mBlue[9]                                                                                                                                ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~5              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~4              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~3              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~2              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~1              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp|aneb_result_wire[0]~0              ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|valid_wrreq~0                                               ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5] ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4] ; 1       ;
; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|mADDR[21]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|mADDR[23]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|command:command1|oe4~1                                                                                                                ; 1       ;
; Sdram_Control_4Port:u8|command:command1|oe4~0                                                                                                                ; 1       ;
; Sdram_Control_4Port:u8|command:command1|rw_flag~1                                                                                                            ; 1       ;
; Sdram_Control_4Port:u8|command:command1|always0~6                                                                                                            ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|REFRESH                                                                                                    ; 1       ;
; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|command:command1|do_rw~0                                                                                                              ; 1       ;
; Sdram_Control_4Port:u8|command:command1|rw_shift[0]                                                                                                          ; 1       ;
; Sdram_Control_4Port:u8|command:command1|always0~4                                                                                                            ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|PRECHARGE                                                                                                  ; 1       ;
; Sdram_Control_4Port:u8|mADDR[19]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|mADDR[18]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|mADDR[8]                                                                                                                              ; 1       ;
; Sdram_Control_4Port:u8|mADDR[17]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|mADDR[16]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|mADDR[15]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|mADDR[14]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|mADDR[13]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|mADDR[12]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|mADDR[11]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|mADDR[10]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:u8|control_interface:control1|always1~0                                                                                                  ; 1       ;
; Sdram_Control_4Port:u8|WR_MASK[0]~3                                                                                                                          ; 1       ;
; Sdram_Control_4Port:u8|RD_MASK[0]~0                                                                                                                          ; 1       ;
; Sdram_Control_4Port:u8|WR_MASK[0]~1                                                                                                                          ; 1       ;
; Sdram_Control_4Port:u8|WR_MASK[0]~0                                                                                                                          ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                                ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                                ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                                ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                                ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                                ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+
; Name                                                                                                                                   ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 638          ; 30           ; 638          ; 30           ; yes                    ; no                      ; yes                    ; yes                     ; 19140 ; 638                         ; 30                          ; 638                         ; 30                          ; 19140               ; 4    ; None ; M9K_X25_Y25_N0, M9K_X25_Y27_N0, M9K_X25_Y26_N0, M9K_X25_Y28_N0 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 512                         ; 30                          ; 512                         ; 30                          ; 15360               ; 2    ; None ; M9K_X25_Y16_N0, M9K_X25_Y17_N0                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None ; M9K_X25_Y23_N0, M9K_X25_Y24_N0                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 2                           ; 32                          ; 2                           ; 32                          ; 64                  ; 1    ; None ; M9K_X25_Y19_N0                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 3           ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 5           ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 9           ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 6           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                     ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+--------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Curve_Averaging:u111|lpm_mult:Mult2|mult_4et:auto_generated|w139w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Curve_Averaging:u111|lpm_mult:Mult2|mult_4et:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y27_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; Curve_Averaging:u111|lpm_mult:Mult2|mult_4et:auto_generated|mac_out4     ; Simple Multiplier (9-bit)  ; DSPOUT_X18_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Curve_Averaging:u111|lpm_mult:Mult2|mult_4et:auto_generated|mac_mult3 ;                            ; DSPMULT_X18_Y23_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; Curve_Averaging:u111|lpm_mult:Mult1|mult_4et:auto_generated|w139w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Curve_Averaging:u111|lpm_mult:Mult1|mult_4et:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y23_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; Curve_Averaging:u111|lpm_mult:Mult1|mult_4et:auto_generated|mac_out4     ; Simple Multiplier (9-bit)  ; DSPOUT_X18_Y23_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Curve_Averaging:u111|lpm_mult:Mult1|mult_4et:auto_generated|mac_mult3 ;                            ; DSPMULT_X18_Y23_N1 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; Curve_Averaging:u111|lpm_mult:Mult0|mult_4et:auto_generated|w139w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Curve_Averaging:u111|lpm_mult:Mult0|mult_4et:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y27_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; Curve_Averaging:u111|lpm_mult:Mult0|mult_4et:auto_generated|mac_out4     ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Curve_Averaging:u111|lpm_mult:Mult0|mult_4et:auto_generated|mac_mult3 ;                            ; DSPMULT_X34_Y26_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+--------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,372 / 47,787 ( 3 % ) ;
; C16 interconnects          ; 81 / 1,804 ( 4 % )     ;
; C4 interconnects           ; 672 / 31,272 ( 2 % )   ;
; Direct links               ; 248 / 47,787 ( < 1 % ) ;
; Global clocks              ; 6 / 20 ( 30 % )        ;
; Local interconnects        ; 490 / 15,408 ( 3 % )   ;
; R24 interconnects          ; 97 / 1,775 ( 5 % )     ;
; R4 interconnects           ; 1,116 / 41,310 ( 3 % ) ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.05) ; Number of LABs  (Total = 78) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 7                            ;
; 2                                           ; 6                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 2                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 3                            ;
; 9                                           ; 2                            ;
; 10                                          ; 4                            ;
; 11                                          ; 3                            ;
; 12                                          ; 1                            ;
; 13                                          ; 0                            ;
; 14                                          ; 1                            ;
; 15                                          ; 2                            ;
; 16                                          ; 46                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.83) ; Number of LABs  (Total = 78) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 44                           ;
; 1 Clock                            ; 60                           ;
; 1 Clock enable                     ; 20                           ;
; 1 Sync. clear                      ; 7                            ;
; 1 Sync. load                       ; 5                            ;
; 2 Clock enables                    ; 1                            ;
; 2 Clocks                           ; 6                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.40) ; Number of LABs  (Total = 78) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 4                            ;
; 2                                            ; 6                            ;
; 3                                            ; 1                            ;
; 4                                            ; 3                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 3                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 0                            ;
; 14                                           ; 3                            ;
; 15                                           ; 4                            ;
; 16                                           ; 4                            ;
; 17                                           ; 2                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 3                            ;
; 21                                           ; 2                            ;
; 22                                           ; 7                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 2                            ;
; 26                                           ; 2                            ;
; 27                                           ; 5                            ;
; 28                                           ; 5                            ;
; 29                                           ; 5                            ;
; 30                                           ; 1                            ;
; 31                                           ; 5                            ;
; 32                                           ; 7                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.95) ; Number of LABs  (Total = 78) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 9                            ;
; 2                                               ; 7                            ;
; 3                                               ; 3                            ;
; 4                                               ; 2                            ;
; 5                                               ; 2                            ;
; 6                                               ; 4                            ;
; 7                                               ; 4                            ;
; 8                                               ; 4                            ;
; 9                                               ; 2                            ;
; 10                                              ; 7                            ;
; 11                                              ; 4                            ;
; 12                                              ; 5                            ;
; 13                                              ; 2                            ;
; 14                                              ; 10                           ;
; 15                                              ; 3                            ;
; 16                                              ; 9                            ;
; 17                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.92) ; Number of LABs  (Total = 78) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 5                            ;
; 3                                            ; 5                            ;
; 4                                            ; 10                           ;
; 5                                            ; 6                            ;
; 6                                            ; 1                            ;
; 7                                            ; 3                            ;
; 8                                            ; 3                            ;
; 9                                            ; 3                            ;
; 10                                           ; 3                            ;
; 11                                           ; 2                            ;
; 12                                           ; 2                            ;
; 13                                           ; 2                            ;
; 14                                           ; 3                            ;
; 15                                           ; 1                            ;
; 16                                           ; 3                            ;
; 17                                           ; 0                            ;
; 18                                           ; 2                            ;
; 19                                           ; 1                            ;
; 20                                           ; 2                            ;
; 21                                           ; 2                            ;
; 22                                           ; 0                            ;
; 23                                           ; 7                            ;
; 24                                           ; 1                            ;
; 25                                           ; 5                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
; 30                                           ; 1                            ;
; 31                                           ; 2                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 302          ; 0            ; 302          ; 0            ; 0            ; 304       ; 302          ; 0            ; 304       ; 304       ; 0            ; 0            ; 0            ; 4            ; 225          ; 0            ; 0            ; 225          ; 4            ; 0            ; 152          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 304       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 2            ; 304          ; 2            ; 304          ; 304          ; 0         ; 2            ; 304          ; 0         ; 0         ; 304          ; 304          ; 304          ; 300          ; 79           ; 304          ; 304          ; 79           ; 300          ; 304          ; 152          ; 304          ; 304          ; 304          ; 304          ; 304          ; 304          ; 0         ; 304          ; 304          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[16]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[17]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[18]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_LB_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_UB_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_WE_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_CE_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_OE_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_ADDR[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_ADDR[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_ADDR[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_ADDR[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_ADDR[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_ADDR[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_ADDR[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_ADDR[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_ADDR[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_ADDR[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_ADDR[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_ADDR[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQM[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQM[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQM[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQM[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_WE_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_CAS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_RAS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_CS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_BA[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_BA[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_CLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DCLK               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nCS                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ASDI               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_ADDR[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_ADDR[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_ADDR[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_ADDR[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_ADDR[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_ADDR[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_ADDR[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_ADDR[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_ADDR[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_ADDR[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_ADDR[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_ADDR[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQM[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQM[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQM[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQM[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_WE_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_CAS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_RAS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_CS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_BA[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_BA[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_CLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DP             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DN             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_CMD             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[16]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[17]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[18]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[19]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[20]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[21]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[22]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[23]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[24]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[25]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[26]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[27]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[28]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[29]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[30]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR0_DQ[31]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO3[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[16]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[17]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[18]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[19]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[20]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[21]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[22]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[23]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[24]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[25]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[26]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[27]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[28]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[29]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[30]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR1_DQ[31]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_27           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; On            ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                             ;
+-----------------+---------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register ; Destination Register                                                                                                ; Delay Added in ns ;
+-----------------+---------------------------------------------------------------------------------------------------------------------+-------------------+
; GPIO2[18]       ; RAW2RGB:u10|rBlue[0]                                                                                                ; 0.480             ;
; GPIO2[18]       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4               ; 0.432             ;
; GPIO2[18]       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2] ; 0.292             ;
+-----------------+---------------------------------------------------------------------------------------------------------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Processing started: Mon Nov 26 14:47:39 2012
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MT9V034C_DISPLAY -c MT9V034C_DISPLAY
Info: Parallel compilation is enabled and will use 12 of the 12 processors detected
Info: Selected device EP3C16F484C6 for design "MT9V034C_DISPLAY"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Implemented PLL "Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] port
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[1] port
Info: Implemented PLL "PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|wire_pll1_clk[0] port
Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a12" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a13" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a14" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a15" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a16" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a17" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a19" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a20" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a21" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a22" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a23" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a24" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a25" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a26" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a27" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a28" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a29" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a30" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a31" has a port clk0 that is stuck at GND
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C40F484C6 is compatible
    Info: Device EP3C55F484C6 is compatible
    Info: Device EP3C80F484C6 is compatible
Info: DATA[0] dual-purpose pin not reserved
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning: No exact pin location assignment(s) for 2 pins of 304 total pins
    Info: Pin USB_DP not assigned to an exact location on the device
    Info: Pin USB_DN not assigned to an exact location on the device
Warning: The parameters of the PLL PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1 and the PLL Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged
    Info: The values of the parameter "M" do not match for the PLL atoms Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 and PLL PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1
        Info: The value of the parameter "M" for the PLL atom Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 is 10
        Info: The value of the parameter "M" for the PLL atom PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1 is 12
    Info: The values of the parameter "M INITIAL" do not match for the PLL atoms Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 and PLL PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1
        Info: The value of the parameter "M INITIAL" for the PLL atom Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 is 2
        Info: The value of the parameter "M INITIAL" for the PLL atom PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1 is 1
    Info: The values of the parameter "Min Lock Period" do not match for the PLL atoms Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 and PLL PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1
        Info: The value of the parameter "Min Lock Period" for the PLL atom Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 is 15380
        Info: The value of the parameter "Min Lock Period" for the PLL atom PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1 is 18456
    Info: The values of the parameter "Max Lock Period" do not match for the PLL atoms Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 and PLL PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1
        Info: The value of the parameter "Max Lock Period" for the PLL atom Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 is 33330
        Info: The value of the parameter "Max Lock Period" for the PLL atom PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1 is 39996
    Info: The values of the parameter "M_PH" do not match for the PLL atoms Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 and PLL PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1
        Info: The value of the parameter "M_PH" for the PLL atom Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1 is 4
        Info: The value of the parameter "M_PH" for the PLL atom PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1 is 0
Critical Warning: Output pin "SDR1_CLK" (external output clock of PLL "Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 96 MHz for this combination of I/O standard, current strength and load
Critical Warning: PLL "PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_T21"
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_knj1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a* 
Info: Reading SDC File: 'cpu_0.sdc'
Warning: Ignored filter at cpu_0.sdc(46): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning: Ignored filter at cpu_0.sdc(46): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning: Ignored set_false_path at cpu_0.sdc(46): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$cpu_0_oci_break_path|break_readreg*] -to [get_keepers *$cpu_0_jtag_sr*]
Warning: Ignored set_false_path at cpu_0.sdc(46): Argument <to> is an empty collection
Warning: Ignored filter at cpu_0.sdc(47): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning: Ignored filter at cpu_0.sdc(47): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning: Ignored set_false_path at cpu_0.sdc(47): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$cpu_0_oci_debug_path|*resetlatch]     -to [get_keepers *$cpu_0_jtag_sr[33]]
Warning: Ignored set_false_path at cpu_0.sdc(47): Argument <to> is an empty collection
Warning: Ignored filter at cpu_0.sdc(48): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning: Ignored filter at cpu_0.sdc(48): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning: Ignored set_false_path at cpu_0.sdc(48): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$cpu_0_oci_debug_path|monitor_ready]  -to [get_keepers *$cpu_0_jtag_sr[0]]
Warning: Ignored set_false_path at cpu_0.sdc(48): Argument <to> is an empty collection
Warning: Ignored filter at cpu_0.sdc(49): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning: Ignored filter at cpu_0.sdc(49): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning: Ignored set_false_path at cpu_0.sdc(49): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$cpu_0_oci_debug_path|monitor_error]  -to [get_keepers *$cpu_0_jtag_sr[34]]
Warning: Ignored set_false_path at cpu_0.sdc(49): Argument <to> is an empty collection
Warning: Ignored filter at cpu_0.sdc(50): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning: Ignored set_false_path at cpu_0.sdc(50): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$cpu_0_ocimem_path|*MonDReg*] -to [get_keepers *$cpu_0_jtag_sr*]
Warning: Ignored set_false_path at cpu_0.sdc(50): Argument <to> is an empty collection
Warning: Ignored filter at cpu_0.sdc(51): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored filter at cpu_0.sdc(51): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at cpu_0.sdc(51): Argument <from> is not an object ID
    Info: set_false_path -from *$cpu_0_jtag_sr*    -to *$cpu_0_jtag_sysclk_path|*jdo*
Warning: Ignored set_false_path at cpu_0.sdc(51): Argument <to> is not an object ID
Warning: Ignored filter at cpu_0.sdc(52): sld_hub:*|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored filter at cpu_0.sdc(52): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at cpu_0.sdc(52): Argument <from> is not an object ID
    Info: set_false_path -from sld_hub:*|irf_reg* -to *$cpu_0_jtag_sysclk_path|ir*
Warning: Ignored set_false_path at cpu_0.sdc(52): Argument <to> is not an object ID
Warning: Ignored filter at cpu_0.sdc(53): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored filter at cpu_0.sdc(53): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at cpu_0.sdc(53): Argument <from> is not an object ID
    Info: set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$cpu_0_oci_debug_path|monitor_go
Warning: Ignored set_false_path at cpu_0.sdc(53): Argument <to> is not an object ID
Info: No user constrained generated clocks found in the design
Info: No user constrained base clocks found in the design
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.030
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Automatically promoted node CLOCK_50~input (placed in PIN T21 (CLK6, DIFFCLK_3p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
Info: Automatically promoted node PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info: Automatically promoted node Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info: Automatically promoted node Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info: Automatically promoted node Reset_Delay:u13|oRST_0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node CMOS_Capture:u0|rSYNC
        Info: Destination node Sdram_Control_4Port:u8|WR_MASK[0]~0
        Info: Destination node Reset_Delay:u13|oRST_0~0
        Info: Destination node Sdram_Control_4Port:u8|rRD1_ADDR[18]~24
        Info: Destination node Sdram_Control_4Port:u8|rRD1_ADDR[18]~26
        Info: Destination node CMOS_Capture:u0|mPOS_VAL
        Info: Destination node CMOS_Capture:u0|Pre_LVAL
Info: Automatically promoted node CMOS_Capture:u0|rSYNC 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node Sdram_Control_4Port:u8|WR_MASK[0]~2
        Info: Destination node Sdram_Control_4Port:u8|rWR1_ADDR[21]~25
        Info: Destination node Sdram_Control_4Port:u8|rWR1_ADDR[21]~26
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 2 bidirectional)
        Info: I/O standards used: 3.3-V LVCMOS.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  5 pins available
        Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  10 pins available
        Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  5 pins available
        Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  0 pins available
        Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  6 pins available
        Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  6 pins available
        Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  9 pins available
        Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 39 total pin(s) used --  4 pins available
Warning: PLL "Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1" output port clk[1] feeds output pin "SDR1_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning: PLL "PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1" output port clk[0] feeds output pin "GPIO0[27]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "LVDS0_N" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS0_P" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS1_N" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS1_P" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS2_N" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS2_P" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS3_N" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS3_P" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS4_N" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS4_P" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS5_N" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS5_P" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS6_N" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS6_P" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS7_N" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS7_P" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS8_N" is assigned to location or region, but does not exist in design
    Warning: Node "LVDS8_P" is assigned to location or region, but does not exist in design
    Warning: Node "SDR0_BA_0" is assigned to location or region, but does not exist in design
    Warning: Node "SDR0_BA_1" is assigned to location or region, but does not exist in design
    Warning: Node "SDR1_BA_0" is assigned to location or region, but does not exist in design
    Warning: Node "SDR1_BA_1" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_BE_N" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:03
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:02
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 2% of the available device resources
    Info: Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29
Info: Fitter routing operations ending: elapsed time is 00:00:02
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: Following 1 pins must use external clamping diodes.
    Info: Pin DATA uses I/O standard 3.3-V LVCMOS at K1
Warning: 225 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems).
    Info: Pin KEY[1] uses I/O standard 3.3-V LVCMOS at AA11
    Info: Pin USB_DP uses I/O standard 3.3-V LVCMOS at R9
    Info: Pin USB_DN uses I/O standard 3.3-V LVCMOS at N15
    Info: Pin SD_DAT[0] uses I/O standard 3.3-V LVCMOS at U11
    Info: Pin SD_DAT[1] uses I/O standard 3.3-V LVCMOS at P4
    Info: Pin SD_DAT[2] uses I/O standard 3.3-V LVCMOS at U12
    Info: Pin SD_DAT[3] uses I/O standard 3.3-V LVCMOS at T12
    Info: Pin SD_CMD uses I/O standard 3.3-V LVCMOS at R12
    Info: Pin SRAM_DQ[0] uses I/O standard 3.3-V LVCMOS at AA8
    Info: Pin SRAM_DQ[1] uses I/O standard 3.3-V LVCMOS at Y8
    Info: Pin SRAM_DQ[2] uses I/O standard 3.3-V LVCMOS at AA9
    Info: Pin SRAM_DQ[3] uses I/O standard 3.3-V LVCMOS at Y10
    Info: Pin SRAM_DQ[4] uses I/O standard 3.3-V LVCMOS at Y13
    Info: Pin SRAM_DQ[5] uses I/O standard 3.3-V LVCMOS at AA13
    Info: Pin SRAM_DQ[6] uses I/O standard 3.3-V LVCMOS at W13
    Info: Pin SRAM_DQ[7] uses I/O standard 3.3-V LVCMOS at W14
    Info: Pin SRAM_DQ[8] uses I/O standard 3.3-V LVCMOS at AB15
    Info: Pin SRAM_DQ[9] uses I/O standard 3.3-V LVCMOS at AA14
    Info: Pin SRAM_DQ[10] uses I/O standard 3.3-V LVCMOS at AB14
    Info: Pin SRAM_DQ[11] uses I/O standard 3.3-V LVCMOS at AB13
    Info: Pin SRAM_DQ[12] uses I/O standard 3.3-V LVCMOS at AB10
    Info: Pin SRAM_DQ[13] uses I/O standard 3.3-V LVCMOS at AA10
    Info: Pin SRAM_DQ[14] uses I/O standard 3.3-V LVCMOS at AB9
    Info: Pin SRAM_DQ[15] uses I/O standard 3.3-V LVCMOS at AB8
    Info: Pin SDR0_DQ[0] uses I/O standard 3.3-V LVCMOS at B3
    Info: Pin SDR0_DQ[1] uses I/O standard 3.3-V LVCMOS at B2
    Info: Pin SDR0_DQ[2] uses I/O standard 3.3-V LVCMOS at C3
    Info: Pin SDR0_DQ[3] uses I/O standard 3.3-V LVCMOS at C2
    Info: Pin SDR0_DQ[4] uses I/O standard 3.3-V LVCMOS at E6
    Info: Pin SDR0_DQ[5] uses I/O standard 3.3-V LVCMOS at E3
    Info: Pin SDR0_DQ[6] uses I/O standard 3.3-V LVCMOS at E4
    Info: Pin SDR0_DQ[7] uses I/O standard 3.3-V LVCMOS at E5
    Info: Pin SDR0_DQ[8] uses I/O standard 3.3-V LVCMOS at H2
    Info: Pin SDR0_DQ[9] uses I/O standard 3.3-V LVCMOS at F2
    Info: Pin SDR0_DQ[10] uses I/O standard 3.3-V LVCMOS at F1
    Info: Pin SDR0_DQ[11] uses I/O standard 3.3-V LVCMOS at E1
    Info: Pin SDR0_DQ[12] uses I/O standard 3.3-V LVCMOS at E7
    Info: Pin SDR0_DQ[13] uses I/O standard 3.3-V LVCMOS at D2
    Info: Pin SDR0_DQ[14] uses I/O standard 3.3-V LVCMOS at C1
    Info: Pin SDR0_DQ[15] uses I/O standard 3.3-V LVCMOS at B1
    Info: Pin SDR0_DQ[16] uses I/O standard 3.3-V LVCMOS at T4
    Info: Pin SDR0_DQ[17] uses I/O standard 3.3-V LVCMOS at V2
    Info: Pin SDR0_DQ[18] uses I/O standard 3.3-V LVCMOS at V4
    Info: Pin SDR0_DQ[19] uses I/O standard 3.3-V LVCMOS at Y4
    Info: Pin SDR0_DQ[20] uses I/O standard 3.3-V LVCMOS at Y3
    Info: Pin SDR0_DQ[21] uses I/O standard 3.3-V LVCMOS at AA3
    Info: Pin SDR0_DQ[22] uses I/O standard 3.3-V LVCMOS at AA4
    Info: Pin SDR0_DQ[23] uses I/O standard 3.3-V LVCMOS at AB3
    Info: Pin SDR0_DQ[24] uses I/O standard 3.3-V LVCMOS at AA2
    Info: Pin SDR0_DQ[25] uses I/O standard 3.3-V LVCMOS at AA1
    Info: Pin SDR0_DQ[26] uses I/O standard 3.3-V LVCMOS at Y2
    Info: Pin SDR0_DQ[27] uses I/O standard 3.3-V LVCMOS at Y1
    Info: Pin SDR0_DQ[28] uses I/O standard 3.3-V LVCMOS at W1
    Info: Pin SDR0_DQ[29] uses I/O standard 3.3-V LVCMOS at V1
    Info: Pin SDR0_DQ[30] uses I/O standard 3.3-V LVCMOS at U2
    Info: Pin SDR0_DQ[31] uses I/O standard 3.3-V LVCMOS at U1
    Info: Pin GPIO0[0] uses I/O standard 3.3-V LVCMOS at B4
    Info: Pin GPIO0[1] uses I/O standard 3.3-V LVCMOS at C4
    Info: Pin GPIO0[2] uses I/O standard 3.3-V LVCMOS at G5
    Info: Pin GPIO0[3] uses I/O standard 3.3-V LVCMOS at H7
    Info: Pin GPIO0[4] uses I/O standard 3.3-V LVCMOS at J7
    Info: Pin GPIO0[5] uses I/O standard 3.3-V LVCMOS at J4
    Info: Pin GPIO1[0] uses I/O standard 3.3-V LVCMOS at D21
    Info: Pin GPIO1[1] uses I/O standard 3.3-V LVCMOS at H21
    Info: Pin GPIO1[2] uses I/O standard 3.3-V LVCMOS at F19
    Info: Pin GPIO1[3] uses I/O standard 3.3-V LVCMOS at H18
    Info: Pin GPIO1[4] uses I/O standard 3.3-V LVCMOS at H17
    Info: Pin GPIO1[5] uses I/O standard 3.3-V LVCMOS at K19
    Info: Pin GPIO1[6] uses I/O standard 3.3-V LVCMOS at K18
    Info: Pin GPIO1[7] uses I/O standard 3.3-V LVCMOS at J17
    Info: Pin GPIO1[8] uses I/O standard 3.3-V LVCMOS at L15
    Info: Pin GPIO1[9] uses I/O standard 3.3-V LVCMOS at L21
    Info: Pin GPIO1[10] uses I/O standard 3.3-V LVCMOS at N20
    Info: Pin GPIO1[11] uses I/O standard 3.3-V LVCMOS at R21
    Info: Pin GPIO1[12] uses I/O standard 3.3-V LVCMOS at U19
    Info: Pin GPIO1[13] uses I/O standard 3.3-V LVCMOS at N16
    Info: Pin GPIO1[14] uses I/O standard 3.3-V LVCMOS at R14
    Info: Pin GPIO1[15] uses I/O standard 3.3-V LVCMOS at M16
    Info: Pin GPIO1[16] uses I/O standard 3.3-V LVCMOS at N17
    Info: Pin GPIO1[17] uses I/O standard 3.3-V LVCMOS at R17
    Info: Pin GPIO1[18] uses I/O standard 3.3-V LVCMOS at P17
    Info: Pin GPIO1[19] uses I/O standard 3.3-V LVCMOS at R16
    Info: Pin GPIO2[4] uses I/O standard 3.3-V LVCMOS at B6
    Info: Pin GPIO2[5] uses I/O standard 3.3-V LVCMOS at A6
    Info: Pin GPIO2[6] uses I/O standard 3.3-V LVCMOS at B7
    Info: Pin GPIO2[7] uses I/O standard 3.3-V LVCMOS at A7
    Info: Pin GPIO2[11] uses I/O standard 3.3-V LVCMOS at A9
    Info: Pin GPIO2[12] uses I/O standard 3.3-V LVCMOS at B10
    Info: Pin GPIO2[13] uses I/O standard 3.3-V LVCMOS at A10
    Info: Pin GPIO2[14] uses I/O standard 3.3-V LVCMOS at B13
    Info: Pin GPIO2[22] uses I/O standard 3.3-V LVCMOS at B17
    Info: Pin GPIO2[23] uses I/O standard 3.3-V LVCMOS at A17
    Info: Pin GPIO2[24] uses I/O standard 3.3-V LVCMOS at B18
    Info: Pin GPIO2[25] uses I/O standard 3.3-V LVCMOS at A18
    Info: Pin GPIO2[26] uses I/O standard 3.3-V LVCMOS at B19
    Info: Pin GPIO2[27] uses I/O standard 3.3-V LVCMOS at A19
    Info: Pin GPIO2[28] uses I/O standard 3.3-V LVCMOS at A20
    Info: Pin GPIO2[29] uses I/O standard 3.3-V LVCMOS at G16
    Info: Pin GPIO2[30] uses I/O standard 3.3-V LVCMOS at E16
    Info: Pin GPIO2[31] uses I/O standard 3.3-V LVCMOS at D17
    Info: Pin GPIO2[32] uses I/O standard 3.3-V LVCMOS at C17
    Info: Pin GPIO2[33] uses I/O standard 3.3-V LVCMOS at F17
    Info: Pin GPIO2[34] uses I/O standard 3.3-V LVCMOS at C19
    Info: Pin GPIO2[35] uses I/O standard 3.3-V LVCMOS at D19
    Info: Pin GPIO3[0] uses I/O standard 3.3-V LVCMOS at C6
    Info: Pin GPIO3[1] uses I/O standard 3.3-V LVCMOS at D6
    Info: Pin GPIO3[2] uses I/O standard 3.3-V LVCMOS at F7
    Info: Pin GPIO3[3] uses I/O standard 3.3-V LVCMOS at G7
    Info: Pin GPIO3[4] uses I/O standard 3.3-V LVCMOS at C7
    Info: Pin GPIO3[5] uses I/O standard 3.3-V LVCMOS at G9
    Info: Pin GPIO3[6] uses I/O standard 3.3-V LVCMOS at F12
    Info: Pin GPIO3[7] uses I/O standard 3.3-V LVCMOS at G10
    Info: Pin GPIO3[8] uses I/O standard 3.3-V LVCMOS at C8
    Info: Pin GPIO3[9] uses I/O standard 3.3-V LVCMOS at G8
    Info: Pin GPIO3[10] uses I/O standard 3.3-V LVCMOS at E9
    Info: Pin GPIO3[11] uses I/O standard 3.3-V LVCMOS at F8
    Info: Pin GPIO3[12] uses I/O standard 3.3-V LVCMOS at D10
    Info: Pin GPIO3[13] uses I/O standard 3.3-V LVCMOS at F9
    Info: Pin GPIO3[14] uses I/O standard 3.3-V LVCMOS at C10
    Info: Pin GPIO3[15] uses I/O standard 3.3-V LVCMOS at F10
    Info: Pin GPIO3[16] uses I/O standard 3.3-V LVCMOS at E10
    Info: Pin GPIO3[17] uses I/O standard 3.3-V LVCMOS at G11
    Info: Pin GPIO3[18] uses I/O standard 3.3-V LVCMOS at E11
    Info: Pin GPIO3[19] uses I/O standard 3.3-V LVCMOS at H11
    Info: Pin GPIO3[20] uses I/O standard 3.3-V LVCMOS at F11
    Info: Pin GPIO3[21] uses I/O standard 3.3-V LVCMOS at G13
    Info: Pin GPIO3[22] uses I/O standard 3.3-V LVCMOS at E12
    Info: Pin GPIO3[23] uses I/O standard 3.3-V LVCMOS at F14
    Info: Pin GPIO3[24] uses I/O standard 3.3-V LVCMOS at E13
    Info: Pin GPIO3[25] uses I/O standard 3.3-V LVCMOS at F13
    Info: Pin GPIO3[26] uses I/O standard 3.3-V LVCMOS at D13
    Info: Pin GPIO3[27] uses I/O standard 3.3-V LVCMOS at E14
    Info: Pin GPIO3[28] uses I/O standard 3.3-V LVCMOS at C13
    Info: Pin GPIO3[29] uses I/O standard 3.3-V LVCMOS at D15
    Info: Pin GPIO3[30] uses I/O standard 3.3-V LVCMOS at C15
    Info: Pin GPIO3[31] uses I/O standard 3.3-V LVCMOS at E15
    Info: Pin GPIO3[32] uses I/O standard 3.3-V LVCMOS at F16
    Info: Pin GPIO3[33] uses I/O standard 3.3-V LVCMOS at F15
    Info: Pin GPIO3[34] uses I/O standard 3.3-V LVCMOS at G17
    Info: Pin GPIO3[35] uses I/O standard 3.3-V LVCMOS at G18
    Info: Pin SDR1_DQ[0] uses I/O standard 3.3-V LVCMOS at B21
    Info: Pin SDR1_DQ[1] uses I/O standard 3.3-V LVCMOS at B22
    Info: Pin SDR1_DQ[2] uses I/O standard 3.3-V LVCMOS at C22
    Info: Pin SDR1_DQ[3] uses I/O standard 3.3-V LVCMOS at D22
    Info: Pin SDR1_DQ[4] uses I/O standard 3.3-V LVCMOS at E22
    Info: Pin SDR1_DQ[5] uses I/O standard 3.3-V LVCMOS at F22
    Info: Pin SDR1_DQ[6] uses I/O standard 3.3-V LVCMOS at F21
    Info: Pin SDR1_DQ[7] uses I/O standard 3.3-V LVCMOS at H22
    Info: Pin SDR1_DQ[8] uses I/O standard 3.3-V LVCMOS at H20
    Info: Pin SDR1_DQ[9] uses I/O standard 3.3-V LVCMOS at H19
    Info: Pin SDR1_DQ[10] uses I/O standard 3.3-V LVCMOS at F20
    Info: Pin SDR1_DQ[11] uses I/O standard 3.3-V LVCMOS at E21
    Info: Pin SDR1_DQ[12] uses I/O standard 3.3-V LVCMOS at D20
    Info: Pin SDR1_DQ[13] uses I/O standard 3.3-V LVCMOS at C21
    Info: Pin SDR1_DQ[14] uses I/O standard 3.3-V LVCMOS at C20
    Info: Pin SDR1_DQ[15] uses I/O standard 3.3-V LVCMOS at B20
    Info: Pin SDR1_DQ[16] uses I/O standard 3.3-V LVCMOS at U22
    Info: Pin SDR1_DQ[17] uses I/O standard 3.3-V LVCMOS at V22
    Info: Pin SDR1_DQ[18] uses I/O standard 3.3-V LVCMOS at V21
    Info: Pin SDR1_DQ[19] uses I/O standard 3.3-V LVCMOS at W22
    Info: Pin SDR1_DQ[20] uses I/O standard 3.3-V LVCMOS at Y22
    Info: Pin SDR1_DQ[21] uses I/O standard 3.3-V LVCMOS at Y21
    Info: Pin SDR1_DQ[22] uses I/O standard 3.3-V LVCMOS at AA22
    Info: Pin SDR1_DQ[23] uses I/O standard 3.3-V LVCMOS at AA21
    Info: Pin SDR1_DQ[24] uses I/O standard 3.3-V LVCMOS at AB20
    Info: Pin SDR1_DQ[25] uses I/O standard 3.3-V LVCMOS at AA20
    Info: Pin SDR1_DQ[26] uses I/O standard 3.3-V LVCMOS at AA19
    Info: Pin SDR1_DQ[27] uses I/O standard 3.3-V LVCMOS at W20
    Info: Pin SDR1_DQ[28] uses I/O standard 3.3-V LVCMOS at W21
    Info: Pin SDR1_DQ[29] uses I/O standard 3.3-V LVCMOS at U20
    Info: Pin SDR1_DQ[30] uses I/O standard 3.3-V LVCMOS at U21
    Info: Pin SDR1_DQ[31] uses I/O standard 3.3-V LVCMOS at T18
    Info: Pin GPIO0[6] uses I/O standard 3.3-V LVCMOS at M6
    Info: Pin GPIO0[7] uses I/O standard 3.3-V LVCMOS at M5
    Info: Pin GPIO0[8] uses I/O standard 3.3-V LVCMOS at N5
    Info: Pin GPIO0[9] uses I/O standard 3.3-V LVCMOS at P6
    Info: Pin GPIO0[10] uses I/O standard 3.3-V LVCMOS at T3
    Info: Pin GPIO0[11] uses I/O standard 3.3-V LVCMOS at T5
    Info: Pin GPIO0[12] uses I/O standard 3.3-V LVCMOS at J6
    Info: Pin GPIO0[13] uses I/O standard 3.3-V LVCMOS at V3
    Info: Pin GPIO0[14] uses I/O standard 3.3-V LVCMOS at W2
    Info: Pin GPIO0[15] uses I/O standard 3.3-V LVCMOS at T8
    Info: Pin GPIO0[16] uses I/O standard 3.3-V LVCMOS at T7
    Info: Pin GPIO0[17] uses I/O standard 3.3-V LVCMOS at R6
    Info: Pin GPIO0[18] uses I/O standard 3.3-V LVCMOS at U8
    Info: Pin GPIO0[19] uses I/O standard 3.3-V LVCMOS at U7
    Info: Pin GPIO0[20] uses I/O standard 3.3-V LVCMOS at V6
    Info: Pin GPIO0[21] uses I/O standard 3.3-V LVCMOS at V5
    Info: Pin GPIO0[22] uses I/O standard 3.3-V LVCMOS at V8
    Info: Pin GPIO0[23] uses I/O standard 3.3-V LVCMOS at W8
    Info: Pin GPIO0[24] uses I/O standard 3.3-V LVCMOS at W10
    Info: Pin GPIO0[25] uses I/O standard 3.3-V LVCMOS at V9
    Info: Pin GPIO0[26] uses I/O standard 3.3-V LVCMOS at U10
    Info: Pin GPIO0[27] uses I/O standard 3.3-V LVCMOS at V11
    Info: Pin GPIO0[28] uses I/O standard 3.3-V LVCMOS at V12
    Info: Pin GPIO0[29] uses I/O standard 3.3-V LVCMOS at U13
    Info: Pin GPIO1[20] uses I/O standard 3.3-V LVCMOS at R19
    Info: Pin GPIO1[21] uses I/O standard 3.3-V LVCMOS at R18
    Info: Pin GPIO1[22] uses I/O standard 3.3-V LVCMOS at T17
    Info: Pin GPIO1[23] uses I/O standard 3.3-V LVCMOS at T16
    Info: Pin GPIO1[24] uses I/O standard 3.3-V LVCMOS at V16
    Info: Pin GPIO1[25] uses I/O standard 3.3-V LVCMOS at T14
    Info: Pin GPIO1[26] uses I/O standard 3.3-V LVCMOS at V15
    Info: Pin GPIO1[27] uses I/O standard 3.3-V LVCMOS at V14
    Info: Pin GPIO1[28] uses I/O standard 3.3-V LVCMOS at T15
    Info: Pin GPIO1[29] uses I/O standard 3.3-V LVCMOS at R15
    Info: Pin GPIO2[0] uses I/O standard 3.3-V LVCMOS at A4
    Info: Pin GPIO2[1] uses I/O standard 3.3-V LVCMOS at A3
    Info: Pin GPIO2[2] uses I/O standard 3.3-V LVCMOS at A5
    Info: Pin GPIO2[3] uses I/O standard 3.3-V LVCMOS at B5
    Info: Pin GPIO2[8] uses I/O standard 3.3-V LVCMOS at B8
    Info: Pin GPIO2[9] uses I/O standard 3.3-V LVCMOS at A8
    Info: Pin GPIO2[10] uses I/O standard 3.3-V LVCMOS at B9
    Info: Pin GPIO2[15] uses I/O standard 3.3-V LVCMOS at A13
    Info: Pin GPIO2[16] uses I/O standard 3.3-V LVCMOS at B14
    Info: Pin GPIO2[17] uses I/O standard 3.3-V LVCMOS at A14
    Info: Pin GPIO2[18] uses I/O standard 3.3-V LVCMOS at B15
    Info: Pin GPIO2[19] uses I/O standard 3.3-V LVCMOS at A15
    Info: Pin GPIO2[20] uses I/O standard 3.3-V LVCMOS at B16
    Info: Pin GPIO2[21] uses I/O standard 3.3-V LVCMOS at A16
    Info: Pin CLOCK_50 uses I/O standard 3.3-V LVCMOS at T21
    Info: Pin CLOCK_27 uses I/O standard 3.3-V LVCMOS at T2
    Info: Pin KEY[0] uses I/O standard 3.3-V LVCMOS at V7
    Info: Pin KEY[2] uses I/O standard 3.3-V LVCMOS at AB12
    Info: Pin KEY[3] uses I/O standard 3.3-V LVCMOS at AA12
Warning: PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447.
    Info: Pin DATA uses I/O standard 3.3-V LVCMOS at K1
Warning: Following 187 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info: Pin USB_DP has a permanently disabled output enable
    Info: Pin USB_DN has a permanently disabled output enable
    Info: Pin SD_DAT[0] has a permanently disabled output enable
    Info: Pin SD_DAT[1] has a permanently disabled output enable
    Info: Pin SD_DAT[2] has a permanently disabled output enable
    Info: Pin SD_DAT[3] has a permanently disabled output enable
    Info: Pin SD_CMD has a permanently disabled output enable
    Info: Pin SRAM_DQ[0] has a permanently disabled output enable
    Info: Pin SRAM_DQ[1] has a permanently disabled output enable
    Info: Pin SRAM_DQ[2] has a permanently disabled output enable
    Info: Pin SRAM_DQ[3] has a permanently disabled output enable
    Info: Pin SRAM_DQ[4] has a permanently disabled output enable
    Info: Pin SRAM_DQ[5] has a permanently disabled output enable
    Info: Pin SRAM_DQ[6] has a permanently disabled output enable
    Info: Pin SRAM_DQ[7] has a permanently disabled output enable
    Info: Pin SRAM_DQ[8] has a permanently disabled output enable
    Info: Pin SRAM_DQ[9] has a permanently disabled output enable
    Info: Pin SRAM_DQ[10] has a permanently disabled output enable
    Info: Pin SRAM_DQ[11] has a permanently disabled output enable
    Info: Pin SRAM_DQ[12] has a permanently disabled output enable
    Info: Pin SRAM_DQ[13] has a permanently disabled output enable
    Info: Pin SRAM_DQ[14] has a permanently disabled output enable
    Info: Pin SRAM_DQ[15] has a permanently disabled output enable
    Info: Pin SDR0_DQ[0] has a permanently disabled output enable
    Info: Pin SDR0_DQ[1] has a permanently disabled output enable
    Info: Pin SDR0_DQ[2] has a permanently disabled output enable
    Info: Pin SDR0_DQ[3] has a permanently disabled output enable
    Info: Pin SDR0_DQ[4] has a permanently disabled output enable
    Info: Pin SDR0_DQ[5] has a permanently disabled output enable
    Info: Pin SDR0_DQ[6] has a permanently disabled output enable
    Info: Pin SDR0_DQ[7] has a permanently disabled output enable
    Info: Pin SDR0_DQ[8] has a permanently disabled output enable
    Info: Pin SDR0_DQ[9] has a permanently disabled output enable
    Info: Pin SDR0_DQ[10] has a permanently disabled output enable
    Info: Pin SDR0_DQ[11] has a permanently disabled output enable
    Info: Pin SDR0_DQ[12] has a permanently disabled output enable
    Info: Pin SDR0_DQ[13] has a permanently disabled output enable
    Info: Pin SDR0_DQ[14] has a permanently disabled output enable
    Info: Pin SDR0_DQ[15] has a permanently disabled output enable
    Info: Pin SDR0_DQ[16] has a permanently disabled output enable
    Info: Pin SDR0_DQ[17] has a permanently disabled output enable
    Info: Pin SDR0_DQ[18] has a permanently disabled output enable
    Info: Pin SDR0_DQ[19] has a permanently disabled output enable
    Info: Pin SDR0_DQ[20] has a permanently disabled output enable
    Info: Pin SDR0_DQ[21] has a permanently disabled output enable
    Info: Pin SDR0_DQ[22] has a permanently disabled output enable
    Info: Pin SDR0_DQ[23] has a permanently disabled output enable
    Info: Pin SDR0_DQ[24] has a permanently disabled output enable
    Info: Pin SDR0_DQ[25] has a permanently disabled output enable
    Info: Pin SDR0_DQ[26] has a permanently disabled output enable
    Info: Pin SDR0_DQ[27] has a permanently disabled output enable
    Info: Pin SDR0_DQ[28] has a permanently disabled output enable
    Info: Pin SDR0_DQ[29] has a permanently disabled output enable
    Info: Pin SDR0_DQ[30] has a permanently disabled output enable
    Info: Pin SDR0_DQ[31] has a permanently disabled output enable
    Info: Pin GPIO0[0] has a permanently disabled output enable
    Info: Pin GPIO0[1] has a permanently disabled output enable
    Info: Pin GPIO0[2] has a permanently disabled output enable
    Info: Pin GPIO0[3] has a permanently disabled output enable
    Info: Pin GPIO0[4] has a permanently disabled output enable
    Info: Pin GPIO0[5] has a permanently disabled output enable
    Info: Pin GPIO1[0] has a permanently disabled output enable
    Info: Pin GPIO1[1] has a permanently disabled output enable
    Info: Pin GPIO1[2] has a permanently disabled output enable
    Info: Pin GPIO1[3] has a permanently disabled output enable
    Info: Pin GPIO1[4] has a permanently disabled output enable
    Info: Pin GPIO1[5] has a permanently disabled output enable
    Info: Pin GPIO1[6] has a permanently disabled output enable
    Info: Pin GPIO1[7] has a permanently disabled output enable
    Info: Pin GPIO1[8] has a permanently disabled output enable
    Info: Pin GPIO1[9] has a permanently disabled output enable
    Info: Pin GPIO1[10] has a permanently disabled output enable
    Info: Pin GPIO1[11] has a permanently disabled output enable
    Info: Pin GPIO1[12] has a permanently disabled output enable
    Info: Pin GPIO1[13] has a permanently disabled output enable
    Info: Pin GPIO1[14] has a permanently disabled output enable
    Info: Pin GPIO1[15] has a permanently disabled output enable
    Info: Pin GPIO1[16] has a permanently disabled output enable
    Info: Pin GPIO1[17] has a permanently disabled output enable
    Info: Pin GPIO1[18] has a permanently disabled output enable
    Info: Pin GPIO1[19] has a permanently disabled output enable
    Info: Pin GPIO2[4] has a permanently disabled output enable
    Info: Pin GPIO2[5] has a permanently disabled output enable
    Info: Pin GPIO2[6] has a permanently disabled output enable
    Info: Pin GPIO2[7] has a permanently disabled output enable
    Info: Pin GPIO2[11] has a permanently disabled output enable
    Info: Pin GPIO2[12] has a permanently disabled output enable
    Info: Pin GPIO2[13] has a permanently disabled output enable
    Info: Pin GPIO2[14] has a permanently disabled output enable
    Info: Pin GPIO2[22] has a permanently disabled output enable
    Info: Pin GPIO2[23] has a permanently disabled output enable
    Info: Pin GPIO2[24] has a permanently disabled output enable
    Info: Pin GPIO2[25] has a permanently disabled output enable
    Info: Pin GPIO2[26] has a permanently disabled output enable
    Info: Pin GPIO2[27] has a permanently disabled output enable
    Info: Pin GPIO2[28] has a permanently disabled output enable
    Info: Pin GPIO2[29] has a permanently disabled output enable
    Info: Pin GPIO2[30] has a permanently disabled output enable
    Info: Pin GPIO2[31] has a permanently disabled output enable
    Info: Pin GPIO2[32] has a permanently disabled output enable
    Info: Pin GPIO2[33] has a permanently disabled output enable
    Info: Pin GPIO2[34] has a permanently disabled output enable
    Info: Pin GPIO2[35] has a permanently disabled output enable
    Info: Pin GPIO3[0] has a permanently disabled output enable
    Info: Pin GPIO3[1] has a permanently disabled output enable
    Info: Pin GPIO3[2] has a permanently disabled output enable
    Info: Pin GPIO3[3] has a permanently disabled output enable
    Info: Pin GPIO3[4] has a permanently disabled output enable
    Info: Pin GPIO3[5] has a permanently disabled output enable
    Info: Pin GPIO3[6] has a permanently disabled output enable
    Info: Pin GPIO3[7] has a permanently disabled output enable
    Info: Pin GPIO3[8] has a permanently disabled output enable
    Info: Pin GPIO3[9] has a permanently disabled output enable
    Info: Pin GPIO3[10] has a permanently disabled output enable
    Info: Pin GPIO3[11] has a permanently disabled output enable
    Info: Pin GPIO3[12] has a permanently disabled output enable
    Info: Pin GPIO3[13] has a permanently disabled output enable
    Info: Pin GPIO3[14] has a permanently disabled output enable
    Info: Pin GPIO3[15] has a permanently disabled output enable
    Info: Pin GPIO3[16] has a permanently disabled output enable
    Info: Pin GPIO3[17] has a permanently disabled output enable
    Info: Pin GPIO3[18] has a permanently disabled output enable
    Info: Pin GPIO3[19] has a permanently disabled output enable
    Info: Pin GPIO3[20] has a permanently disabled output enable
    Info: Pin GPIO3[21] has a permanently disabled output enable
    Info: Pin GPIO3[22] has a permanently disabled output enable
    Info: Pin GPIO3[23] has a permanently disabled output enable
    Info: Pin GPIO3[24] has a permanently disabled output enable
    Info: Pin GPIO3[25] has a permanently disabled output enable
    Info: Pin GPIO3[26] has a permanently disabled output enable
    Info: Pin GPIO3[27] has a permanently disabled output enable
    Info: Pin GPIO3[28] has a permanently disabled output enable
    Info: Pin GPIO3[29] has a permanently disabled output enable
    Info: Pin GPIO3[30] has a permanently disabled output enable
    Info: Pin GPIO3[31] has a permanently disabled output enable
    Info: Pin GPIO3[32] has a permanently disabled output enable
    Info: Pin GPIO3[33] has a permanently disabled output enable
    Info: Pin GPIO3[34] has a permanently disabled output enable
    Info: Pin GPIO3[35] has a permanently disabled output enable
    Info: Pin GPIO0[6] has a permanently enabled output enable
    Info: Pin GPIO0[7] has a permanently enabled output enable
    Info: Pin GPIO0[8] has a permanently enabled output enable
    Info: Pin GPIO0[9] has a permanently enabled output enable
    Info: Pin GPIO0[10] has a permanently enabled output enable
    Info: Pin GPIO0[11] has a permanently enabled output enable
    Info: Pin GPIO0[12] has a permanently enabled output enable
    Info: Pin GPIO0[13] has a permanently enabled output enable
    Info: Pin GPIO0[14] has a permanently enabled output enable
    Info: Pin GPIO0[15] has a permanently enabled output enable
    Info: Pin GPIO0[16] has a permanently enabled output enable
    Info: Pin GPIO0[17] has a permanently enabled output enable
    Info: Pin GPIO0[18] has a permanently enabled output enable
    Info: Pin GPIO0[19] has a permanently enabled output enable
    Info: Pin GPIO0[20] has a permanently enabled output enable
    Info: Pin GPIO0[21] has a permanently enabled output enable
    Info: Pin GPIO0[22] has a permanently enabled output enable
    Info: Pin GPIO0[23] has a permanently enabled output enable
    Info: Pin GPIO0[24] has a permanently enabled output enable
    Info: Pin GPIO0[25] has a permanently enabled output enable
    Info: Pin GPIO0[26] has a permanently enabled output enable
    Info: Pin GPIO0[27] has a permanently enabled output enable
    Info: Pin GPIO0[28] has a permanently enabled output enable
    Info: Pin GPIO0[29] has a permanently enabled output enable
    Info: Pin GPIO1[20] has a permanently enabled output enable
    Info: Pin GPIO1[21] has a permanently enabled output enable
    Info: Pin GPIO1[22] has a permanently enabled output enable
    Info: Pin GPIO1[23] has a permanently enabled output enable
    Info: Pin GPIO1[24] has a permanently enabled output enable
    Info: Pin GPIO1[25] has a permanently enabled output enable
    Info: Pin GPIO1[26] has a permanently enabled output enable
    Info: Pin GPIO1[27] has a permanently enabled output enable
    Info: Pin GPIO1[28] has a permanently enabled output enable
    Info: Pin GPIO1[29] has a permanently enabled output enable
    Info: Pin GPIO2[0] has a permanently disabled output enable
    Info: Pin GPIO2[1] has a permanently disabled output enable
    Info: Pin GPIO2[2] has a permanently disabled output enable
    Info: Pin GPIO2[3] has a permanently disabled output enable
    Info: Pin GPIO2[8] has a permanently disabled output enable
    Info: Pin GPIO2[9] has a permanently disabled output enable
    Info: Pin GPIO2[10] has a permanently disabled output enable
    Info: Pin GPIO2[15] has a permanently disabled output enable
    Info: Pin GPIO2[16] has a permanently disabled output enable
    Info: Pin GPIO2[17] has a permanently enabled output enable
    Info: Pin GPIO2[18] has a permanently disabled output enable
    Info: Pin GPIO2[19] has a permanently disabled output enable
    Info: Pin GPIO2[20] has a permanently disabled output enable
    Info: Pin GPIO2[21] has a permanently disabled output enable
Info: Generated suppressed messages file D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MT9V034C_DISPLAY.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 553 megabytes
    Info: Processing ended: Mon Nov 26 14:47:55 2012
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:18


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MT9V034C_DISPLAY.fit.smsg.


