INFO: [HD-Application 1] Opened log file Z:\Lehrveranstaltungen\VHDL-Kurs\ss_10\Uebungen\06_project\rotary_encoder\ise\Z:/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/ise/planAhead_run_1/planAhead.log
INFO: [HD-Application 2] Opened journal file Z:\Lehrveranstaltungen\VHDL-Kurs\ss_10\Uebungen\06_project\rotary_encoder\ise\Z:/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/ise/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
# PlanAhead v11.4
# Build 52232 by hdbuild on Fri Nov  6 19:12:51 PST 2009
# Start of session at: 6/30/10 12:00:55 PM
# Process ID: 2972
#-----------------------------------------------------------
INFO: [HD-RTPRIM 0] Parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\verilog.xml'
INFO: [HD-RTPRIM 1] Finished parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\verilog.xml'
INFO: [HD-RTPRIM 0] Parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\vhdl.xml'
INFO: [HD-RTPRIM 1] Finished parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\vhdl.xml'
INFO: [HD-RTPRIM 0] Parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\ucf.xml'
INFO: [HD-RTPRIM 1] Finished parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\ucf.xml'
Command> source {Z:/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/ise/pa.fromNetlist.tcl}
# hdi::project new -name rotary_encoder -dir Z:/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/ise/planAhead_run_1 -netlist Z:/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/ise/controller_interface_top.ngc -search_path  {Z:/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/ise} 
INFO: [HD-EDIFIN 0] Parsing Edif File '.\.HDI-PlanAhead-2972-robin\ngc2edif\controller_interface_top.edif'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File '.\.HDI-PlanAhead-2972-robin\ngc2edif\controller_interface_top.edif'
WARN: [HD-NETLIST 3] Netlist 'controller_interface_top' is not ideal for floorplanning, since the cellview 'controller_interface_top' defined in file 'controller_interface_top.ngc' contains large number of primitives. Please consider enabling hierarchy in synthesis before floorplan. You can enable hierarchy in XST by setting '-keep_hierarchy=yes' or '-netlist_hierarchy=rebuilt' flags.
# hdi::project setArch -name rotary_encoder -arch spartan3
# hdi::param set -name project.pinAheadLayout -bvalue yes
# hdi::param set -name project.paUcfFile -svalue controller_interface_top.ucf
# hdi::floorplan new -name floorplan_1 -part xc3s200vq100-5 -project rotary_encoder
INFO: [HD-ArchReader 15] Reading macro library C:/Xilinx/11.1/PlanAhead/./parts/xilinx/spartan3/hd_int_macros.edn
INFO: [HD-EDIFIN 0] Parsing Edif File 'C:/Xilinx/11.1/PlanAhead/./parts/xilinx/spartan3/hd_int_macros.edn'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File 'C:/Xilinx/11.1/PlanAhead/./parts/xilinx/spartan3/hd_int_macros.edn'
INFO: [HD-ArchReader 7] Loading clock regions from C:/Xilinx/11.1/PlanAhead/parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from C:/Xilinx/11.1/PlanAhead/parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from C:/Xilinx/11.1/PlanAhead/parts/xilinx/spartan3/spartan3/xc3s200/vq100/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from C:/Xilinx/11.1/PlanAhead/./parts/xilinx/spartan3/IOStandards.xml
INFO: [HD-ArchReader 5] Loading pkg sso from C:/Xilinx/11.1/PlanAhead/parts/xilinx/spartan3/spartan3/xc3s200/vq100/SSORules.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : C:/Xilinx/11.1/PlanAhead/./parts/xilinx/spartan3/drc.xml
# hdi::pconst import -project rotary_encoder -floorplan floorplan_1 -file controller_interface_top.ucf
INFO: [HD-UCFReader 0] Parsing UCF File : controller_interface_top.ucf
INFO: [HD-UCFReader 1] Finished Parsing UCF File : controller_interface_top.ucf
#-----------------------------------------------------------
# End of session at: 6/30/10 4:23:39 PM
# Process ID: 2972
#-----------------------------------------------------------
