{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621173758746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621173758751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 17:02:37 2021 " "Processing started: Sun May 16 17:02:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621173758751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621173758751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_5 -c Lab_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_5 -c Lab_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621173758752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621173759024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621173759025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semisegment.v 1 1 " "Found 1 design units, including 1 entities, in source file semisegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 semisegment " "Found entity 1: semisegment" {  } { { "semisegment.v" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/semisegment.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621173765825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621173765825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.v 1 1 " "Found 1 design units, including 1 entities, in source file generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 generator " "Found entity 1: generator" {  } { { "generator.v" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621173765826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621173765826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621173765827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "struct_l6.sv 2 2 " "Found 2 design units, including 2 entities, in source file struct_l6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 struct_l6 " "Found entity 1: struct_l6" {  } { { "struct_l6.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/struct_l6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621173765829 ""} { "Info" "ISGN_ENTITY_NAME" "2 mp_mult " "Found entity 2: mp_mult" {  } { { "struct_l6.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/struct_l6.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621173765829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621173765829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621173765830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621173765830 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "components_my.sv(34) " "Verilog HDL information at components_my.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621173765831 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "components_my.sv(83) " "Verilog HDL information at components_my.sv(83): always construct contains both blocking and non-blocking assignments" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621173765831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components_my.sv 2 2 " "Found 2 design units, including 2 entities, in source file components_my.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621173765831 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_register " "Found entity 2: shift_register" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621173765831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621173765831 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "s packed components_my.sv(19) " "Verilog HDL Port Declaration warning at components_my.sv(19): data type declaration for \"s\" declares packed dimensions but the port declaration declaration does not" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1621173765832 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "s components_my.sv(14) " "HDL info at components_my.sv(14): see declaration for object \"s\"" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 14 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621173765832 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "result packed components_my.sv(17) " "Verilog HDL Port Declaration warning at components_my.sv(17): data type declaration for \"result\" declares packed dimensions but the port declaration declaration does not" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 17 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1621173765832 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "result components_my.sv(15) " "HDL info at components_my.sv(15): see declaration for object \"result\"" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621173765832 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "s packed components_my.sv(76) " "Verilog HDL Port Declaration warning at components_my.sv(76): data type declaration for \"s\" declares packed dimensions but the port declaration declaration does not" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 76 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1621173765832 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "s components_my.sv(72) " "HDL info at components_my.sv(72): see declaration for object \"s\"" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 72 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621173765832 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "par_inp packed components_my.sv(77) " "Verilog HDL Port Declaration warning at components_my.sv(77): data type declaration for \"par_inp\" declares packed dimensions but the port declaration declaration does not" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 77 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1621173765832 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "par_inp components_my.sv(72) " "HDL info at components_my.sv(72): see declaration for object \"par_inp\"" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 72 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621173765832 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "result packed components_my.sv(74) " "Verilog HDL Port Declaration warning at components_my.sv(74): data type declaration for \"result\" declares packed dimensions but the port declaration declaration does not" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 74 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1621173765832 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "result components_my.sv(73) " "HDL info at components_my.sv(73): see declaration for object \"result\"" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 73 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621173765832 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "c_sh_rg packed control.sv(11) " "Verilog HDL Port Declaration warning at control.sv(11): data type declaration for \"c_sh_rg\" declares packed dimensions but the port declaration declaration does not" {  } { { "control.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/control.sv" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1621173765832 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "c_sh_rg control.sv(4) " "HDL info at control.sv(4): see declaration for object \"c_sh_rg\"" {  } { { "control.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/control.sv" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621173765832 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "c_cnt packed control.sv(12) " "Verilog HDL Port Declaration warning at control.sv(12): data type declaration for \"c_cnt\" declares packed dimensions but the port declaration declaration does not" {  } { { "control.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/control.sv" 12 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1621173765833 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "c_cnt control.sv(4) " "HDL info at control.sv(4): see declaration for object \"c_cnt\"" {  } { { "control.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/control.sv" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621173765833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "struct_l6 " "Elaborating entity \"struct_l6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621173765852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp_mult mp_mult:mult " "Elaborating entity \"mp_mult\" for hierarchy \"mp_mult:mult\"" {  } { { "struct_l6.sv" "mult" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/struct_l6.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621173765861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter mp_mult:mult\|counter:cnt " "Elaborating entity \"counter\" for hierarchy \"mp_mult:mult\|counter:cnt\"" {  } { { "struct_l6.sv" "cnt" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/struct_l6.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621173765866 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s components_my.sv(24) " "Verilog HDL Always Construct warning at components_my.sv(24): variable \"s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621173765867 "|struct_l6|mp_mult:mult|counter:cnt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "par_out components_my.sv(25) " "Verilog HDL Always Construct warning at components_my.sv(25): variable \"par_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621173765867 "|struct_l6|mp_mult:mult|counter:cnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 components_my.sv(25) " "Verilog HDL assignment warning at components_my.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621173765867 "|struct_l6|mp_mult:mult|counter:cnt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s components_my.sv(26) " "Verilog HDL Always Construct warning at components_my.sv(26): variable \"s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621173765867 "|struct_l6|mp_mult:mult|counter:cnt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry_out components_my.sv(23) " "Verilog HDL Always Construct warning at components_my.sv(23): inferring latch(es) for variable \"carry_out\", which holds its previous value in one or more paths through the always construct" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621173765867 "|struct_l6|mp_mult:mult|counter:cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_out components_my.sv(26) " "Inferred latch for \"carry_out\" at components_my.sv(26)" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621173765867 "|struct_l6|mp_mult:mult|counter:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register mp_mult:mult\|shift_register:shift_mod " "Elaborating entity \"shift_register\" for hierarchy \"mp_mult:mult\|shift_register:shift_mod\"" {  } { { "struct_l6.sv" "shift_mod" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/struct_l6.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621173765868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 components_my.sv(100) " "Verilog HDL assignment warning at components_my.sv(100): truncated value with size 32 to match size of target (1)" {  } { { "components_my.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/components_my.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621173765868 "|struct_l6|mp_mult:mult|shift_register:shift_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit mp_mult:mult\|control_unit:control_mod " "Elaborating entity \"control_unit\" for hierarchy \"mp_mult:mult\|control_unit:control_mod\"" {  } { { "struct_l6.sv" "control_mod" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/struct_l6.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621173765868 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621173766259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/output_files/Lab_5.map.smsg " "Generated suppressed messages file C:/Users/alvas/Documents/Univer/Mursaev/Lab_5 Quartus/output_files/Lab_5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621173766559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621173766629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621173766629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621173766654 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621173766654 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621173766654 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621173766654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621173766673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 17:02:46 2021 " "Processing ended: Sun May 16 17:02:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621173766673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621173766673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621173766673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621173766673 ""}
