{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1446502746993 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EPT_4CE6_AF_D1_Top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"EPT_4CE6_AF_D1_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1446502747003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446502747113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446502747113 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1446502747323 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1446502747333 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446502747463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446502747463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446502747463 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1446502747463 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2698 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446502747493 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2700 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446502747493 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2702 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446502747493 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2704 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446502747493 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2706 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446502747493 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1446502747493 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1446502747503 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1446502747543 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 86 " "No exact pin location assignment(s) for 2 pins of 86 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1446502748153 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1446502748693 ""}
{ "Info" "ISTA_SDC_FOUND" "EPT_4CE6_AF_D1_Top.sdc " "Reading SDC File: 'EPT_4CE6_AF_D1_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1446502748693 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aa\[1\] " "Node: aa\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altsyncram:mem_array_rtl_0\|altsyncram_psd1:auto_generated\|ram_block1a0~porta_we_reg aa\[1\] " "Register altsyncram:mem_array_rtl_0\|altsyncram_psd1:auto_generated\|ram_block1a0~porta_we_reg is being clocked by aa\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1446502748703 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446502748703 "|EPT_4CE6_AF_D1_Top|aa[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\] active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\] is being clocked by active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1446502748703 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446502748703 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1446502748723 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1446502748723 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446502748723 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446502748723 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151        aa\[1\] " "  15.151        aa\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446502748723 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1446502748723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aa\[1\]~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node aa\[1\]~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""}  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2691 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446502748863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]  " "Automatically promoted node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0 " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2136 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1 " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2137 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|next\[2\]~8 " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|next\[2\]~8" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2256 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete~0 " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete~0" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2321 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_reg~1 " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_reg~1" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2397 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_cntr\[7\]~12 " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_cntr\[7\]~12" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 294 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2417 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446502748863 ""}  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1460 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446502748863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aa\[0\]~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node aa\[0\]~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_to_device\[7\]~0_I " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_to_device\[7\]~0_I" {  } { { "../src/endpoint_registers.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 1691 37 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 862 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0 " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2136 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1 " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2137 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[6\] " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[6\]" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1474 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[7\] " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[7\]" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1475 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\]" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1473 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[4\] " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[4\]" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1472 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\] " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\]" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1471 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\] " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\]" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1470 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[1\] " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[1\]" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1469 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1446502748863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446502748863 ""}  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2692 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446502748863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_signal_reg  " "Automatically promoted node reset_signal_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|transfer_to_device\[0\]~0_I " "Destination node active_block:BLOCK_TRANSFER_INST\|transfer_to_device\[0\]~0_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 1301 39 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 257 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~14_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~14_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 751 25 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 367 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~13_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~13_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 739 25 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 364 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~5_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~5_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 636 24 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 340 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~6_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~6_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 649 24 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 343 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~4_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~4_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 623 24 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 337 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~7_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~7_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 662 24 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 346 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~8_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~8_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 675 24 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 349 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~9_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~9_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 688 24 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 352 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~10_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~10_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 701 25 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 355 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446502748863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1446502748863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446502748863 ""}  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 273 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1711 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446502748863 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1446502749563 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446502749563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446502749563 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446502749573 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446502749573 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1446502749583 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1446502749583 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1446502749583 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1446502749643 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1446502749643 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1446502749643 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1446502749673 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1446502749673 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1446502749673 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 0 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446502749673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 7 1 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446502749673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 11 0 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446502749673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 14 0 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446502749673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 12 1 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446502749673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 1 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446502749673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 13 0 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446502749673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 12 0 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446502749673 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1446502749673 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1446502749673 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446502749793 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1446502749803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1446502750997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446502751277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1446502751327 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1446502751907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446502751907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1446502752757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1446502753807 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1446502753807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446502753977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1446502753977 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1446502753977 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1446502753977 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1446502754087 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446502754197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446502754620 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446502754709 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446502755281 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446502756121 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/output_files/EPT_4CE6_AF_D1_Top.fit.smsg " "Generated suppressed messages file C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/output_files/EPT_4CE6_AF_D1_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1446502756931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1365 " "Peak virtual memory: 1365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446502757721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 14:19:17 2015 " "Processing ended: Mon Nov 02 14:19:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446502757721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446502757721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446502757721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1446502757721 ""}
