/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  reg [4:0] celloutsig_0_4z;
  wire [2:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_5z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = in_data[42:34] % { 1'h1, in_data[35:29], celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[5:2] * in_data[188:185];
  assign celloutsig_1_5z = celloutsig_1_3z[7:0] * celloutsig_1_3z[7:0];
  assign celloutsig_1_18z = celloutsig_1_3z[8:2] * celloutsig_1_5z[6:0];
  assign celloutsig_1_19z = in_data[156:153] * celloutsig_1_14z[3:0];
  assign celloutsig_1_1z = ~ { in_data[173:165], celloutsig_1_0z };
  assign celloutsig_1_14z = ~ celloutsig_1_5z[5:1];
  assign celloutsig_0_0z = & in_data[21:17];
  assign celloutsig_0_2z = & in_data[54:49];
  assign celloutsig_1_0z = in_data[172:170] ~^ in_data[152:150];
  assign celloutsig_1_3z = { celloutsig_1_1z[10:9], celloutsig_1_2z, celloutsig_1_2z } ~^ in_data[153:144];
  assign celloutsig_0_3z = { celloutsig_0_1z[6:3], celloutsig_0_2z } ~^ { celloutsig_0_1z[3:0], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_4z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_4z = celloutsig_0_1z[6:2];
  assign { out_data[134:128], out_data[99:96], out_data[36:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
