###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       203873   # Number of WRITE/WRITEP commands
num_reads_done                 =       691446   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       522028   # Number of read row buffer hits
num_read_cmds                  =       691441   # Number of READ/READP commands
num_writes_done                =       203887   # Number of read requests issued
num_write_row_hits             =       174237   # Number of write row buffer hits
num_act_cmds                   =       199817   # Number of ACT commands
num_pre_cmds                   =       199789   # Number of PRE commands
num_ondemand_pres              =       175051   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9481948   # Cyles of rank active rank.0
rank_active_cycles.1           =      9171495   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       518052   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       828505   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       843122   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9981   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6911   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1976   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          887   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1201   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1886   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1777   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2738   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4797   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20061   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           26   # Write cmd latency (cycles)
write_latency[20-39]           =          366   # Write cmd latency (cycles)
write_latency[40-59]           =          678   # Write cmd latency (cycles)
write_latency[60-79]           =         1085   # Write cmd latency (cycles)
write_latency[80-99]           =         2164   # Write cmd latency (cycles)
write_latency[100-119]         =         3443   # Write cmd latency (cycles)
write_latency[120-139]         =         5567   # Write cmd latency (cycles)
write_latency[140-159]         =         7559   # Write cmd latency (cycles)
write_latency[160-179]         =         9227   # Write cmd latency (cycles)
write_latency[180-199]         =        10096   # Write cmd latency (cycles)
write_latency[200-]            =       163662   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       262972   # Read request latency (cycles)
read_latency[40-59]            =        85108   # Read request latency (cycles)
read_latency[60-79]            =       102346   # Read request latency (cycles)
read_latency[80-99]            =        44877   # Read request latency (cycles)
read_latency[100-119]          =        33855   # Read request latency (cycles)
read_latency[120-139]          =        28727   # Read request latency (cycles)
read_latency[140-159]          =        16947   # Read request latency (cycles)
read_latency[160-179]          =        12657   # Read request latency (cycles)
read_latency[180-199]          =         9932   # Read request latency (cycles)
read_latency[200-]             =        94021   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.01773e+09   # Write energy
read_energy                    =  2.78789e+09   # Read energy
act_energy                     =  5.46699e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.48665e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.97682e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91674e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72301e+09   # Active standby energy rank.1
average_read_latency           =      116.769   # Average read request latency (cycles)
average_interarrival           =       11.169   # Average request interarrival latency (cycles)
total_energy                   =  1.73431e+10   # Total energy (pJ)
average_power                  =      1734.31   # Average power (mW)
average_bandwidth              =      7.64017   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       207347   # Number of WRITE/WRITEP commands
num_reads_done                 =       689207   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       499659   # Number of read row buffer hits
num_read_cmds                  =       689203   # Number of READ/READP commands
num_writes_done                =       207352   # Number of read requests issued
num_write_row_hits             =       159882   # Number of write row buffer hits
num_act_cmds                   =       237994   # Number of ACT commands
num_pre_cmds                   =       237967   # Number of PRE commands
num_ondemand_pres              =       214633   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9353589   # Cyles of rank active rank.0
rank_active_cycles.1           =      9276560   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       646411   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       723440   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       844342   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9920   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6970   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1905   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          915   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1234   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1865   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1892   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2762   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4807   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19949   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           18   # Write cmd latency (cycles)
write_latency[20-39]           =          331   # Write cmd latency (cycles)
write_latency[40-59]           =          515   # Write cmd latency (cycles)
write_latency[60-79]           =          904   # Write cmd latency (cycles)
write_latency[80-99]           =         1774   # Write cmd latency (cycles)
write_latency[100-119]         =         2954   # Write cmd latency (cycles)
write_latency[120-139]         =         4965   # Write cmd latency (cycles)
write_latency[140-159]         =         6607   # Write cmd latency (cycles)
write_latency[160-179]         =         8084   # Write cmd latency (cycles)
write_latency[180-199]         =         9427   # Write cmd latency (cycles)
write_latency[200-]            =       171768   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       251445   # Read request latency (cycles)
read_latency[40-59]            =        80436   # Read request latency (cycles)
read_latency[60-79]            =       110372   # Read request latency (cycles)
read_latency[80-99]            =        45864   # Read request latency (cycles)
read_latency[100-119]          =        35230   # Read request latency (cycles)
read_latency[120-139]          =        29134   # Read request latency (cycles)
read_latency[140-159]          =        17418   # Read request latency (cycles)
read_latency[160-179]          =        12996   # Read request latency (cycles)
read_latency[180-199]          =        10381   # Read request latency (cycles)
read_latency[200-]             =        95927   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.03508e+09   # Write energy
read_energy                    =  2.77887e+09   # Read energy
act_energy                     =  6.51152e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.10277e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.47251e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83664e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78857e+09   # Active standby energy rank.1
average_read_latency           =      118.242   # Average read request latency (cycles)
average_interarrival           =      11.1537   # Average request interarrival latency (cycles)
total_energy                   =  1.74525e+10   # Total energy (pJ)
average_power                  =      1745.25   # Average power (mW)
average_bandwidth              =      7.65064   # Average bandwidth
