5 c 21 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd exclude9.3.vcd -o exclude9.3.cdd -v exclude9.3.v -ep -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" exclude9.3.v 10 25 1
3 0 foobar "main.f" exclude9.3.v 28 38 1
2 1 32 8000c 1 3d 7002 0 0 1 26 2 $u1
1 a 30 a30004 1 0 0 0 1 25 102
4 1 21 0 0
3 1 foobar.$u1 "main.f.$u1" exclude9.3.v 0 36 1
2 2 33 50008 1 0 23004 0 0 1 16 0
2 3 33 10001 0 1 3400 0 0 1 9 a
2 4 33 10008 1 37 2006 2 3
2 5 34 20002 1 0 3008 0 0 32 52 11 0 0 0 0 0 0 0
2 6 34 10002 2 2c b00a 5 0 32 26 aa aa aa aa aa aa aa aa
2 7 35 50008 1 0 23008 0 0 1 20 1
2 8 35 10001 0 1 3400 0 0 1 9 a
2 9 35 10008 1 37 200a 7 8
4 9 20 0 0
4 6 20 9 0
4 4 31 6 6
3 1 main.$u0 "main.$u0" exclude9.3.v 0 21 1
