# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
# File: M:\ece287\ece287\lab5\lab5.csv
# Generated on: Thu Sep 29 15:06:50 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
a,Output,PIN_G18,7,B7_N2,,,,,
aors,Input,PIN_Y23,5,B5_N2,,,,,
b,Output,PIN_F22,7,B7_N0,,,,,
c,Output,PIN_E17,7,B7_N2,,,,,
d,Output,PIN_L26,6,B6_N1,,,,,
e,Output,PIN_L25,6,B6_N1,,,,,
f,Output,PIN_J22,6,B6_N0,,,,,
g,Output,PIN_H22,6,B6_N0,,,,,
x0,Input,PIN_AB28,5,B5_N1,,,,,
x1,Input,PIN_AC28,5,B5_N2,,,,,
x2,Input,PIN_AC27,5,B5_N2,,,,,
x3,Input,PIN_AD27,5,B5_N2,,,,,
y0,Input,PIN_AB27,5,B5_N1,,,,,
y1,Input,PIN_AC26,5,B5_N2,,,,,
y2,Input,PIN_AD26,5,B5_N2,,,,,
y3,Input,PIN_AB26,5,B5_N1,,,,,
s0,Unknown,,,,,,,,
s1,Unknown,,,,,,,,
s2,Unknown,,,,,,,,
s3,Unknown,,,,,,,,
cout,Unknown,,,,,,,,
