# Digital Logical Designs Projects

## Contents:

* [CA1 - Basic Switch and Gate Structures](https://github.com/Farbod-Siahkali/Digital-Logical-Designs-Projects/tree/main/CA1%20-%20Basic%20Switch%20and%20Gate%20Structures)
* [CA2 - Basic RTL Packages](https://github.com/Farbod-Siahkali/Digital-Logical-Designs-Projects/tree/main/CA2%20-%20Basic%20RTL%20Packages)
* [CA3 - RT Level Components, Iterative Logic, Synthesis](https://github.com/Farbod-Siahkali/Digital-Logical-Designs-Projects/tree/main/CA3%20-%20RT%20Level%20Components%2C%20Iterative%20Logic%2C%20Synthesis)
* [CA4 - Latches, flip-flops](https://github.com/Farbod-Siahkali/Digital-Logical-Designs-Projects/tree/main/CA4%20-%20Latches%2C%20flip-flops)
* [CA5 - State Machine Coding, Pre- and Post-Synthesis](https://github.com/Farbod-Siahkali/Digital-Logical-Designs-Projects/tree/main/CA5%20-%20State%20Machine%20Coding%2C%20Pre-%20and%20Post-Synthesis)
* [CA6 - Hierarchical RTL Design](https://github.com/Farbod-Siahkali/Digital-Logical-Designs-Projects/tree/main/CA6%20-%20Hierarchical%20RTL%20Design)

### Computer Assignment 1

### Computer Assignment 2

### Computer Assignment 3

### Computer Assignment 4

### Computer Assignment 5

### Computer Assignment 6
