rc file Version 1.0

[Design]
COMPILE_PATH=/home/eda/feifan/vlc_plat/PAM/recons_Senter_Receiver/Senter/add_head_frame/sim
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
ENV="SYNOPSYS_SIM_SETUP=/home/eda/vivado/lib/synopsys_sim.setup" 
TOP=tb_add_head_frame 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
