`timescale 1 ns / 1 ps
// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
 
module PEG_Xvec_PEG_Xvec_Pipeline_computation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fifo_aXvec_din,
        fifo_aXvec_full_n,
        fifo_aXvec_write,
        start_32_3,
        empty,
        fifo_A_s_dout,
        fifo_A_s_empty_n,
        fifo_A_s_read,
        local_X_address0,
        local_X_ce0,
        local_X_q0,
        local_X_address1,
        local_X_ce1,
        local_X_q1,
        local_X_1_address0,
        local_X_1_ce0,
        local_X_1_q0,
        local_X_1_address1,
        local_X_1_ce1,
        local_X_1_q1,
        local_X_2_address0,
        local_X_2_ce0,
        local_X_2_q0,
        local_X_2_address1,
        local_X_2_ce1,
        local_X_2_q1,
        local_X_3_address0,
        local_X_3_ce0,
        local_X_3_q0,
        local_X_3_address1,
        local_X_3_ce1,
        local_X_3_q1,
        local_X_4_address0,
        local_X_4_ce0,
        local_X_4_q0,
        local_X_4_address1,
        local_X_4_ce1,
        local_X_4_q1,
        local_X_5_address0,
        local_X_5_ce0,
        local_X_5_q0,
        local_X_5_address1,
        local_X_5_ce1,
        local_X_5_q1,
        local_X_6_address0,
        local_X_6_ce0,
        local_X_6_q0,
        local_X_6_address1,
        local_X_6_ce1,
        local_X_6_q1,
        local_X_7_address0,
        local_X_7_ce0,
        local_X_7_q0,
        local_X_7_address1,
        local_X_7_ce1,
        local_X_7_q1,
        local_X_8_address0,
        local_X_8_ce0,
        local_X_8_q0,
        local_X_8_address1,
        local_X_8_ce1,
        local_X_8_q1,
        local_X_9_address0,
        local_X_9_ce0,
        local_X_9_q0,
        local_X_9_address1,
        local_X_9_ce1,
        local_X_9_q1,
        local_X_10_address0,
        local_X_10_ce0,
        local_X_10_q0,
        local_X_10_address1,
        local_X_10_ce1,
        local_X_10_q1,
        local_X_11_address0,
        local_X_11_ce0,
        local_X_11_q0,
        local_X_11_address1,
        local_X_11_ce1,
        local_X_11_q1,
        local_X_12_address0,
        local_X_12_ce0,
        local_X_12_q0,
        local_X_12_address1,
        local_X_12_ce1,
        local_X_12_q1,
        local_X_13_address0,
        local_X_13_ce0,
        local_X_13_q0,
        local_X_13_address1,
        local_X_13_ce1,
        local_X_13_q1,
        local_X_14_address0,
        local_X_14_ce0,
        local_X_14_q0,
        local_X_14_address1,
        local_X_14_ce1,
        local_X_14_q1,
        local_X_15_address0,
        local_X_15_ce0,
        local_X_15_q0,
        local_X_15_address1,
        local_X_15_ce1,
        local_X_15_q1,
        local_X_16_address0,
        local_X_16_ce0,
        local_X_16_q0,
        local_X_16_address1,
        local_X_16_ce1,
        local_X_16_q1,
        local_X_17_address0,
        local_X_17_ce0,
        local_X_17_q0,
        local_X_17_address1,
        local_X_17_ce1,
        local_X_17_q1,
        local_X_18_address0,
        local_X_18_ce0,
        local_X_18_q0,
        local_X_18_address1,
        local_X_18_ce1,
        local_X_18_q1,
        local_X_19_address0,
        local_X_19_ce0,
        local_X_19_q0,
        local_X_19_address1,
        local_X_19_ce1,
        local_X_19_q1,
        local_X_20_address0,
        local_X_20_ce0,
        local_X_20_q0,
        local_X_20_address1,
        local_X_20_ce1,
        local_X_20_q1,
        local_X_21_address0,
        local_X_21_ce0,
        local_X_21_q0,
        local_X_21_address1,
        local_X_21_ce1,
        local_X_21_q1,
        local_X_22_address0,
        local_X_22_ce0,
        local_X_22_q0,
        local_X_22_address1,
        local_X_22_ce1,
        local_X_22_q1,
        local_X_23_address0,
        local_X_23_ce0,
        local_X_23_q0,
        local_X_23_address1,
        local_X_23_ce1,
        local_X_23_q1,
        local_X_24_address0,
        local_X_24_ce0,
        local_X_24_q0,
        local_X_24_address1,
        local_X_24_ce1,
        local_X_24_q1,
        local_X_25_address0,
        local_X_25_ce0,
        local_X_25_q0,
        local_X_25_address1,
        local_X_25_ce1,
        local_X_25_q1,
        local_X_26_address0,
        local_X_26_ce0,
        local_X_26_q0,
        local_X_26_address1,
        local_X_26_ce1,
        local_X_26_q1,
        local_X_27_address0,
        local_X_27_ce0,
        local_X_27_q0,
        local_X_27_address1,
        local_X_27_ce1,
        local_X_27_q1,
        local_X_28_address0,
        local_X_28_ce0,
        local_X_28_q0,
        local_X_28_address1,
        local_X_28_ce1,
        local_X_28_q1,
        local_X_29_address0,
        local_X_29_ce0,
        local_X_29_q0,
        local_X_29_address1,
        local_X_29_ce1,
        local_X_29_q1,
        local_X_30_address0,
        local_X_30_ce0,
        local_X_30_q0,
        local_X_30_address1,
        local_X_30_ce1,
        local_X_30_q1,
        local_X_31_address0,
        local_X_31_ce0,
        local_X_31_q0,
        local_X_31_address1,
        local_X_31_ce1,
        local_X_31_q1
);
parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [400:0] fifo_aXvec_din;
input   fifo_aXvec_full_n;
output   fifo_aXvec_write;
input  [31:0] start_32_3;
input  [31:0] empty;
input  [512:0] fifo_A_s_dout;
input   fifo_A_s_empty_n;
output   fifo_A_s_read;
output  [9:0] local_X_address0;
output   local_X_ce0;
input  [31:0] local_X_q0;
output  [9:0] local_X_address1;
output   local_X_ce1;
input  [31:0] local_X_q1;
output  [9:0] local_X_1_address0;
output   local_X_1_ce0;
input  [31:0] local_X_1_q0;
output  [9:0] local_X_1_address1;
output   local_X_1_ce1;
input  [31:0] local_X_1_q1;
output  [9:0] local_X_2_address0;
output   local_X_2_ce0;
input  [31:0] local_X_2_q0;
output  [9:0] local_X_2_address1;
output   local_X_2_ce1;
input  [31:0] local_X_2_q1;
output  [9:0] local_X_3_address0;
output   local_X_3_ce0;
input  [31:0] local_X_3_q0;
output  [9:0] local_X_3_address1;
output   local_X_3_ce1;
input  [31:0] local_X_3_q1;
output  [9:0] local_X_4_address0;
output   local_X_4_ce0;
input  [31:0] local_X_4_q0;
output  [9:0] local_X_4_address1;
output   local_X_4_ce1;
input  [31:0] local_X_4_q1;
output  [9:0] local_X_5_address0;
output   local_X_5_ce0;
input  [31:0] local_X_5_q0;
output  [9:0] local_X_5_address1;
output   local_X_5_ce1;
input  [31:0] local_X_5_q1;
output  [9:0] local_X_6_address0;
output   local_X_6_ce0;
input  [31:0] local_X_6_q0;
output  [9:0] local_X_6_address1;
output   local_X_6_ce1;
input  [31:0] local_X_6_q1;
output  [9:0] local_X_7_address0;
output   local_X_7_ce0;
input  [31:0] local_X_7_q0;
output  [9:0] local_X_7_address1;
output   local_X_7_ce1;
input  [31:0] local_X_7_q1;
output  [9:0] local_X_8_address0;
output   local_X_8_ce0;
input  [31:0] local_X_8_q0;
output  [9:0] local_X_8_address1;
output   local_X_8_ce1;
input  [31:0] local_X_8_q1;
output  [9:0] local_X_9_address0;
output   local_X_9_ce0;
input  [31:0] local_X_9_q0;
output  [9:0] local_X_9_address1;
output   local_X_9_ce1;
input  [31:0] local_X_9_q1;
output  [9:0] local_X_10_address0;
output   local_X_10_ce0;
input  [31:0] local_X_10_q0;
output  [9:0] local_X_10_address1;
output   local_X_10_ce1;
input  [31:0] local_X_10_q1;
output  [9:0] local_X_11_address0;
output   local_X_11_ce0;
input  [31:0] local_X_11_q0;
output  [9:0] local_X_11_address1;
output   local_X_11_ce1;
input  [31:0] local_X_11_q1;
output  [9:0] local_X_12_address0;
output   local_X_12_ce0;
input  [31:0] local_X_12_q0;
output  [9:0] local_X_12_address1;
output   local_X_12_ce1;
input  [31:0] local_X_12_q1;
output  [9:0] local_X_13_address0;
output   local_X_13_ce0;
input  [31:0] local_X_13_q0;
output  [9:0] local_X_13_address1;
output   local_X_13_ce1;
input  [31:0] local_X_13_q1;
output  [9:0] local_X_14_address0;
output   local_X_14_ce0;
input  [31:0] local_X_14_q0;
output  [9:0] local_X_14_address1;
output   local_X_14_ce1;
input  [31:0] local_X_14_q1;
output  [9:0] local_X_15_address0;
output   local_X_15_ce0;
input  [31:0] local_X_15_q0;
output  [9:0] local_X_15_address1;
output   local_X_15_ce1;
input  [31:0] local_X_15_q1;
output  [9:0] local_X_16_address0;
output   local_X_16_ce0;
input  [31:0] local_X_16_q0;
output  [9:0] local_X_16_address1;
output   local_X_16_ce1;
input  [31:0] local_X_16_q1;
output  [9:0] local_X_17_address0;
output   local_X_17_ce0;
input  [31:0] local_X_17_q0;
output  [9:0] local_X_17_address1;
output   local_X_17_ce1;
input  [31:0] local_X_17_q1;
output  [9:0] local_X_18_address0;
output   local_X_18_ce0;
input  [31:0] local_X_18_q0;
output  [9:0] local_X_18_address1;
output   local_X_18_ce1;
input  [31:0] local_X_18_q1;
output  [9:0] local_X_19_address0;
output   local_X_19_ce0;
input  [31:0] local_X_19_q0;
output  [9:0] local_X_19_address1;
output   local_X_19_ce1;
input  [31:0] local_X_19_q1;
output  [9:0] local_X_20_address0;
output   local_X_20_ce0;
input  [31:0] local_X_20_q0;
output  [9:0] local_X_20_address1;
output   local_X_20_ce1;
input  [31:0] local_X_20_q1;
output  [9:0] local_X_21_address0;
output   local_X_21_ce0;
input  [31:0] local_X_21_q0;
output  [9:0] local_X_21_address1;
output   local_X_21_ce1;
input  [31:0] local_X_21_q1;
output  [9:0] local_X_22_address0;
output   local_X_22_ce0;
input  [31:0] local_X_22_q0;
output  [9:0] local_X_22_address1;
output   local_X_22_ce1;
input  [31:0] local_X_22_q1;
output  [9:0] local_X_23_address0;
output   local_X_23_ce0;
input  [31:0] local_X_23_q0;
output  [9:0] local_X_23_address1;
output   local_X_23_ce1;
input  [31:0] local_X_23_q1;
output  [9:0] local_X_24_address0;
output   local_X_24_ce0;
input  [31:0] local_X_24_q0;
output  [9:0] local_X_24_address1;
output   local_X_24_ce1;
input  [31:0] local_X_24_q1;
output  [9:0] local_X_25_address0;
output   local_X_25_ce0;
input  [31:0] local_X_25_q0;
output  [9:0] local_X_25_address1;
output   local_X_25_ce1;
input  [31:0] local_X_25_q1;
output  [9:0] local_X_26_address0;
output   local_X_26_ce0;
input  [31:0] local_X_26_q0;
output  [9:0] local_X_26_address1;
output   local_X_26_ce1;
input  [31:0] local_X_26_q1;
output  [9:0] local_X_27_address0;
output   local_X_27_ce0;
input  [31:0] local_X_27_q0;
output  [9:0] local_X_27_address1;
output   local_X_27_ce1;
input  [31:0] local_X_27_q1;
output  [9:0] local_X_28_address0;
output   local_X_28_ce0;
input  [31:0] local_X_28_q0;
output  [9:0] local_X_28_address1;
output   local_X_28_ce1;
input  [31:0] local_X_28_q1;
output  [9:0] local_X_29_address0;
output   local_X_29_ce0;
input  [31:0] local_X_29_q0;
output  [9:0] local_X_29_address1;
output   local_X_29_ce1;
input  [31:0] local_X_29_q1;
output  [9:0] local_X_30_address0;
output   local_X_30_ce0;
input  [31:0] local_X_30_q0;
output  [9:0] local_X_30_address1;
output   local_X_30_ce1;
input  [31:0] local_X_30_q1;
output  [9:0] local_X_31_address0;
output   local_X_31_ce0;
input  [31:0] local_X_31_q0;
output  [9:0] local_X_31_address1;
output   local_X_31_ce1;
input  [31:0] local_X_31_q1;
reg ap_idle;
reg fifo_aXvec_write;
reg fifo_A_s_read;
reg local_X_ce0;
reg local_X_ce1;
reg local_X_1_ce0;
reg local_X_1_ce1;
reg local_X_2_ce0;
reg local_X_2_ce1;
reg local_X_3_ce0;
reg local_X_3_ce1;
reg local_X_4_ce0;
reg local_X_4_ce1;
reg local_X_5_ce0;
reg local_X_5_ce1;
reg local_X_6_ce0;
reg local_X_6_ce1;
reg local_X_7_ce0;
reg local_X_7_ce1;
reg local_X_8_ce0;
reg local_X_8_ce1;
reg local_X_9_ce0;
reg local_X_9_ce1;
reg local_X_10_ce0;
reg local_X_10_ce1;
reg local_X_11_ce0;
reg local_X_11_ce1;
reg local_X_12_ce0;
reg local_X_12_ce1;
reg local_X_13_ce0;
reg local_X_13_ce1;
reg local_X_14_ce0;
reg local_X_14_ce1;
reg local_X_15_ce0;
reg local_X_15_ce1;
reg local_X_16_ce0;
reg local_X_16_ce1;
reg local_X_17_ce0;
reg local_X_17_ce1;
reg local_X_18_ce0;
reg local_X_18_ce1;
reg local_X_19_ce0;
reg local_X_19_ce1;
reg local_X_20_ce0;
reg local_X_20_ce1;
reg local_X_21_ce0;
reg local_X_21_ce1;
reg local_X_22_ce0;
reg local_X_22_ce1;
reg local_X_23_ce0;
reg local_X_23_ce1;
reg local_X_24_ce0;
reg local_X_24_ce1;
reg local_X_25_ce0;
reg local_X_25_ce1;
reg local_X_26_ce0;
reg local_X_26_ce1;
reg local_X_27_ce0;
reg local_X_27_ce1;
reg local_X_28_ce0;
reg local_X_28_ce1;
reg local_X_29_ce0;
reg local_X_29_ce1;
reg local_X_30_ce0;
reg local_X_30_ce1;
reg local_X_31_ce0;
reg local_X_31_ce1;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
reg   [0:0] tmp_s_reg_2554;
reg   [0:0] tmp_s_reg_2554_pp0_iter5_reg;
reg    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln244_fu_1192_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    fifo_aXvec_blk_n;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_s_nbreadreq_fu_308_p3;
reg   [0:0] tmp_s_reg_2554_pp0_iter1_reg;
reg   [0:0] tmp_s_reg_2554_pp0_iter2_reg;
reg   [0:0] tmp_s_reg_2554_pp0_iter3_reg;
reg   [0:0] tmp_s_reg_2554_pp0_iter4_reg;
reg   [512:0] p_s_reg_2558;
reg   [512:0] p_s_reg_2558_pp0_iter1_reg;
reg   [512:0] p_s_reg_2558_pp0_iter2_reg;
reg   [512:0] p_s_reg_2558_pp0_iter3_reg;
reg   [512:0] p_s_reg_2558_pp0_iter4_reg;
reg   [2:0] a_col_cast1_reg_2564;
reg   [2:0] a_col_cast1_reg_2564_pp0_iter1_reg;
reg   [9:0] lshr_ln_reg_2569;
reg   [17:0] a_row_reg_2574;
reg   [17:0] a_row_reg_2574_pp0_iter1_reg;
reg   [17:0] a_row_reg_2574_pp0_iter2_reg;
reg   [17:0] a_row_reg_2574_pp0_iter3_reg;
reg   [17:0] a_row_reg_2574_pp0_iter4_reg;
reg   [17:0] a_row_reg_2574_pp0_iter5_reg;
wire   [31:0] a_val_fu_1234_p1;
reg   [31:0] a_val_reg_2579;
reg   [31:0] a_val_reg_2579_pp0_iter1_reg;
reg   [31:0] a_val_reg_2579_pp0_iter2_reg;
reg   [2:0] a_col_1_cast1_reg_2584;
reg   [2:0] a_col_1_cast1_reg_2584_pp0_iter1_reg;
reg   [9:0] lshr_ln252_1_reg_2589;
reg   [17:0] a_row_1_reg_2594;
reg   [17:0] a_row_1_reg_2594_pp0_iter1_reg;
reg   [17:0] a_row_1_reg_2594_pp0_iter2_reg;
reg   [17:0] a_row_1_reg_2594_pp0_iter3_reg;
reg   [17:0] a_row_1_reg_2594_pp0_iter4_reg;
reg   [17:0] a_row_1_reg_2594_pp0_iter5_reg;
reg   [31:0] a_val_1_reg_2599;
reg   [31:0] a_val_1_reg_2599_pp0_iter1_reg;
reg   [31:0] a_val_1_reg_2599_pp0_iter2_reg;
reg   [2:0] a_col_2_cast1_reg_2604;
reg   [2:0] a_col_2_cast1_reg_2604_pp0_iter1_reg;
reg   [9:0] lshr_ln252_2_reg_2609;
reg   [17:0] a_row_2_reg_2614;
reg   [17:0] a_row_2_reg_2614_pp0_iter1_reg;
reg   [17:0] a_row_2_reg_2614_pp0_iter2_reg;
reg   [17:0] a_row_2_reg_2614_pp0_iter3_reg;
reg   [17:0] a_row_2_reg_2614_pp0_iter4_reg;
reg   [17:0] a_row_2_reg_2614_pp0_iter5_reg;
reg   [31:0] a_val_2_reg_2619;
reg   [31:0] a_val_2_reg_2619_pp0_iter1_reg;
reg   [31:0] a_val_2_reg_2619_pp0_iter2_reg;
reg   [2:0] a_col_3_cast1_reg_2624;
reg   [2:0] a_col_3_cast1_reg_2624_pp0_iter1_reg;
reg   [9:0] lshr_ln252_3_reg_2629;
reg   [17:0] a_row_3_reg_2634;
reg   [17:0] a_row_3_reg_2634_pp0_iter1_reg;
reg   [17:0] a_row_3_reg_2634_pp0_iter2_reg;
reg   [17:0] a_row_3_reg_2634_pp0_iter3_reg;
reg   [17:0] a_row_3_reg_2634_pp0_iter4_reg;
reg   [17:0] a_row_3_reg_2634_pp0_iter5_reg;
reg   [31:0] a_val_3_reg_2639;
reg   [31:0] a_val_3_reg_2639_pp0_iter1_reg;
reg   [31:0] a_val_3_reg_2639_pp0_iter2_reg;
reg   [0:0] tmp_16_reg_2644;
reg   [0:0] tmp_16_reg_2644_pp0_iter1_reg;
reg   [0:0] tmp_16_reg_2644_pp0_iter2_reg;
reg   [0:0] tmp_16_reg_2644_pp0_iter3_reg;
reg   [0:0] tmp_16_reg_2644_pp0_iter4_reg;
reg   [2:0] a_col_4_cast1_reg_2649;
reg   [2:0] a_col_4_cast1_reg_2649_pp0_iter1_reg;
reg   [9:0] lshr_ln252_4_reg_2654;
reg   [17:0] a_row_4_reg_2659;
reg   [17:0] a_row_4_reg_2659_pp0_iter1_reg;
reg   [17:0] a_row_4_reg_2659_pp0_iter2_reg;
reg   [17:0] a_row_4_reg_2659_pp0_iter3_reg;
reg   [17:0] a_row_4_reg_2659_pp0_iter4_reg;
reg   [17:0] a_row_4_reg_2659_pp0_iter5_reg;
reg   [31:0] a_val_4_reg_2664;
reg   [31:0] a_val_4_reg_2664_pp0_iter1_reg;
reg   [31:0] a_val_4_reg_2664_pp0_iter2_reg;
reg   [0:0] tmp_17_reg_2669;
reg   [0:0] tmp_17_reg_2669_pp0_iter1_reg;
reg   [0:0] tmp_17_reg_2669_pp0_iter2_reg;
reg   [0:0] tmp_17_reg_2669_pp0_iter3_reg;
reg   [0:0] tmp_17_reg_2669_pp0_iter4_reg;
reg   [2:0] a_col_5_cast1_reg_2674;
reg   [2:0] a_col_5_cast1_reg_2674_pp0_iter1_reg;
reg   [9:0] lshr_ln252_5_reg_2679;
reg   [17:0] a_row_5_reg_2684;
reg   [17:0] a_row_5_reg_2684_pp0_iter1_reg;
reg   [17:0] a_row_5_reg_2684_pp0_iter2_reg;
reg   [17:0] a_row_5_reg_2684_pp0_iter3_reg;
reg   [17:0] a_row_5_reg_2684_pp0_iter4_reg;
reg   [17:0] a_row_5_reg_2684_pp0_iter5_reg;
reg   [31:0] a_val_5_reg_2689;
reg   [31:0] a_val_5_reg_2689_pp0_iter1_reg;
reg   [31:0] a_val_5_reg_2689_pp0_iter2_reg;
reg   [0:0] tmp_18_reg_2694;
reg   [0:0] tmp_18_reg_2694_pp0_iter1_reg;
reg   [0:0] tmp_18_reg_2694_pp0_iter2_reg;
reg   [0:0] tmp_18_reg_2694_pp0_iter3_reg;
reg   [0:0] tmp_18_reg_2694_pp0_iter4_reg;
reg   [2:0] a_col_6_cast1_reg_2699;
reg   [2:0] a_col_6_cast1_reg_2699_pp0_iter1_reg;
reg   [2:0] a_col_6_cast1_reg_2699_pp0_iter2_reg;
reg   [9:0] lshr_ln252_6_reg_2704;
reg   [9:0] lshr_ln252_6_reg_2704_pp0_iter1_reg;
reg   [17:0] a_row_6_reg_2709;
reg   [17:0] a_row_6_reg_2709_pp0_iter1_reg;
reg   [17:0] a_row_6_reg_2709_pp0_iter2_reg;
reg   [17:0] a_row_6_reg_2709_pp0_iter3_reg;
reg   [17:0] a_row_6_reg_2709_pp0_iter4_reg;
reg   [17:0] a_row_6_reg_2709_pp0_iter5_reg;
reg   [31:0] a_val_6_reg_2714;
reg   [31:0] a_val_6_reg_2714_pp0_iter1_reg;
reg   [31:0] a_val_6_reg_2714_pp0_iter2_reg;
reg   [31:0] a_val_6_reg_2714_pp0_iter3_reg;
reg   [0:0] tmp_20_reg_2719;
reg   [0:0] tmp_20_reg_2719_pp0_iter1_reg;
reg   [0:0] tmp_20_reg_2719_pp0_iter2_reg;
reg   [0:0] tmp_20_reg_2719_pp0_iter3_reg;
reg   [0:0] tmp_20_reg_2719_pp0_iter4_reg;
reg   [0:0] tmp_20_reg_2719_pp0_iter5_reg;
reg   [2:0] a_col_7_cast1_reg_2724;
reg   [2:0] a_col_7_cast1_reg_2724_pp0_iter1_reg;
reg   [2:0] a_col_7_cast1_reg_2724_pp0_iter2_reg;
reg   [9:0] lshr_ln252_7_reg_2729;
reg   [9:0] lshr_ln252_7_reg_2729_pp0_iter1_reg;
reg   [17:0] a_row_7_reg_2734;
reg   [17:0] a_row_7_reg_2734_pp0_iter1_reg;
reg   [17:0] a_row_7_reg_2734_pp0_iter2_reg;
reg   [17:0] a_row_7_reg_2734_pp0_iter3_reg;
reg   [17:0] a_row_7_reg_2734_pp0_iter4_reg;
reg   [17:0] a_row_7_reg_2734_pp0_iter5_reg;
reg   [31:0] a_val_7_reg_2739;
reg   [31:0] a_val_7_reg_2739_pp0_iter1_reg;
reg   [31:0] a_val_7_reg_2739_pp0_iter2_reg;
reg   [31:0] a_val_7_reg_2739_pp0_iter3_reg;
reg   [0:0] tmp_21_reg_2744;
reg   [0:0] tmp_21_reg_2744_pp0_iter1_reg;
reg   [0:0] tmp_21_reg_2744_pp0_iter2_reg;
reg   [0:0] tmp_21_reg_2744_pp0_iter3_reg;
reg   [0:0] tmp_21_reg_2744_pp0_iter4_reg;
reg   [0:0] tmp_21_reg_2744_pp0_iter5_reg;
wire   [31:0] tmp_2_fu_1834_p19;
reg   [31:0] tmp_2_reg_2989;
wire   [31:0] tmp_3_fu_1873_p19;
reg   [31:0] tmp_3_reg_2995;
wire   [31:0] tmp_4_fu_1912_p19;
reg   [31:0] tmp_4_reg_3001;
wire   [31:0] tmp_5_fu_1951_p19;
reg   [31:0] tmp_5_reg_3007;
wire   [31:0] tmp_6_fu_1990_p19;
reg   [31:0] tmp_6_reg_3013;
wire   [31:0] tmp_7_fu_2029_p19;
reg   [31:0] tmp_7_reg_3019;
wire   [31:0] empty_121_fu_2154_p1;
wire   [31:0] empty_122_fu_2164_p1;
wire   [31:0] empty_123_fu_2174_p1;
wire   [31:0] empty_124_fu_2184_p1;
wire   [31:0] empty_125_fu_2194_p1;
wire   [31:0] empty_126_fu_2204_p1;
wire   [31:0] tmp_8_fu_2214_p19;
reg   [31:0] tmp_8_reg_3141;
wire   [31:0] tmp_9_fu_2253_p19;
reg   [31:0] tmp_9_reg_3147;
wire   [31:0] empty_127_fu_2292_p1;
wire   [31:0] empty_128_fu_2302_p1;
wire   [31:0] bitcast_ln258_fu_2312_p1;
reg   [31:0] bitcast_ln258_reg_3165;
wire   [159:0] select_ln256_4_fu_2465_p3;
reg   [159:0] select_ln256_4_reg_3170;
wire   [63:0] zext_ln252_fu_1576_p1;
wire   [63:0] zext_ln252_1_fu_1619_p1;
wire   [63:0] zext_ln252_2_fu_1662_p1;
wire   [63:0] zext_ln252_3_fu_1705_p1;
wire   [63:0] zext_ln252_4_fu_1748_p1;
wire   [63:0] zext_ln252_5_fu_1791_p1;
wire   [63:0] zext_ln252_6_fu_2068_p1;
wire   [63:0] zext_ln252_7_fu_2111_p1;
reg   [31:0] j_fu_292;
wire   [31:0] j_4_fu_1558_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_j_3;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] grp_fu_1129_p0;
reg   [31:0] grp_fu_1129_p1;
reg   [31:0] grp_fu_1133_p0;
reg   [31:0] grp_fu_1133_p1;
reg   [31:0] grp_fu_1137_p0;
reg   [31:0] grp_fu_1137_p1;
reg   [31:0] grp_fu_1141_p0;
reg   [31:0] grp_fu_1141_p1;
reg   [31:0] grp_fu_1145_p0;
reg   [31:0] grp_fu_1145_p1;
reg   [31:0] grp_fu_1149_p0;
reg   [31:0] grp_fu_1149_p1;
reg   [31:0] grp_fu_1153_p0;
reg   [31:0] grp_fu_1153_p1;
reg   [31:0] grp_fu_1157_p0;
reg   [31:0] grp_fu_1157_p1;
wire   [95:0] or_ln256_fu_2407_p2;
wire   [31:0] tmp_2_fu_1834_p17;
wire   [31:0] tmp_3_fu_1873_p17;
wire   [31:0] tmp_4_fu_1912_p17;
wire   [31:0] tmp_5_fu_1951_p17;
wire   [31:0] tmp_6_fu_1990_p17;
wire   [31:0] tmp_7_fu_2029_p17;
wire   [31:0] tmp_8_fu_2214_p17;
wire   [31:0] tmp_9_fu_2253_p17;
reg   [31:0] grp_fu_1129_p2;
reg   [31:0] grp_fu_1133_p2;
wire   [31:0] bitcast_ln258_1_fu_2323_p1;
wire   [0:0] tmp_11_fu_2316_p3;
wire   [63:0] shl_ln_fu_2327_p3;
reg   [31:0] grp_fu_1137_p2;
reg   [31:0] grp_fu_1141_p2;
wire   [31:0] bitcast_ln258_3_fu_2354_p1;
wire   [127:0] shl_ln258_2_fu_2358_p3;
wire   [0:0] tmp_15_fu_2343_p3;
wire   [31:0] bitcast_ln258_2_fu_2350_p1;
wire   [31:0] select_ln256_2_fu_2373_p3;
wire   [63:0] select_ln256_fu_2335_p3;
wire   [127:0] select_ln256_1_fu_2366_p3;
wire   [63:0] tmp_1_fu_2389_p4;
wire   [95:0] tmp_12_fu_2399_p3;
wire   [95:0] tmp2_fu_2381_p3;
reg   [31:0] grp_fu_1145_p2;
wire   [31:0] bitcast_ln258_4_fu_2424_p1;
reg   [31:0] grp_fu_1149_p2;
wire   [31:0] select_ln256_3_fu_2428_p3;
wire   [31:0] tmp_13_fu_2414_p4;
wire   [63:0] grp_fu_1161_p4;
wire   [127:0] tmp_23_fu_2439_p4;
wire   [31:0] bitcast_ln258_5_fu_2435_p1;
wire   [159:0] zext_ln151_fu_2449_p1;
wire   [159:0] tmp_25_fu_2453_p5;
reg   [31:0] grp_fu_1153_p2;
reg   [31:0] grp_fu_1157_p2;
wire   [31:0] bitcast_ln258_6_fu_2472_p1;
wire   [191:0] zext_ln151_1_fu_2480_p1;
wire   [191:0] tmp_26_fu_2483_p3;
wire   [191:0] select_ln256_5_fu_2490_p3;
wire   [31:0] bitcast_ln258_7_fu_2476_p1;
wire   [223:0] zext_ln151_2_fu_2497_p1;
wire   [223:0] tmp_14_fu_2501_p3;
wire   [223:0] select_ln256_6_fu_2509_p3;
wire   [399:0] tmp_10_fu_2516_p11;
reg    grp_fu_1129_ce;
wire   [31:0] pre_grp_fu_1129_p2;
reg   [31:0] pre_grp_fu_1129_p2_reg;
reg    grp_fu_1133_ce;
wire   [31:0] pre_grp_fu_1133_p2;
reg   [31:0] pre_grp_fu_1133_p2_reg;
reg    grp_fu_1137_ce;
wire   [31:0] pre_grp_fu_1137_p2;
reg   [31:0] pre_grp_fu_1137_p2_reg;
reg    grp_fu_1141_ce;
wire   [31:0] pre_grp_fu_1141_p2;
reg   [31:0] pre_grp_fu_1141_p2_reg;
reg    grp_fu_1145_ce;
wire   [31:0] pre_grp_fu_1145_p2;
reg   [31:0] pre_grp_fu_1145_p2_reg;
reg    grp_fu_1149_ce;
wire   [31:0] pre_grp_fu_1149_p2;
reg   [31:0] pre_grp_fu_1149_p2_reg;
reg    grp_fu_1153_ce;
wire   [31:0] pre_grp_fu_1153_p2;
reg   [31:0] pre_grp_fu_1153_p2_reg;
reg    grp_fu_1157_ce;
wire   [31:0] pre_grp_fu_1157_p2;
reg   [31:0] pre_grp_fu_1157_p2_reg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1813;
wire   [2:0] tmp_2_fu_1834_p1;
wire   [2:0] tmp_2_fu_1834_p3;
wire   [2:0] tmp_2_fu_1834_p5;
wire   [2:0] tmp_2_fu_1834_p7;
wire  signed [2:0] tmp_2_fu_1834_p9;
wire  signed [2:0] tmp_2_fu_1834_p11;
wire  signed [2:0] tmp_2_fu_1834_p13;
wire  signed [2:0] tmp_2_fu_1834_p15;
wire   [2:0] tmp_3_fu_1873_p1;
wire   [2:0] tmp_3_fu_1873_p3;
wire   [2:0] tmp_3_fu_1873_p5;
wire   [2:0] tmp_3_fu_1873_p7;
wire  signed [2:0] tmp_3_fu_1873_p9;
wire  signed [2:0] tmp_3_fu_1873_p11;
wire  signed [2:0] tmp_3_fu_1873_p13;
wire  signed [2:0] tmp_3_fu_1873_p15;
wire   [2:0] tmp_4_fu_1912_p1;
wire   [2:0] tmp_4_fu_1912_p3;
wire   [2:0] tmp_4_fu_1912_p5;
wire   [2:0] tmp_4_fu_1912_p7;
wire  signed [2:0] tmp_4_fu_1912_p9;
wire  signed [2:0] tmp_4_fu_1912_p11;
wire  signed [2:0] tmp_4_fu_1912_p13;
wire  signed [2:0] tmp_4_fu_1912_p15;
wire   [2:0] tmp_5_fu_1951_p1;
wire   [2:0] tmp_5_fu_1951_p3;
wire   [2:0] tmp_5_fu_1951_p5;
wire   [2:0] tmp_5_fu_1951_p7;
wire  signed [2:0] tmp_5_fu_1951_p9;
wire  signed [2:0] tmp_5_fu_1951_p11;
wire  signed [2:0] tmp_5_fu_1951_p13;
wire  signed [2:0] tmp_5_fu_1951_p15;
wire   [2:0] tmp_6_fu_1990_p1;
wire   [2:0] tmp_6_fu_1990_p3;
wire   [2:0] tmp_6_fu_1990_p5;
wire   [2:0] tmp_6_fu_1990_p7;
wire  signed [2:0] tmp_6_fu_1990_p9;
wire  signed [2:0] tmp_6_fu_1990_p11;
wire  signed [2:0] tmp_6_fu_1990_p13;
wire  signed [2:0] tmp_6_fu_1990_p15;
wire   [2:0] tmp_7_fu_2029_p1;
wire   [2:0] tmp_7_fu_2029_p3;
wire   [2:0] tmp_7_fu_2029_p5;
wire   [2:0] tmp_7_fu_2029_p7;
wire  signed [2:0] tmp_7_fu_2029_p9;
wire  signed [2:0] tmp_7_fu_2029_p11;
wire  signed [2:0] tmp_7_fu_2029_p13;
wire  signed [2:0] tmp_7_fu_2029_p15;
wire   [2:0] tmp_8_fu_2214_p1;
wire   [2:0] tmp_8_fu_2214_p3;
wire   [2:0] tmp_8_fu_2214_p5;
wire   [2:0] tmp_8_fu_2214_p7;
wire  signed [2:0] tmp_8_fu_2214_p9;
wire  signed [2:0] tmp_8_fu_2214_p11;
wire  signed [2:0] tmp_8_fu_2214_p13;
wire  signed [2:0] tmp_8_fu_2214_p15;
wire   [2:0] tmp_9_fu_2253_p1;
wire   [2:0] tmp_9_fu_2253_p3;
wire   [2:0] tmp_9_fu_2253_p5;
wire   [2:0] tmp_9_fu_2253_p7;
wire  signed [2:0] tmp_9_fu_2253_p9;
wire  signed [2:0] tmp_9_fu_2253_p11;
wire  signed [2:0] tmp_9_fu_2253_p13;
wire  signed [2:0] tmp_9_fu_2253_p15;
wire    ap_ce_reg;
// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 j_fu_292 = 32'd0;
#0 ap_done_reg = 1'b0;
end
PEG_Xvec_fmul_32ns_32ns_32_2_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_primitive_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1129_p0),
    .din1(grp_fu_1129_p1),
    .ce(grp_fu_1129_ce),
    .dout(pre_grp_fu_1129_p2)
);
PEG_Xvec_fmul_32ns_32ns_32_2_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_primitive_dsp_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1133_p0),
    .din1(grp_fu_1133_p1),
    .ce(grp_fu_1133_ce),
    .dout(pre_grp_fu_1133_p2)
);
PEG_Xvec_fmul_32ns_32ns_32_2_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_primitive_dsp_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1137_p0),
    .din1(grp_fu_1137_p1),
    .ce(grp_fu_1137_ce),
    .dout(pre_grp_fu_1137_p2)
);
PEG_Xvec_fmul_32ns_32ns_32_2_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_primitive_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1141_p0),
    .din1(grp_fu_1141_p1),
    .ce(grp_fu_1141_ce),
    .dout(pre_grp_fu_1141_p2)
);
PEG_Xvec_fmul_32ns_32ns_32_2_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_primitive_dsp_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1145_p0),
    .din1(grp_fu_1145_p1),
    .ce(grp_fu_1145_ce),
    .dout(pre_grp_fu_1145_p2)
);
PEG_Xvec_fmul_32ns_32ns_32_2_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_primitive_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1149_p0),
    .din1(grp_fu_1149_p1),
    .ce(grp_fu_1149_ce),
    .dout(pre_grp_fu_1149_p2)
);
PEG_Xvec_fmul_32ns_32ns_32_2_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_primitive_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1153_p0),
    .din1(grp_fu_1153_p1),
    .ce(grp_fu_1153_ce),
    .dout(pre_grp_fu_1153_p2)
);
PEG_Xvec_fmul_32ns_32ns_32_2_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_primitive_dsp_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1157_p0),
    .din1(grp_fu_1157_p1),
    .ce(grp_fu_1157_ce),
    .dout(pre_grp_fu_1157_p2)
);
PEG_Xvec_sparsemux_17_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U44(
    .din0(local_X_q1),
    .din1(local_X_1_q1),
    .din2(local_X_2_q1),
    .din3(local_X_3_q1),
    .din4(local_X_4_q1),
    .din5(local_X_5_q1),
    .din6(local_X_6_q1),
    .din7(local_X_7_q1),
    .def(tmp_2_fu_1834_p17),
    .sel(a_col_cast1_reg_2564_pp0_iter1_reg),
    .dout(tmp_2_fu_1834_p19)
);
PEG_Xvec_sparsemux_17_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U45(
    .din0(local_X_q0),
    .din1(local_X_1_q0),
    .din2(local_X_2_q0),
    .din3(local_X_3_q0),
    .din4(local_X_4_q0),
    .din5(local_X_5_q0),
    .din6(local_X_6_q0),
    .din7(local_X_7_q0),
    .def(tmp_3_fu_1873_p17),
    .sel(a_col_1_cast1_reg_2584_pp0_iter1_reg),
    .dout(tmp_3_fu_1873_p19)
);
PEG_Xvec_sparsemux_17_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U46(
    .din0(local_X_8_q1),
    .din1(local_X_9_q1),
    .din2(local_X_10_q1),
    .din3(local_X_11_q1),
    .din4(local_X_12_q1),
    .din5(local_X_13_q1),
    .din6(local_X_14_q1),
    .din7(local_X_15_q1),
    .def(tmp_4_fu_1912_p17),
    .sel(a_col_2_cast1_reg_2604_pp0_iter1_reg),
    .dout(tmp_4_fu_1912_p19)
);
PEG_Xvec_sparsemux_17_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U47(
    .din0(local_X_8_q0),
    .din1(local_X_9_q0),
    .din2(local_X_10_q0),
    .din3(local_X_11_q0),
    .din4(local_X_12_q0),
    .din5(local_X_13_q0),
    .din6(local_X_14_q0),
    .din7(local_X_15_q0),
    .def(tmp_5_fu_1951_p17),
    .sel(a_col_3_cast1_reg_2624_pp0_iter1_reg),
    .dout(tmp_5_fu_1951_p19)
);
PEG_Xvec_sparsemux_17_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U48(
    .din0(local_X_16_q1),
    .din1(local_X_17_q1),
    .din2(local_X_18_q1),
    .din3(local_X_19_q1),
    .din4(local_X_20_q1),
    .din5(local_X_21_q1),
    .din6(local_X_22_q1),
    .din7(local_X_23_q1),
    .def(tmp_6_fu_1990_p17),
    .sel(a_col_4_cast1_reg_2649_pp0_iter1_reg),
    .dout(tmp_6_fu_1990_p19)
);
PEG_Xvec_sparsemux_17_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U49(
    .din0(local_X_16_q0),
    .din1(local_X_17_q0),
    .din2(local_X_18_q0),
    .din3(local_X_19_q0),
    .din4(local_X_20_q0),
    .din5(local_X_21_q0),
    .din6(local_X_22_q0),
    .din7(local_X_23_q0),
    .def(tmp_7_fu_2029_p17),
    .sel(a_col_5_cast1_reg_2674_pp0_iter1_reg),
    .dout(tmp_7_fu_2029_p19)
);
PEG_Xvec_sparsemux_17_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U50(
    .din0(local_X_24_q1),
    .din1(local_X_25_q1),
    .din2(local_X_26_q1),
    .din3(local_X_27_q1),
    .din4(local_X_28_q1),
    .din5(local_X_29_q1),
    .din6(local_X_30_q1),
    .din7(local_X_31_q1),
    .def(tmp_8_fu_2214_p17),
    .sel(a_col_6_cast1_reg_2699_pp0_iter2_reg),
    .dout(tmp_8_fu_2214_p19)
);
PEG_Xvec_sparsemux_17_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U51(
    .din0(local_X_24_q0),
    .din1(local_X_25_q0),
    .din2(local_X_26_q0),
    .din3(local_X_27_q0),
    .din4(local_X_28_q0),
    .din5(local_X_29_q0),
    .din6(local_X_30_q0),
    .din7(local_X_31_q0),
    .def(tmp_9_fu_2253_p17),
    .sel(a_col_7_cast1_reg_2724_pp0_iter2_reg),
    .dout(tmp_9_fu_2253_p19)
);
PEG_Xvec_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1129_ce <= 1'b1;
    end else begin
        grp_fu_1129_ce <= 1'b0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1133_ce <= 1'b1;
    end else begin
        grp_fu_1133_ce <= 1'b0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1137_ce <= 1'b1;
    end else begin
        grp_fu_1137_ce <= 1'b0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1141_ce <= 1'b1;
    end else begin
        grp_fu_1141_ce <= 1'b0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1145_ce <= 1'b1;
    end else begin
        grp_fu_1145_ce <= 1'b0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1149_ce <= 1'b1;
    end else begin
        grp_fu_1149_ce <= 1'b0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1153_ce <= 1'b1;
    end else begin
        grp_fu_1153_ce <= 1'b0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1157_ce <= 1'b1;
    end else begin
        grp_fu_1157_ce <= 1'b0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_1813)) begin
            j_fu_292 <= j_4_fu_1558_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_292 <= start_32_3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_col_1_cast1_reg_2584 <= {{fifo_A_s_dout[116:114]}};
        a_col_1_cast1_reg_2584_pp0_iter1_reg <= a_col_1_cast1_reg_2584;
        a_col_2_cast1_reg_2604 <= {{fifo_A_s_dout[180:178]}};
        a_col_2_cast1_reg_2604_pp0_iter1_reg <= a_col_2_cast1_reg_2604;
        a_col_3_cast1_reg_2624 <= {{fifo_A_s_dout[244:242]}};
        a_col_3_cast1_reg_2624_pp0_iter1_reg <= a_col_3_cast1_reg_2624;
        a_col_4_cast1_reg_2649 <= {{fifo_A_s_dout[308:306]}};
        a_col_4_cast1_reg_2649_pp0_iter1_reg <= a_col_4_cast1_reg_2649;
        a_col_5_cast1_reg_2674 <= {{fifo_A_s_dout[372:370]}};
        a_col_5_cast1_reg_2674_pp0_iter1_reg <= a_col_5_cast1_reg_2674;
        a_col_6_cast1_reg_2699 <= {{fifo_A_s_dout[436:434]}};
        a_col_6_cast1_reg_2699_pp0_iter1_reg <= a_col_6_cast1_reg_2699;
        a_col_7_cast1_reg_2724 <= {{fifo_A_s_dout[500:498]}};
        a_col_7_cast1_reg_2724_pp0_iter1_reg <= a_col_7_cast1_reg_2724;
        a_col_cast1_reg_2564 <= {{fifo_A_s_dout[52:50]}};
        a_col_cast1_reg_2564_pp0_iter1_reg <= a_col_cast1_reg_2564;
        a_row_1_reg_2594 <= {{fifo_A_s_dout[113:96]}};
        a_row_1_reg_2594_pp0_iter1_reg <= a_row_1_reg_2594;
        a_row_2_reg_2614 <= {{fifo_A_s_dout[177:160]}};
        a_row_2_reg_2614_pp0_iter1_reg <= a_row_2_reg_2614;
        a_row_3_reg_2634 <= {{fifo_A_s_dout[241:224]}};
        a_row_3_reg_2634_pp0_iter1_reg <= a_row_3_reg_2634;
        a_row_4_reg_2659 <= {{fifo_A_s_dout[305:288]}};
        a_row_4_reg_2659_pp0_iter1_reg <= a_row_4_reg_2659;
        a_row_5_reg_2684 <= {{fifo_A_s_dout[369:352]}};
        a_row_5_reg_2684_pp0_iter1_reg <= a_row_5_reg_2684;
        a_row_6_reg_2709 <= {{fifo_A_s_dout[433:416]}};
        a_row_6_reg_2709_pp0_iter1_reg <= a_row_6_reg_2709;
        a_row_7_reg_2734 <= {{fifo_A_s_dout[497:480]}};
        a_row_7_reg_2734_pp0_iter1_reg <= a_row_7_reg_2734;
        a_row_reg_2574 <= {{fifo_A_s_dout[49:32]}};
        a_row_reg_2574_pp0_iter1_reg <= a_row_reg_2574;
        a_val_1_reg_2599 <= {{fifo_A_s_dout[95:64]}};
        a_val_1_reg_2599_pp0_iter1_reg <= a_val_1_reg_2599;
        a_val_2_reg_2619 <= {{fifo_A_s_dout[159:128]}};
        a_val_2_reg_2619_pp0_iter1_reg <= a_val_2_reg_2619;
        a_val_3_reg_2639 <= {{fifo_A_s_dout[223:192]}};
        a_val_3_reg_2639_pp0_iter1_reg <= a_val_3_reg_2639;
        a_val_4_reg_2664 <= {{fifo_A_s_dout[287:256]}};
        a_val_4_reg_2664_pp0_iter1_reg <= a_val_4_reg_2664;
        a_val_5_reg_2689 <= {{fifo_A_s_dout[351:320]}};
        a_val_5_reg_2689_pp0_iter1_reg <= a_val_5_reg_2689;
        a_val_6_reg_2714 <= {{fifo_A_s_dout[415:384]}};
        a_val_6_reg_2714_pp0_iter1_reg <= a_val_6_reg_2714;
        a_val_7_reg_2739 <= {{fifo_A_s_dout[479:448]}};
        a_val_7_reg_2739_pp0_iter1_reg <= a_val_7_reg_2739;
        a_val_reg_2579 <= a_val_fu_1234_p1;
        a_val_reg_2579_pp0_iter1_reg <= a_val_reg_2579;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        lshr_ln252_1_reg_2589 <= {{fifo_A_s_dout[126:117]}};
        lshr_ln252_2_reg_2609 <= {{fifo_A_s_dout[190:181]}};
        lshr_ln252_3_reg_2629 <= {{fifo_A_s_dout[254:245]}};
        lshr_ln252_4_reg_2654 <= {{fifo_A_s_dout[318:309]}};
        lshr_ln252_5_reg_2679 <= {{fifo_A_s_dout[382:373]}};
        lshr_ln252_6_reg_2704 <= {{fifo_A_s_dout[446:437]}};
        lshr_ln252_6_reg_2704_pp0_iter1_reg <= lshr_ln252_6_reg_2704;
        lshr_ln252_7_reg_2729 <= {{fifo_A_s_dout[510:501]}};
        lshr_ln252_7_reg_2729_pp0_iter1_reg <= lshr_ln252_7_reg_2729;
        lshr_ln_reg_2569 <= {{fifo_A_s_dout[62:53]}};
        p_s_reg_2558 <= fifo_A_s_dout;
        p_s_reg_2558_pp0_iter1_reg <= p_s_reg_2558;
        tmp_16_reg_2644 <= fifo_A_s_dout[32'd241];
        tmp_16_reg_2644_pp0_iter1_reg <= tmp_16_reg_2644;
        tmp_17_reg_2669 <= fifo_A_s_dout[32'd305];
        tmp_17_reg_2669_pp0_iter1_reg <= tmp_17_reg_2669;
        tmp_18_reg_2694 <= fifo_A_s_dout[32'd369];
        tmp_18_reg_2694_pp0_iter1_reg <= tmp_18_reg_2694;
        tmp_20_reg_2719 <= fifo_A_s_dout[32'd433];
        tmp_20_reg_2719_pp0_iter1_reg <= tmp_20_reg_2719;
        tmp_21_reg_2744 <= fifo_A_s_dout[32'd497];
        tmp_21_reg_2744_pp0_iter1_reg <= tmp_21_reg_2744;
        tmp_s_reg_2554 <= tmp_s_nbreadreq_fu_308_p3;
        tmp_s_reg_2554_pp0_iter1_reg <= tmp_s_reg_2554;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        a_col_6_cast1_reg_2699_pp0_iter2_reg <= a_col_6_cast1_reg_2699_pp0_iter1_reg;
        a_col_7_cast1_reg_2724_pp0_iter2_reg <= a_col_7_cast1_reg_2724_pp0_iter1_reg;
        a_row_1_reg_2594_pp0_iter2_reg <= a_row_1_reg_2594_pp0_iter1_reg;
        a_row_1_reg_2594_pp0_iter3_reg <= a_row_1_reg_2594_pp0_iter2_reg;
        a_row_1_reg_2594_pp0_iter4_reg <= a_row_1_reg_2594_pp0_iter3_reg;
        a_row_1_reg_2594_pp0_iter5_reg <= a_row_1_reg_2594_pp0_iter4_reg;
        a_row_2_reg_2614_pp0_iter2_reg <= a_row_2_reg_2614_pp0_iter1_reg;
        a_row_2_reg_2614_pp0_iter3_reg <= a_row_2_reg_2614_pp0_iter2_reg;
        a_row_2_reg_2614_pp0_iter4_reg <= a_row_2_reg_2614_pp0_iter3_reg;
        a_row_2_reg_2614_pp0_iter5_reg <= a_row_2_reg_2614_pp0_iter4_reg;
        a_row_3_reg_2634_pp0_iter2_reg <= a_row_3_reg_2634_pp0_iter1_reg;
        a_row_3_reg_2634_pp0_iter3_reg <= a_row_3_reg_2634_pp0_iter2_reg;
        a_row_3_reg_2634_pp0_iter4_reg <= a_row_3_reg_2634_pp0_iter3_reg;
        a_row_3_reg_2634_pp0_iter5_reg <= a_row_3_reg_2634_pp0_iter4_reg;
        a_row_4_reg_2659_pp0_iter2_reg <= a_row_4_reg_2659_pp0_iter1_reg;
        a_row_4_reg_2659_pp0_iter3_reg <= a_row_4_reg_2659_pp0_iter2_reg;
        a_row_4_reg_2659_pp0_iter4_reg <= a_row_4_reg_2659_pp0_iter3_reg;
        a_row_4_reg_2659_pp0_iter5_reg <= a_row_4_reg_2659_pp0_iter4_reg;
        a_row_5_reg_2684_pp0_iter2_reg <= a_row_5_reg_2684_pp0_iter1_reg;
        a_row_5_reg_2684_pp0_iter3_reg <= a_row_5_reg_2684_pp0_iter2_reg;
        a_row_5_reg_2684_pp0_iter4_reg <= a_row_5_reg_2684_pp0_iter3_reg;
        a_row_5_reg_2684_pp0_iter5_reg <= a_row_5_reg_2684_pp0_iter4_reg;
        a_row_6_reg_2709_pp0_iter2_reg <= a_row_6_reg_2709_pp0_iter1_reg;
        a_row_6_reg_2709_pp0_iter3_reg <= a_row_6_reg_2709_pp0_iter2_reg;
        a_row_6_reg_2709_pp0_iter4_reg <= a_row_6_reg_2709_pp0_iter3_reg;
        a_row_6_reg_2709_pp0_iter5_reg <= a_row_6_reg_2709_pp0_iter4_reg;
        a_row_7_reg_2734_pp0_iter2_reg <= a_row_7_reg_2734_pp0_iter1_reg;
        a_row_7_reg_2734_pp0_iter3_reg <= a_row_7_reg_2734_pp0_iter2_reg;
        a_row_7_reg_2734_pp0_iter4_reg <= a_row_7_reg_2734_pp0_iter3_reg;
        a_row_7_reg_2734_pp0_iter5_reg <= a_row_7_reg_2734_pp0_iter4_reg;
        a_row_reg_2574_pp0_iter2_reg <= a_row_reg_2574_pp0_iter1_reg;
        a_row_reg_2574_pp0_iter3_reg <= a_row_reg_2574_pp0_iter2_reg;
        a_row_reg_2574_pp0_iter4_reg <= a_row_reg_2574_pp0_iter3_reg;
        a_row_reg_2574_pp0_iter5_reg <= a_row_reg_2574_pp0_iter4_reg;
        a_val_1_reg_2599_pp0_iter2_reg <= a_val_1_reg_2599_pp0_iter1_reg;
        a_val_2_reg_2619_pp0_iter2_reg <= a_val_2_reg_2619_pp0_iter1_reg;
        a_val_3_reg_2639_pp0_iter2_reg <= a_val_3_reg_2639_pp0_iter1_reg;
        a_val_4_reg_2664_pp0_iter2_reg <= a_val_4_reg_2664_pp0_iter1_reg;
        a_val_5_reg_2689_pp0_iter2_reg <= a_val_5_reg_2689_pp0_iter1_reg;
        a_val_6_reg_2714_pp0_iter2_reg <= a_val_6_reg_2714_pp0_iter1_reg;
        a_val_6_reg_2714_pp0_iter3_reg <= a_val_6_reg_2714_pp0_iter2_reg;
        a_val_7_reg_2739_pp0_iter2_reg <= a_val_7_reg_2739_pp0_iter1_reg;
        a_val_7_reg_2739_pp0_iter3_reg <= a_val_7_reg_2739_pp0_iter2_reg;
        a_val_reg_2579_pp0_iter2_reg <= a_val_reg_2579_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        bitcast_ln258_reg_3165 <= bitcast_ln258_fu_2312_p1;
        p_s_reg_2558_pp0_iter2_reg <= p_s_reg_2558_pp0_iter1_reg;
        p_s_reg_2558_pp0_iter3_reg <= p_s_reg_2558_pp0_iter2_reg;
        p_s_reg_2558_pp0_iter4_reg <= p_s_reg_2558_pp0_iter3_reg;
        select_ln256_4_reg_3170 <= select_ln256_4_fu_2465_p3;
        tmp_16_reg_2644_pp0_iter2_reg <= tmp_16_reg_2644_pp0_iter1_reg;
        tmp_16_reg_2644_pp0_iter3_reg <= tmp_16_reg_2644_pp0_iter2_reg;
        tmp_16_reg_2644_pp0_iter4_reg <= tmp_16_reg_2644_pp0_iter3_reg;
        tmp_17_reg_2669_pp0_iter2_reg <= tmp_17_reg_2669_pp0_iter1_reg;
        tmp_17_reg_2669_pp0_iter3_reg <= tmp_17_reg_2669_pp0_iter2_reg;
        tmp_17_reg_2669_pp0_iter4_reg <= tmp_17_reg_2669_pp0_iter3_reg;
        tmp_18_reg_2694_pp0_iter2_reg <= tmp_18_reg_2694_pp0_iter1_reg;
        tmp_18_reg_2694_pp0_iter3_reg <= tmp_18_reg_2694_pp0_iter2_reg;
        tmp_18_reg_2694_pp0_iter4_reg <= tmp_18_reg_2694_pp0_iter3_reg;
        tmp_20_reg_2719_pp0_iter2_reg <= tmp_20_reg_2719_pp0_iter1_reg;
        tmp_20_reg_2719_pp0_iter3_reg <= tmp_20_reg_2719_pp0_iter2_reg;
        tmp_20_reg_2719_pp0_iter4_reg <= tmp_20_reg_2719_pp0_iter3_reg;
        tmp_20_reg_2719_pp0_iter5_reg <= tmp_20_reg_2719_pp0_iter4_reg;
        tmp_21_reg_2744_pp0_iter2_reg <= tmp_21_reg_2744_pp0_iter1_reg;
        tmp_21_reg_2744_pp0_iter3_reg <= tmp_21_reg_2744_pp0_iter2_reg;
        tmp_21_reg_2744_pp0_iter4_reg <= tmp_21_reg_2744_pp0_iter3_reg;
        tmp_21_reg_2744_pp0_iter5_reg <= tmp_21_reg_2744_pp0_iter4_reg;
        tmp_2_reg_2989 <= tmp_2_fu_1834_p19;
        tmp_3_reg_2995 <= tmp_3_fu_1873_p19;
        tmp_4_reg_3001 <= tmp_4_fu_1912_p19;
        tmp_5_reg_3007 <= tmp_5_fu_1951_p19;
        tmp_6_reg_3013 <= tmp_6_fu_1990_p19;
        tmp_7_reg_3019 <= tmp_7_fu_2029_p19;
        tmp_8_reg_3141 <= tmp_8_fu_2214_p19;
        tmp_9_reg_3147 <= tmp_9_fu_2253_p19;
        tmp_s_reg_2554_pp0_iter2_reg <= tmp_s_reg_2554_pp0_iter1_reg;
        tmp_s_reg_2554_pp0_iter3_reg <= tmp_s_reg_2554_pp0_iter2_reg;
        tmp_s_reg_2554_pp0_iter4_reg <= tmp_s_reg_2554_pp0_iter3_reg;
        tmp_s_reg_2554_pp0_iter5_reg <= tmp_s_reg_2554_pp0_iter4_reg;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_1129_p0 <= empty_121_fu_2154_p1;
        grp_fu_1129_p1 <= tmp_2_reg_2989;
        grp_fu_1133_p0 <= empty_122_fu_2164_p1;
        grp_fu_1133_p1 <= tmp_3_reg_2995;
        grp_fu_1137_p0 <= empty_123_fu_2174_p1;
        grp_fu_1137_p1 <= tmp_4_reg_3001;
        grp_fu_1141_p0 <= empty_124_fu_2184_p1;
        grp_fu_1141_p1 <= tmp_5_reg_3007;
        grp_fu_1145_p0 <= empty_125_fu_2194_p1;
        grp_fu_1145_p1 <= tmp_6_reg_3013;
        grp_fu_1149_p0 <= empty_126_fu_2204_p1;
        grp_fu_1149_p1 <= tmp_7_reg_3019;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_1153_p0 <= empty_127_fu_2292_p1;
        grp_fu_1153_p1 <= tmp_8_reg_3141;
        grp_fu_1157_p0 <= empty_128_fu_2302_p1;
        grp_fu_1157_p1 <= tmp_9_reg_3147;
    end
end
always @ (posedge ap_clk) begin
    if ((grp_fu_1129_ce == 1'b1)) begin
        pre_grp_fu_1129_p2_reg <= pre_grp_fu_1129_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((grp_fu_1133_ce == 1'b1)) begin
        pre_grp_fu_1133_p2_reg <= pre_grp_fu_1133_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((grp_fu_1137_ce == 1'b1)) begin
        pre_grp_fu_1137_p2_reg <= pre_grp_fu_1137_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((grp_fu_1141_ce == 1'b1)) begin
        pre_grp_fu_1141_p2_reg <= pre_grp_fu_1141_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((grp_fu_1145_ce == 1'b1)) begin
        pre_grp_fu_1145_p2_reg <= pre_grp_fu_1145_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((grp_fu_1149_ce == 1'b1)) begin
        pre_grp_fu_1149_p2_reg <= pre_grp_fu_1149_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((grp_fu_1153_ce == 1'b1)) begin
        pre_grp_fu_1153_p2_reg <= pre_grp_fu_1153_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((grp_fu_1157_ce == 1'b1)) begin
        pre_grp_fu_1157_p2_reg <= pre_grp_fu_1157_p2;
    end
end
always @ (*) begin
    if (((icmp_ln244_fu_1192_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_3 = start_32_3;
    end else begin
        ap_sig_allocacmp_j_3 = j_fu_292;
    end
end
always @ (*) begin
    if (((fifo_A_s_empty_n == 1'b1) & (icmp_ln244_fu_1192_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_nbreadreq_fu_308_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_A_s_read = 1'b1;
    end else begin
        fifo_A_s_read = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_s_reg_2554_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        fifo_aXvec_blk_n = fifo_aXvec_full_n;
    end else begin
        fifo_aXvec_blk_n = 1'b1;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_2554_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        fifo_aXvec_write = 1'b1;
    end else begin
        fifo_aXvec_write = 1'b0;
    end
end
always @ (*) begin
    if ((grp_fu_1129_ce == 1'b1)) begin
        grp_fu_1129_p2 = pre_grp_fu_1129_p2;
    end else begin
        grp_fu_1129_p2 = pre_grp_fu_1129_p2_reg;
    end
end
always @ (*) begin
    if ((grp_fu_1133_ce == 1'b1)) begin
        grp_fu_1133_p2 = pre_grp_fu_1133_p2;
    end else begin
        grp_fu_1133_p2 = pre_grp_fu_1133_p2_reg;
    end
end
always @ (*) begin
    if ((grp_fu_1137_ce == 1'b1)) begin
        grp_fu_1137_p2 = pre_grp_fu_1137_p2;
    end else begin
        grp_fu_1137_p2 = pre_grp_fu_1137_p2_reg;
    end
end
always @ (*) begin
    if ((grp_fu_1141_ce == 1'b1)) begin
        grp_fu_1141_p2 = pre_grp_fu_1141_p2;
    end else begin
        grp_fu_1141_p2 = pre_grp_fu_1141_p2_reg;
    end
end
always @ (*) begin
    if ((grp_fu_1145_ce == 1'b1)) begin
        grp_fu_1145_p2 = pre_grp_fu_1145_p2;
    end else begin
        grp_fu_1145_p2 = pre_grp_fu_1145_p2_reg;
    end
end
always @ (*) begin
    if ((grp_fu_1149_ce == 1'b1)) begin
        grp_fu_1149_p2 = pre_grp_fu_1149_p2;
    end else begin
        grp_fu_1149_p2 = pre_grp_fu_1149_p2_reg;
    end
end
always @ (*) begin
    if ((grp_fu_1153_ce == 1'b1)) begin
        grp_fu_1153_p2 = pre_grp_fu_1153_p2;
    end else begin
        grp_fu_1153_p2 = pre_grp_fu_1153_p2_reg;
    end
end
always @ (*) begin
    if ((grp_fu_1157_ce == 1'b1)) begin
        grp_fu_1157_p2 = pre_grp_fu_1157_p2;
    end else begin
        grp_fu_1157_p2 = pre_grp_fu_1157_p2_reg;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_10_ce0 = 1'b1;
    end else begin
        local_X_10_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_10_ce1 = 1'b1;
    end else begin
        local_X_10_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_11_ce0 = 1'b1;
    end else begin
        local_X_11_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_11_ce1 = 1'b1;
    end else begin
        local_X_11_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_12_ce0 = 1'b1;
    end else begin
        local_X_12_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_12_ce1 = 1'b1;
    end else begin
        local_X_12_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_13_ce0 = 1'b1;
    end else begin
        local_X_13_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_13_ce1 = 1'b1;
    end else begin
        local_X_13_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_14_ce0 = 1'b1;
    end else begin
        local_X_14_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_14_ce1 = 1'b1;
    end else begin
        local_X_14_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_15_ce0 = 1'b1;
    end else begin
        local_X_15_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_15_ce1 = 1'b1;
    end else begin
        local_X_15_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_16_ce0 = 1'b1;
    end else begin
        local_X_16_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_16_ce1 = 1'b1;
    end else begin
        local_X_16_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_17_ce0 = 1'b1;
    end else begin
        local_X_17_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_17_ce1 = 1'b1;
    end else begin
        local_X_17_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_18_ce0 = 1'b1;
    end else begin
        local_X_18_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_18_ce1 = 1'b1;
    end else begin
        local_X_18_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_19_ce0 = 1'b1;
    end else begin
        local_X_19_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_19_ce1 = 1'b1;
    end else begin
        local_X_19_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_1_ce0 = 1'b1;
    end else begin
        local_X_1_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_1_ce1 = 1'b1;
    end else begin
        local_X_1_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_20_ce0 = 1'b1;
    end else begin
        local_X_20_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_20_ce1 = 1'b1;
    end else begin
        local_X_20_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_21_ce0 = 1'b1;
    end else begin
        local_X_21_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_21_ce1 = 1'b1;
    end else begin
        local_X_21_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_22_ce0 = 1'b1;
    end else begin
        local_X_22_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_22_ce1 = 1'b1;
    end else begin
        local_X_22_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_23_ce0 = 1'b1;
    end else begin
        local_X_23_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_23_ce1 = 1'b1;
    end else begin
        local_X_23_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_24_ce0 = 1'b1;
    end else begin
        local_X_24_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_24_ce1 = 1'b1;
    end else begin
        local_X_24_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_25_ce0 = 1'b1;
    end else begin
        local_X_25_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_25_ce1 = 1'b1;
    end else begin
        local_X_25_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_26_ce0 = 1'b1;
    end else begin
        local_X_26_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_26_ce1 = 1'b1;
    end else begin
        local_X_26_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_27_ce0 = 1'b1;
    end else begin
        local_X_27_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_27_ce1 = 1'b1;
    end else begin
        local_X_27_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_28_ce0 = 1'b1;
    end else begin
        local_X_28_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_28_ce1 = 1'b1;
    end else begin
        local_X_28_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_29_ce0 = 1'b1;
    end else begin
        local_X_29_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_29_ce1 = 1'b1;
    end else begin
        local_X_29_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_2_ce0 = 1'b1;
    end else begin
        local_X_2_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_2_ce1 = 1'b1;
    end else begin
        local_X_2_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_30_ce0 = 1'b1;
    end else begin
        local_X_30_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_30_ce1 = 1'b1;
    end else begin
        local_X_30_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_31_ce0 = 1'b1;
    end else begin
        local_X_31_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_31_ce1 = 1'b1;
    end else begin
        local_X_31_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_3_ce0 = 1'b1;
    end else begin
        local_X_3_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_3_ce1 = 1'b1;
    end else begin
        local_X_3_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_4_ce0 = 1'b1;
    end else begin
        local_X_4_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_4_ce1 = 1'b1;
    end else begin
        local_X_4_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_5_ce0 = 1'b1;
    end else begin
        local_X_5_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_5_ce1 = 1'b1;
    end else begin
        local_X_5_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_6_ce0 = 1'b1;
    end else begin
        local_X_6_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_6_ce1 = 1'b1;
    end else begin
        local_X_6_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_7_ce0 = 1'b1;
    end else begin
        local_X_7_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_7_ce1 = 1'b1;
    end else begin
        local_X_7_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_8_ce0 = 1'b1;
    end else begin
        local_X_8_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_8_ce1 = 1'b1;
    end else begin
        local_X_8_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_9_ce0 = 1'b1;
    end else begin
        local_X_9_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_9_ce1 = 1'b1;
    end else begin
        local_X_9_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_ce0 = 1'b1;
    end else begin
        local_X_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_ce1 = 1'b1;
    end else begin
        local_X_ce1 = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign a_val_fu_1234_p1 = fifo_A_s_dout[31:0];
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6));
end
always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6));
end
always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6));
end
always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = ((tmp_s_reg_2554_pp0_iter5_reg == 1'd1) & (fifo_aXvec_full_n == 1'b0));
end
always @ (*) begin
    ap_condition_1813 = ((icmp_ln244_fu_1192_p2 == 1'd1) & (tmp_s_nbreadreq_fu_308_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_enable_reg_pp0_iter0 = ap_start_int;
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;
assign bitcast_ln258_1_fu_2323_p1 = grp_fu_1133_p2;
assign bitcast_ln258_2_fu_2350_p1 = grp_fu_1137_p2;
assign bitcast_ln258_3_fu_2354_p1 = grp_fu_1141_p2;
assign bitcast_ln258_4_fu_2424_p1 = grp_fu_1145_p2;
assign bitcast_ln258_5_fu_2435_p1 = grp_fu_1149_p2;
assign bitcast_ln258_6_fu_2472_p1 = grp_fu_1153_p2;
assign bitcast_ln258_7_fu_2476_p1 = grp_fu_1157_p2;
assign bitcast_ln258_fu_2312_p1 = grp_fu_1129_p2;
assign empty_121_fu_2154_p1 = a_val_reg_2579_pp0_iter2_reg;
assign empty_122_fu_2164_p1 = a_val_1_reg_2599_pp0_iter2_reg;
assign empty_123_fu_2174_p1 = a_val_2_reg_2619_pp0_iter2_reg;
assign empty_124_fu_2184_p1 = a_val_3_reg_2639_pp0_iter2_reg;
assign empty_125_fu_2194_p1 = a_val_4_reg_2664_pp0_iter2_reg;
assign empty_126_fu_2204_p1 = a_val_5_reg_2689_pp0_iter2_reg;
assign empty_127_fu_2292_p1 = a_val_6_reg_2714_pp0_iter3_reg;
assign empty_128_fu_2302_p1 = a_val_7_reg_2739_pp0_iter3_reg;
assign fifo_aXvec_din = tmp_10_fu_2516_p11;
assign grp_fu_1161_p4 = {{or_ln256_fu_2407_p2[95:32]}};
assign icmp_ln244_fu_1192_p2 = (($signed(ap_sig_allocacmp_j_3) < $signed(empty)) ? 1'b1 : 1'b0);
assign j_4_fu_1558_p2 = (ap_sig_allocacmp_j_3 + 32'd1);
assign local_X_10_address0 = zext_ln252_3_fu_1705_p1;
assign local_X_10_address1 = zext_ln252_2_fu_1662_p1;
assign local_X_11_address0 = zext_ln252_3_fu_1705_p1;
assign local_X_11_address1 = zext_ln252_2_fu_1662_p1;
assign local_X_12_address0 = zext_ln252_3_fu_1705_p1;
assign local_X_12_address1 = zext_ln252_2_fu_1662_p1;
assign local_X_13_address0 = zext_ln252_3_fu_1705_p1;
assign local_X_13_address1 = zext_ln252_2_fu_1662_p1;
assign local_X_14_address0 = zext_ln252_3_fu_1705_p1;
assign local_X_14_address1 = zext_ln252_2_fu_1662_p1;
assign local_X_15_address0 = zext_ln252_3_fu_1705_p1;
assign local_X_15_address1 = zext_ln252_2_fu_1662_p1;
assign local_X_16_address0 = zext_ln252_5_fu_1791_p1;
assign local_X_16_address1 = zext_ln252_4_fu_1748_p1;
assign local_X_17_address0 = zext_ln252_5_fu_1791_p1;
assign local_X_17_address1 = zext_ln252_4_fu_1748_p1;
assign local_X_18_address0 = zext_ln252_5_fu_1791_p1;
assign local_X_18_address1 = zext_ln252_4_fu_1748_p1;
assign local_X_19_address0 = zext_ln252_5_fu_1791_p1;
assign local_X_19_address1 = zext_ln252_4_fu_1748_p1;
assign local_X_1_address0 = zext_ln252_1_fu_1619_p1;
assign local_X_1_address1 = zext_ln252_fu_1576_p1;
assign local_X_20_address0 = zext_ln252_5_fu_1791_p1;
assign local_X_20_address1 = zext_ln252_4_fu_1748_p1;
assign local_X_21_address0 = zext_ln252_5_fu_1791_p1;
assign local_X_21_address1 = zext_ln252_4_fu_1748_p1;
assign local_X_22_address0 = zext_ln252_5_fu_1791_p1;
assign local_X_22_address1 = zext_ln252_4_fu_1748_p1;
assign local_X_23_address0 = zext_ln252_5_fu_1791_p1;
assign local_X_23_address1 = zext_ln252_4_fu_1748_p1;
assign local_X_24_address0 = zext_ln252_7_fu_2111_p1;
assign local_X_24_address1 = zext_ln252_6_fu_2068_p1;
assign local_X_25_address0 = zext_ln252_7_fu_2111_p1;
assign local_X_25_address1 = zext_ln252_6_fu_2068_p1;
assign local_X_26_address0 = zext_ln252_7_fu_2111_p1;
assign local_X_26_address1 = zext_ln252_6_fu_2068_p1;
assign local_X_27_address0 = zext_ln252_7_fu_2111_p1;
assign local_X_27_address1 = zext_ln252_6_fu_2068_p1;
assign local_X_28_address0 = zext_ln252_7_fu_2111_p1;
assign local_X_28_address1 = zext_ln252_6_fu_2068_p1;
assign local_X_29_address0 = zext_ln252_7_fu_2111_p1;
assign local_X_29_address1 = zext_ln252_6_fu_2068_p1;
assign local_X_2_address0 = zext_ln252_1_fu_1619_p1;
assign local_X_2_address1 = zext_ln252_fu_1576_p1;
assign local_X_30_address0 = zext_ln252_7_fu_2111_p1;
assign local_X_30_address1 = zext_ln252_6_fu_2068_p1;
assign local_X_31_address0 = zext_ln252_7_fu_2111_p1;
assign local_X_31_address1 = zext_ln252_6_fu_2068_p1;
assign local_X_3_address0 = zext_ln252_1_fu_1619_p1;
assign local_X_3_address1 = zext_ln252_fu_1576_p1;
assign local_X_4_address0 = zext_ln252_1_fu_1619_p1;
assign local_X_4_address1 = zext_ln252_fu_1576_p1;
assign local_X_5_address0 = zext_ln252_1_fu_1619_p1;
assign local_X_5_address1 = zext_ln252_fu_1576_p1;
assign local_X_6_address0 = zext_ln252_1_fu_1619_p1;
assign local_X_6_address1 = zext_ln252_fu_1576_p1;
assign local_X_7_address0 = zext_ln252_1_fu_1619_p1;
assign local_X_7_address1 = zext_ln252_fu_1576_p1;
assign local_X_8_address0 = zext_ln252_3_fu_1705_p1;
assign local_X_8_address1 = zext_ln252_2_fu_1662_p1;
assign local_X_9_address0 = zext_ln252_3_fu_1705_p1;
assign local_X_9_address1 = zext_ln252_2_fu_1662_p1;
assign local_X_address0 = zext_ln252_1_fu_1619_p1;
assign local_X_address1 = zext_ln252_fu_1576_p1;
assign or_ln256_fu_2407_p2 = (tmp_12_fu_2399_p3 | tmp2_fu_2381_p3);
assign select_ln256_1_fu_2366_p3 = ((tmp_16_reg_2644_pp0_iter4_reg[0:0] == 1'b1) ? 128'd0 : shl_ln258_2_fu_2358_p3);
assign select_ln256_2_fu_2373_p3 = ((tmp_15_fu_2343_p3[0:0] == 1'b1) ? 32'd0 : bitcast_ln258_2_fu_2350_p1);
assign select_ln256_3_fu_2428_p3 = ((tmp_17_reg_2669_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : bitcast_ln258_4_fu_2424_p1);
assign select_ln256_4_fu_2465_p3 = ((tmp_18_reg_2694_pp0_iter4_reg[0:0] == 1'b1) ? zext_ln151_fu_2449_p1 : tmp_25_fu_2453_p5);
assign select_ln256_5_fu_2490_p3 = ((tmp_20_reg_2719_pp0_iter5_reg[0:0] == 1'b1) ? zext_ln151_1_fu_2480_p1 : tmp_26_fu_2483_p3);
assign select_ln256_6_fu_2509_p3 = ((tmp_21_reg_2744_pp0_iter5_reg[0:0] == 1'b1) ? zext_ln151_2_fu_2497_p1 : tmp_14_fu_2501_p3);
assign select_ln256_fu_2335_p3 = ((tmp_11_fu_2316_p3[0:0] == 1'b1) ? 64'd0 : shl_ln_fu_2327_p3);
assign shl_ln258_2_fu_2358_p3 = {{bitcast_ln258_3_fu_2354_p1}, {96'd0}};
assign shl_ln_fu_2327_p3 = {{bitcast_ln258_1_fu_2323_p1}, {32'd0}};
assign tmp2_fu_2381_p3 = {{select_ln256_2_fu_2373_p3}, {select_ln256_fu_2335_p3}};
assign tmp_10_fu_2516_p11 = {{{{{{{{{{select_ln256_6_fu_2509_p3}, {bitcast_ln258_reg_3165}}, {a_row_7_reg_2734_pp0_iter5_reg}}, {a_row_6_reg_2709_pp0_iter5_reg}}, {a_row_5_reg_2684_pp0_iter5_reg}}, {a_row_4_reg_2659_pp0_iter5_reg}}, {a_row_3_reg_2634_pp0_iter5_reg}}, {a_row_2_reg_2614_pp0_iter5_reg}}, {a_row_1_reg_2594_pp0_iter5_reg}}, {a_row_reg_2574_pp0_iter5_reg}};
assign tmp_11_fu_2316_p3 = p_s_reg_2558_pp0_iter4_reg[32'd113];
assign tmp_12_fu_2399_p3 = {{tmp_1_fu_2389_p4}, {bitcast_ln258_fu_2312_p1}};
assign tmp_13_fu_2414_p4 = {{select_ln256_1_fu_2366_p3[127:96]}};
assign tmp_14_fu_2501_p3 = {{bitcast_ln258_7_fu_2476_p1}, {select_ln256_5_fu_2490_p3}};
assign tmp_15_fu_2343_p3 = p_s_reg_2558_pp0_iter4_reg[32'd177];
assign tmp_1_fu_2389_p4 = {{select_ln256_1_fu_2366_p3[95:32]}};
assign tmp_23_fu_2439_p4 = {{{select_ln256_3_fu_2428_p3}, {tmp_13_fu_2414_p4}}, {grp_fu_1161_p4}};
assign tmp_25_fu_2453_p5 = {{{{bitcast_ln258_5_fu_2435_p1}, {select_ln256_3_fu_2428_p3}}, {tmp_13_fu_2414_p4}}, {grp_fu_1161_p4}};
assign tmp_26_fu_2483_p3 = {{bitcast_ln258_6_fu_2472_p1}, {select_ln256_4_reg_3170}};
assign tmp_2_fu_1834_p17 = 'bx;
assign tmp_3_fu_1873_p17 = 'bx;
assign tmp_4_fu_1912_p17 = 'bx;
assign tmp_5_fu_1951_p17 = 'bx;
assign tmp_6_fu_1990_p17 = 'bx;
assign tmp_7_fu_2029_p17 = 'bx;
assign tmp_8_fu_2214_p17 = 'bx;
assign tmp_9_fu_2253_p17 = 'bx;
assign tmp_s_nbreadreq_fu_308_p3 = fifo_A_s_empty_n;
assign zext_ln151_1_fu_2480_p1 = select_ln256_4_reg_3170;
assign zext_ln151_2_fu_2497_p1 = select_ln256_5_fu_2490_p3;
assign zext_ln151_fu_2449_p1 = tmp_23_fu_2439_p4;
assign zext_ln252_1_fu_1619_p1 = lshr_ln252_1_reg_2589;
assign zext_ln252_2_fu_1662_p1 = lshr_ln252_2_reg_2609;
assign zext_ln252_3_fu_1705_p1 = lshr_ln252_3_reg_2629;
assign zext_ln252_4_fu_1748_p1 = lshr_ln252_4_reg_2654;
assign zext_ln252_5_fu_1791_p1 = lshr_ln252_5_reg_2679;
assign zext_ln252_6_fu_2068_p1 = lshr_ln252_6_reg_2704_pp0_iter1_reg;
assign zext_ln252_7_fu_2111_p1 = lshr_ln252_7_reg_2729_pp0_iter1_reg;
assign zext_ln252_fu_1576_p1 = lshr_ln_reg_2569;
endmodule