{"top":"global.conv_2_2",
"namespaces":{
  "global":{
    "modules":{
      "BitIO":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"mode":"String"}
      },
      "IO":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "modparams":{"mode":"String"}
      },
      "MEM":{
        "type":["Record",[
          ["configs",["Array",2413,"BitIn"]],
          ["chain_data_in_0",["Array",16,"BitIn"]],
          ["chain_data_in_1",["Array",16,"BitIn"]],
          ["flush","BitIn"],
          ["config_read","BitIn"],
          ["ren_in_0","BitIn"],
          ["ren_in_1","BitIn"],
          ["config_en",["Array",2,"BitIn"]],
          ["config_write","BitIn"],
          ["config_data_in",["Array",32,"BitIn"]],
          ["clk_en","BitIn"],
          ["wen_in",["Array",2,"BitIn"]],
          ["config_addr_in",["Array",8,"BitIn"]],
          ["addr_in_0",["Array",16,"BitIn"]],
          ["addr_in_1",["Array",16,"BitIn"]],
          ["data_in_0",["Array",16,"BitIn"]],
          ["data_in_1",["Array",16,"BitIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4",["Array",16,"Bit"]],
          ["O5","Bit"],
          ["O6","Bit"],
          ["O7","Bit"],
          ["O8",["Array",32,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "conv_2_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0",["Array",16,"BitIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_0",["Array",16,"Bit"]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["reset","BitIn"]
        ]],
        "instances":{
          "hw_input_global_wrapper_stencil$d_reg__U1$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U2$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U0","config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[62],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "modref":"global.IO",
            "modargs":{"mode":["String","out"]},
            "metadata":{"in2glb_0":{"cycle_starting_addr":[65],"cycle_stride":[1,64],"dimensionality":2,"extent":[63,63],"write_data_starting_addr":[0],"write_data_stride":[1,63]}}
          },
          "io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0":{
            "modref":"global.IO",
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[4096],"read_data_starting_addr":[0],"read_data_stride":[1]}}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"global.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"global.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "op_hcompute_conv_stencil$inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "op_hcompute_conv_stencil$inner_compute$i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$_join_i2150_i364":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$opN_1$_join_i2149_i1110":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_1$inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080058000110010"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100060000110010"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080070000110010"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_hw_output_stencil_port_controller_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U3","config":{"stencil_valid":{"cycle_starting_addr":[65],"cycle_stride":[1,64],"dimensionality":2,"extent":[63,63]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":true,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          }
        },
        "connections":[
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$d_reg__U1$reg0.in"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$opN_1$_join_i2149_i1110.data0","hw_input_global_wrapper_stencil$d_reg__U1$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.O4","hw_input_global_wrapper_stencil$d_reg__U2$reg0.in"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461.data0","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461.data0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.O4"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_in_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.flush"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$_join_i2150_i364.O0","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_0","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0","io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.in"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.O2","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.in"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.out"],
          ["self.reset","io1in_reset.in"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.flush","io1in_reset.out"],
          ["op_hcompute_conv_stencil$inner_compute$i2132_i2133_i131.inst","op_hcompute_conv_stencil$inner_compute$c0.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$_join_i2150_i364.data1","op_hcompute_conv_stencil$inner_compute$i2132_i2133_i131.O0"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461.O0","op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$_join_i2150_i364.data0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$opN_1$_join_i2149_i1110.O0","op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$_join_i2150_i364.data2"],
          ["op_hcompute_conv_stencil_1$inner_compute$c0.out","op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$_join_i2150_i364.inst"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461.O0","op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$opN_1$_join_i2149_i1110.data2"],
          ["op_hcompute_conv_stencil_1$inner_compute$c2.out","op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$opN_1$_join_i2149_i1110.inst"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461.inst","op_hcompute_conv_stencil_1$inner_compute$c1.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461.inst","op_hcompute_conv_stencil_1$inner_compute$c3.out"]
        ]
      },
      "conv_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["op_hcompute_conv_stencil_1_read_0",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_conv_stencil_write_extra_ctrl","BitIn"],
          ["reset","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_conv_stencil_write_0","self.op_hcompute_conv_stencil_1_read_0"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["op_hcompute_conv_stencil_1_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read_0",["Array",16,"Bit"]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["reset","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_stencil_read_0","self.op_hcompute_conv_stencil_1_write_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_0",["Array",16,"Bit"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2132_i2133_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2132_i2133_i131.CLK"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_0","inner_compute$i2132_i2133_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_0",["Array",16,"BitIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_0",["Array",16,"Bit"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_0",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_1",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_2",["Array",16,"BitIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "instances":{
          "inner_compute$add_270_276_277_tree$_join_i2150_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_270_276_277_tree$opN_1$_join_i2149_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080058000110010"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100060000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080070000110010"]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_270_276_277_tree$_join_i2150_i364.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_0","inner_compute$add_270_276_277_tree$_join_i2150_i364.O0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461.O0","inner_compute$add_270_276_277_tree$_join_i2150_i364.data0"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_0","inner_compute$add_270_276_277_tree$_join_i2150_i364.data1"],
          ["inner_compute$add_270_276_277_tree$opN_1$_join_i2149_i1110.O0","inner_compute$add_270_276_277_tree$_join_i2150_i364.data2"],
          ["inner_compute$c0.out","inner_compute$add_270_276_277_tree$_join_i2150_i364.inst"],
          ["self.clk","inner_compute$add_270_276_277_tree$opN_1$_join_i2149_i1110.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_1","inner_compute$add_270_276_277_tree$opN_1$_join_i2149_i1110.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461.O0","inner_compute$add_270_276_277_tree$opN_1$_join_i2149_i1110.data2"],
          ["inner_compute$c2.out","inner_compute$add_270_276_277_tree$opN_1$_join_i2149_i1110.inst"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461.inst","inner_compute$c1.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461.inst","inner_compute$c3.out"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_0","inner_compute$mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461.data0"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_2","inner_compute$mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461.data0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_0",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0",["Array",16,"BitIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_0",["Array",16,"BitIn"]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_0",["Array",16,"Bit"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "connections":[
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_0","self.conv_stencil_op_hcompute_hw_output_stencil_read_0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2132_i2133_i131.inst","c0.out"],
          ["self.clk","i2132_i2133_i131.CLK"],
          ["self.out_conv_stencil","i2132_i2133_i131.O0"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil_0",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_0",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_1",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_2",["Array",16,"BitIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_270_276_277_tree$_join_i2150_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_270_276_277_tree$opN_1$_join_i2149_i1110":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080058000110010"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100060000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080070000110010"]}
          },
          "mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_270_276_277_tree$_join_i2150_i364.CLK"],
          ["self.out_conv_stencil","add_270_276_277_tree$_join_i2150_i364.O0"],
          ["mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461.O0","add_270_276_277_tree$_join_i2150_i364.data0"],
          ["self.in0_conv_stencil_0","add_270_276_277_tree$_join_i2150_i364.data1"],
          ["add_270_276_277_tree$opN_1$_join_i2149_i1110.O0","add_270_276_277_tree$_join_i2150_i364.data2"],
          ["c0.out","add_270_276_277_tree$_join_i2150_i364.inst"],
          ["self.clk","add_270_276_277_tree$opN_1$_join_i2149_i1110.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil_1","add_270_276_277_tree$opN_1$_join_i2149_i1110.data0"],
          ["mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461.O0","add_270_276_277_tree$opN_1$_join_i2149_i1110.data2"],
          ["c2.out","add_270_276_277_tree$opN_1$_join_i2149_i1110.inst"],
          ["mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461.inst","c1.out"],
          ["mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461.inst","c3.out"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil_0","mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461.data0"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil_2","mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461.data0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_input_stencil_0",["Array",16,"BitIn"]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil_0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["in0_conv_stencil_0",["Array",16,"BitIn"]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil_0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["op_hcompute_conv_stencil_1_read_0",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_1_read_1",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_1_read_2",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["reset","BitIn"]
        ]],
        "instances":{
          "d_reg__U1$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U2$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U0","config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[62],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          }
        },
        "connections":[
          ["self.clk","d_reg__U1$reg0.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_0","d_reg__U1$reg0.in"],
          ["self.op_hcompute_conv_stencil_1_read_1","d_reg__U1$reg0.out"],
          ["self.clk","d_reg__U2$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.O4","d_reg__U2$reg0.in"],
          ["self.op_hcompute_conv_stencil_1_read_0","d_reg__U2$reg0.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.O4","self.op_hcompute_conv_stencil_1_read_2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write_0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.flush","self.reset"]
        ]
      },
      "my_PE_3input":{
        "type":["Record",[
          ["inst",["Array",82,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U9":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U8":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U10":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U5":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U4":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U6":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
