$comment
	File created using the following command:
		vcd file registrador.msim.vcd -direction
$end
$date
	Thu Aug 16 19:11:49 2018
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module registrador_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 8 " D [7:0] $end
$var wire 1 # Q [7] $end
$var wire 1 $ Q [6] $end
$var wire 1 % Q [5] $end
$var wire 1 & Q [4] $end
$var wire 1 ' Q [3] $end
$var wire 1 ( Q [2] $end
$var wire 1 ) Q [1] $end
$var wire 1 * Q [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 Q[0]~output_o $end
$var wire 1 2 Q[1]~output_o $end
$var wire 1 3 Q[2]~output_o $end
$var wire 1 4 Q[3]~output_o $end
$var wire 1 5 Q[4]~output_o $end
$var wire 1 6 Q[5]~output_o $end
$var wire 1 7 Q[6]~output_o $end
$var wire 1 8 Q[7]~output_o $end
$var wire 1 9 CLK~input_o $end
$var wire 1 : CLK~inputclkctrl_outclk $end
$var wire 1 ; D[0]~input_o $end
$var wire 1 < Q[0]~reg0_q $end
$var wire 1 = D[1]~input_o $end
$var wire 1 > Q[1]~reg0_q $end
$var wire 1 ? D[2]~input_o $end
$var wire 1 @ Q[2]~reg0_q $end
$var wire 1 A D[3]~input_o $end
$var wire 1 B Q[3]~reg0_q $end
$var wire 1 C D[4]~input_o $end
$var wire 1 D Q[4]~reg0feeder_combout $end
$var wire 1 E Q[4]~reg0_q $end
$var wire 1 F D[5]~input_o $end
$var wire 1 G Q[5]~reg0feeder_combout $end
$var wire 1 H Q[5]~reg0_q $end
$var wire 1 I D[6]~input_o $end
$var wire 1 J Q[6]~reg0_q $end
$var wire 1 K D[7]~input_o $end
$var wire 1 L Q[7]~reg0feeder_combout $end
$var wire 1 M Q[7]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10100110 "
0*
0)
0(
0'
0&
0%
0$
0#
0+
1,
x-
1.
1/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
1=
0>
1?
0@
0A
0B
0C
0D
0E
1F
1G
0H
0I
0J
1K
1L
0M
$end
#10000
1!
b10100111 "
19
1;
1:
1M
1H
1@
1>
1<
11
12
13
16
18
1#
1%
1(
1)
1*
#20000
b10101111 "
b10101011 "
b10101001 "
0!
b10101000 "
0;
0=
0?
1A
09
0:
#30000
1!
b10101001 "
19
1;
1:
1B
0@
0>
02
03
14
1'
0(
0)
#40000
b10101011 "
0!
b10101010 "
0;
1=
09
0:
#50000
1!
b10101011 "
19
1;
1:
1>
12
1)
#60000
b10101111 "
b10101101 "
0!
b10101100 "
0;
0=
1?
09
0:
#70000
1!
b10101101 "
19
1;
1:
1@
0>
02
13
1(
0)
#80000
b10101111 "
0!
b10101110 "
0;
1=
09
0:
#90000
1!
b10101111 "
19
1;
1:
1>
12
1)
#100000
b10111111 "
b10110111 "
b10110011 "
b10110001 "
0!
b10110000 "
0;
0=
0?
0A
1C
09
0:
1D
#110000
1!
b10110001 "
19
1;
1:
1E
0B
0@
0>
02
03
04
15
1&
0'
0(
0)
#120000
b10110011 "
0!
b10110010 "
0;
1=
09
0:
#130000
1!
b10110011 "
19
1;
1:
1>
12
1)
#140000
b10110111 "
b10110101 "
0!
b10110100 "
0;
0=
1?
09
0:
#150000
1!
b10110101 "
19
1;
1:
1@
0>
02
13
1(
0)
#160000
b10110111 "
0!
b10110110 "
0;
1=
09
0:
#170000
1!
b10110111 "
19
1;
1:
1>
12
1)
#180000
b10111111 "
b10111011 "
b10111001 "
0!
b10111000 "
0;
0=
0?
1A
09
0:
#190000
1!
b10111001 "
19
1;
1:
1B
0@
0>
02
03
14
1'
0(
0)
#200000
b10111011 "
0!
b10111010 "
0;
1=
09
0:
#210000
1!
b10111011 "
19
1;
1:
1>
12
1)
#220000
b10111111 "
b10111101 "
0!
b10111100 "
0;
0=
1?
09
0:
#230000
1!
b10111101 "
19
1;
1:
1@
0>
02
13
1(
0)
#240000
