 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 01:55:12 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row0_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row0_reg[8]/CK (DFF_X1)                               0.0000     0.0000 r
  row0_reg[8]/Q (DFF_X1)                                0.6181     0.6181 f
  U1204/ZN (XNOR2_X2)                                   0.2748     0.8929 f
  U846/ZN (XNOR2_X1)                                    0.3373     1.2303 r
  U1205/ZN (XNOR2_X1)                                   0.4041     1.6344 r
  U693/ZN (INV_X2)                                      0.0764     1.7107 f
  U692/ZN (NAND2_X1)                                    0.1752     1.8860 r
  U691/ZN (NAND2_X2)                                    0.0819     1.9679 f
  U686/ZN (NAND2_X2)                                    0.0887     2.0566 r
  U1215/ZN (NAND2_X2)                                   0.0591     2.1157 f
  U1216/ZN (NAND2_X2)                                   0.0805     2.1962 r
  dut_sram_write_data_reg[6]/D (DFF_X2)                 0.0000     2.1962 r
  data arrival time                                                2.1962

  clock clk (rise edge)                                 2.4310     2.4310
  clock network delay (ideal)                           0.0000     2.4310
  clock uncertainty                                    -0.0500     2.3810
  dut_sram_write_data_reg[6]/CK (DFF_X2)                0.0000     2.3810 r
  library setup time                                   -0.1846     2.1964
  data required time                                               2.1964
  --------------------------------------------------------------------------
  data required time                                               2.1964
  data arrival time                                               -2.1962
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0001


1
