$date
	Sun Oct 23 02:32:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#797428
b10111 !
1"
#797430
b10111 &
b10111 %
1$
#797431
0"
#797434
b1000110 &
b1000110 %
#797438
b100011 &
b100011 %
#797442
b1101010 &
b1101010 %
#797446
b110101 &
b110101 %
#797450
b10100000 &
b10100000 %
#797454
b1010000 &
b1010000 %
#797458
b101000 &
b101000 %
#797462
b10100 &
b10100 %
#797466
b1010 &
b1010 %
#797470
b101 &
b101 %
#797474
b10000 &
b10000 %
#797478
b1000 &
b1000 %
#797482
b100 &
b100 %
#797486
b10 &
b10 %
#797490
b1 &
b1 %
1#
#797494
b0 &
0#
b0 %
0$
#1705016
b11010 !
1"
#1705018
b11010 &
b11010 %
1$
#1705019
0"
#1705022
b1101 &
b1101 %
#1705026
b101000 &
b101000 %
#1705030
b10100 &
b10100 %
#1705034
b1010 &
b1010 %
#1705038
b101 &
b101 %
#1705042
b10000 &
b10000 %
#1705046
b1000 &
b1000 %
#1705050
b100 &
b100 %
#1705054
b10 &
b10 %
#1705058
b1 &
b1 %
1#
#1705062
b0 &
0#
b0 %
0$
#2727273
b11000 !
1"
#2727274
b11000 &
b11000 %
1$
#2727275
0"
#2727278
b1100 &
b1100 %
#2727282
b110 &
b110 %
#2727286
b11 &
b11 %
#2727290
b1010 &
b1010 %
#2727294
b101 &
b101 %
#2727298
b10000 &
b10000 %
#2727302
b1000 &
b1000 %
#2727306
b100 &
b100 %
#2727310
b10 &
b10 %
#2727314
b1 &
b1 %
1#
#2727318
b0 &
0#
b0 %
0$
#4500012
