Aravindh Anantaraman , Kiran Seth , Kaustubh Patil , Eric Rotenberg , Frank Mueller, Virtual simple architecture (VISA): exceeding the complexity limit in safe real-time systems, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859659]
Hakan Aydi , Pedro Mejía-Alvarez , Daniel Mossé , Rami Melhem, Dynamic and Aggressive Scheduling Techniques for Power-Aware Real-Time Systems, Proceedings of the 22nd IEEE Real-Time Systems Symposium, p.95, December 03-06, 2001
Thomas Ball , James R. Larus, Branch prediction for free, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.300-313, June 21-25, 1993, Albuquerque, New Mexico, USA[doi>10.1145/155090.155119]
M. E. Benitez , J. W. Davidson, A portable global optimizer and linker, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.329-338, June 20-24, 1988, Atlanta, Georgia, USA[doi>10.1145/53990.54023]
Bernat, G. and Burns, A. 2000. An approach to symbolic worst-case execution time analysis. In 25th IFAC Workshop on Real-Time Programming.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Burger, D., Austin, T. M., and Bennett, S. 1996. Evaluating future microprocessors: The simplescalar tool set. Technical Report CS-TR-1996-1308, (July) University of Wisconsin, Madison.
C-Lab. Wcet benchmarks. Available from http://www.c-lab.de/home/en/download.html.
Chandrakasan, A., Sheng, S., and Brodersen, R. W. April, 1992. Low-power cmos digital design. In IEEE Journal of Solid-State Circuits, vol. 27, 473--484.
Roderick Chapman , Alan Burns , Andy Wellings, Combining static worst-case timing analysis and program proof, Real-Time Systems, v.11 n.2, p.145-171, Sept. 1996[doi>10.1007/BF00365316]
Houssine Chetto , Maryline Chetto, Some Results of the Earliest Deadline Scheduling Algorithm, IEEE Transactions on Software Engineering, v.15 n.10, p.1261-1269, October 1989[doi>10.1109/TSE.1989.559777]
Corp., I. Intel StrongARM processors. http://www.intel.com/design/strong.
Ajay Dudani , Frank Mueller , Yifan Zhu, Energy-conserving feedback EDF scheduling for embedded systems with real-time constraints, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513865]
Flavius Gruian, Hard real-time scheduling for low-energy using stochastic data and DVS processors, Proceedings of the 2001 international symposium on Low power electronics and design, p.46-51, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383092]
C. A. Healy , D. B. Whalley , M. G. Harmon, Integrating the timing analysis of pipelining and instruction caching, Proceedings of the 16th IEEE Real-Time Systems Symposium, p.288, December 05-07, 1995
Christopher A. Healy , Robert D. Arnold , Frank Mueller , Marion G. Harmon , David B. Walley, Bounding Pipeline and Instruction Cache Performance, IEEE Transactions on Computers, v.48 n.1, p.53-70, January 1999[doi>10.1109/12.743411]
Intel. 2000. Intel XScale Microarchitecture Technical Summary.
Y.-T. S. Li , S. Malik , A. Wolfe, Cache modeling for real-time software: beyond direct mapped instruction caches, Proceedings of the 17th IEEE Real-Time Systems Symposium, p.254, December 04-06, 1996
Lim, S.-S., Bae, Y. H., Jang, G. T., Rhee, B.-D., Min, S. L., Park, C. Y., Shin, H., and Kim, C. S. 1994. An accurate worst case timing analysis for RISC processors. In IEEE Real-Time Systems Symposium. 97--108.
C. L. Liu , James W. Layland, Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment, Journal of the ACM (JACM), v.20 n.1, p.46-61, Jan. 1973[doi>10.1145/321738.321743]
Mosse, D., Aydin, H., Childers, B., and Melhem, R. 2000. Compiler-assisted dynamic power-aware scheduling for real-time applications. In Workshop on Compilers and Operating Systems for Low Power.
Frank Mueller, Timing Analysis for Instruction Caches, Real-Time Systems, v.18 n.2/3, p.217-247, May 2000[doi>10.1023/A:1008145215849]
Chang Yun Park, Predicting program execution times by analyzing static and dynamic program paths, Real-Time Systems, v.5 n.1, p.31-62, March 1993[doi>10.1007/BF01088696]
Padmanabhan Pillai , Kang G. Shin, Real-time dynamic voltage scaling for low-power embedded operating systems, Proceedings of the eighteenth ACM symposium on Operating systems principles, October 21-24, 2001, Banff, Alberta, Canada[doi>10.1145/502034.502044]
Kiran Seth , Aravindh Anantaraman , Frank Mueller , Eric Rotenberg, FAST: Frequency-Aware Static Timing Analysis, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.40, December 03-05, 2003
Emilio Vivancos , Christopher Healy , Frank Mueller , David Whalley, Parametric Timing Analysis, ACM SIGPLAN Notices, v.36 n.8, p.88-93, Aug. 2001[doi>10.1145/384196.384230]
Joachim Wegener , Frank Mueller, A Comparison of Static Analysis and Evolutionary Testing for the Verification of Timing Constraints, Real-Time Systems, v.21 n.3, p.241-268, November 2001[doi>10.1023/A:1011132221066]
Randall T. White , Frank Mueller , Chris Healy , David Whalley , Marion Harmon, Timing Analysis for Data and Wrap-Around Fill Caches, Real-Time Systems, v.17 n.2-3, p.209-233, Nov. 1999[doi>10.1023/A:1008190423977]
V. Zyuban , P. Kogge, The energy complexity of register files, Proceedings of the 1998 international symposium on Low power electronics and design, p.305-310, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280943]
