{
  "module_name": "et131x.h",
  "hash_id": "33590757779be1e10bbf2f8bddfa672bf6e74880fc40ea4e6615ceb3090e5aa3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/agere/et131x.h",
  "human_readable_source": " \n\n#define DRIVER_NAME \"et131x\"\n\n \n\n \n#define LBCIF_DWORD0_GROUP       0xAC\n#define LBCIF_DWORD1_GROUP       0xB0\n\n \n#define LBCIF_ADDRESS_REGISTER   0xAC\n#define LBCIF_DATA_REGISTER      0xB0\n#define LBCIF_CONTROL_REGISTER   0xB1\n#define LBCIF_STATUS_REGISTER    0xB2\n\n \n#define LBCIF_CONTROL_SEQUENTIAL_READ   0x01\n#define LBCIF_CONTROL_PAGE_WRITE        0x02\n#define LBCIF_CONTROL_EEPROM_RELOAD     0x08\n#define LBCIF_CONTROL_TWO_BYTE_ADDR     0x20\n#define LBCIF_CONTROL_I2C_WRITE         0x40\n#define LBCIF_CONTROL_LBCIF_ENABLE      0x80\n\n \n#define LBCIF_STATUS_PHY_QUEUE_AVAIL    0x01\n#define LBCIF_STATUS_I2C_IDLE           0x02\n#define LBCIF_STATUS_ACK_ERROR          0x04\n#define LBCIF_STATUS_GENERAL_ERROR      0x08\n#define LBCIF_STATUS_CHECKSUM_ERROR     0x40\n#define LBCIF_STATUS_EEPROM_PRESENT     0x80\n\n \n \n\n \n#define ET_PM_PHY_SW_COMA\t\t0x40\n#define ET_PMCSR_INIT\t\t\t0x38\n\n \n#define\tET_INTR_TXDMA_ISR\t0x00000008\n#define ET_INTR_TXDMA_ERR\t0x00000010\n#define ET_INTR_RXDMA_XFR_DONE\t0x00000020\n#define ET_INTR_RXDMA_FB_R0_LOW\t0x00000040\n#define ET_INTR_RXDMA_FB_R1_LOW\t0x00000080\n#define ET_INTR_RXDMA_STAT_LOW\t0x00000100\n#define ET_INTR_RXDMA_ERR\t0x00000200\n#define ET_INTR_WATCHDOG\t0x00004000\n#define ET_INTR_WOL\t\t0x00008000\n#define ET_INTR_PHY\t\t0x00010000\n#define ET_INTR_TXMAC\t\t0x00020000\n#define ET_INTR_RXMAC\t\t0x00040000\n#define ET_INTR_MAC_STAT\t0x00080000\n#define ET_INTR_SLV_TIMEOUT\t0x00100000\n\n \n\n \n#define ET_RESET_ALL\t0x007F\n\n \n\n \n#define ET_MSI_VECTOR\t0x0000001F\n#define ET_MSI_TC\t0x00070000\n\n \n#define ET_LOOP_MAC\t0x00000001\n#define ET_LOOP_DMA\t0x00000002\n\n \nstruct global_regs {\t\t\t\t \n\tu32 txq_start_addr;\t\t\t \n\tu32 txq_end_addr;\t\t\t \n\tu32 rxq_start_addr;\t\t\t \n\tu32 rxq_end_addr;\t\t\t \n\tu32 pm_csr;\t\t\t\t \n\tu32 unused;\t\t\t\t \n\tu32 int_status;\t\t\t\t \n\tu32 int_mask;\t\t\t\t \n\tu32 int_alias_clr_en;\t\t\t \n\tu32 int_status_alias;\t\t\t \n\tu32 sw_reset;\t\t\t\t \n\tu32 slv_timer;\t\t\t\t \n\tu32 msi_config;\t\t\t\t \n\tu32 loopback;\t\t\t\t \n\tu32 watchdog_timer;\t\t\t \n};\n\n \n \n#define ET_TXDMA_CSR_HALT\t0x00000001\n#define ET_TXDMA_DROP_TLP\t0x00000002\n#define ET_TXDMA_CACHE_THRS\t0x000000F0\n#define ET_TXDMA_CACHE_SHIFT\t4\n#define ET_TXDMA_SNGL_EPKT\t0x00000100\n#define ET_TXDMA_CLASS\t\t0x00001E00\n\n \n\n \n\n \n#define ET_DMA12_MASK\t\t0x0FFF\t \n#define ET_DMA12_WRAP\t\t0x1000\n#define ET_DMA10_MASK\t\t0x03FF\t \n#define ET_DMA10_WRAP\t\t0x0400\n#define ET_DMA4_MASK\t\t0x000F\t \n#define ET_DMA4_WRAP\t\t0x0010\n\n#define INDEX12(x)\t((x) & ET_DMA12_MASK)\n#define INDEX10(x)\t((x) & ET_DMA10_MASK)\n#define INDEX4(x)\t((x) & ET_DMA4_MASK)\n\n \n\n \nstruct txdma_regs {\t\t\t \n\tu32 csr;\t\t\t \n\tu32 pr_base_hi;\t\t\t \n\tu32 pr_base_lo;\t\t\t \n\tu32 pr_num_des;\t\t\t \n\tu32 txq_wr_addr;\t\t \n\tu32 txq_wr_addr_ext;\t\t \n\tu32 txq_rd_addr;\t\t \n\tu32 dma_wb_base_hi;\t\t \n\tu32 dma_wb_base_lo;\t\t \n\tu32 service_request;\t\t \n\tu32 service_complete;\t\t \n\tu32 cache_rd_index;\t\t \n\tu32 cache_wr_index;\t\t \n\tu32 tx_dma_error;\t\t \n\tu32 desc_abort_cnt;\t\t \n\tu32 payload_abort_cnt;\t\t \n\tu32 writeback_abort_cnt;\t \n\tu32 desc_timeout_cnt;\t\t \n\tu32 payload_timeout_cnt;\t \n\tu32 writeback_timeout_cnt;\t \n\tu32 desc_error_cnt;\t\t \n\tu32 payload_error_cnt;\t\t \n\tu32 writeback_error_cnt;\t \n\tu32 dropped_tlp_cnt;\t\t \n\tu32 new_service_complete;\t \n\tu32 ethernet_packet_cnt;\t \n};\n\n \n\n \n \n#define ET_RXDMA_CSR_HALT\t\t0x0001\n#define ET_RXDMA_CSR_FBR0_SIZE_LO\t0x0100\n#define ET_RXDMA_CSR_FBR0_SIZE_HI\t0x0200\n#define ET_RXDMA_CSR_FBR0_ENABLE\t0x0400\n#define ET_RXDMA_CSR_FBR1_SIZE_LO\t0x0800\n#define ET_RXDMA_CSR_FBR1_SIZE_HI\t0x1000\n#define ET_RXDMA_CSR_FBR1_ENABLE\t0x2000\n#define ET_RXDMA_CSR_HALT_STATUS\t0x00020000\n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n#define ET_RXDMA_PSR_NUM_DES_MASK\t0xFFF\n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \nstruct rxdma_regs {\t\t\t\t\t \n\tu32 csr;\t\t\t\t\t \n\tu32 dma_wb_base_lo;\t\t\t\t \n\tu32 dma_wb_base_hi;\t\t\t\t \n\tu32 num_pkt_done;\t\t\t\t \n\tu32 max_pkt_time;\t\t\t\t \n\tu32 rxq_rd_addr;\t\t\t\t \n\tu32 rxq_rd_addr_ext;\t\t\t\t \n\tu32 rxq_wr_addr;\t\t\t\t \n\tu32 psr_base_lo;\t\t\t\t \n\tu32 psr_base_hi;\t\t\t\t \n\tu32 psr_num_des;\t\t\t\t \n\tu32 psr_avail_offset;\t\t\t\t \n\tu32 psr_full_offset;\t\t\t\t \n\tu32 psr_access_index;\t\t\t\t \n\tu32 psr_min_des;\t\t\t\t \n\tu32 fbr0_base_lo;\t\t\t\t \n\tu32 fbr0_base_hi;\t\t\t\t \n\tu32 fbr0_num_des;\t\t\t\t \n\tu32 fbr0_avail_offset;\t\t\t\t \n\tu32 fbr0_full_offset;\t\t\t\t \n\tu32 fbr0_rd_index;\t\t\t\t \n\tu32 fbr0_min_des;\t\t\t\t \n\tu32 fbr1_base_lo;\t\t\t\t \n\tu32 fbr1_base_hi;\t\t\t\t \n\tu32 fbr1_num_des;\t\t\t\t \n\tu32 fbr1_avail_offset;\t\t\t\t \n\tu32 fbr1_full_offset;\t\t\t\t \n\tu32 fbr1_rd_index;\t\t\t\t \n\tu32 fbr1_min_des;\t\t\t\t \n};\n\n \n\n \n \n#define ET_TX_CTRL_FC_DISABLE\t0x0008\n#define ET_TX_CTRL_TXMAC_ENABLE\t0x0001\n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \nstruct txmac_regs {\t\t\t \n\tu32 ctl;\t\t\t \n\tu32 shadow_ptr;\t\t\t \n\tu32 err_cnt;\t\t\t \n\tu32 max_fill;\t\t\t \n\tu32 cf_param;\t\t\t \n\tu32 tx_test;\t\t\t \n\tu32 err;\t\t\t \n\tu32 err_int;\t\t\t \n\tu32 bp_ctrl;\t\t\t \n};\n\n \n\n \n\n \n#define ET_RX_CTRL_WOL_DISABLE\t0x0008\n#define ET_RX_CTRL_RXMAC_ENABLE\t0x0001\n\n \n\n \n\n \n\n \n#define ET_RX_WOL_LO_SA3_SHIFT 24\n#define ET_RX_WOL_LO_SA4_SHIFT 16\n#define ET_RX_WOL_LO_SA5_SHIFT 8\n\n \n#define ET_RX_WOL_HI_SA1_SHIFT 8\n\n \n\n \n#define ET_RX_UNI_PF_ADDR1_3_SHIFT 24\n#define ET_RX_UNI_PF_ADDR1_4_SHIFT 16\n#define ET_RX_UNI_PF_ADDR1_5_SHIFT 8\n\n \n#define ET_RX_UNI_PF_ADDR2_3_SHIFT 24\n#define ET_RX_UNI_PF_ADDR2_4_SHIFT 16\n#define ET_RX_UNI_PF_ADDR2_5_SHIFT 8\n\n \n#define ET_RX_UNI_PF_ADDR2_1_SHIFT 24\n#define ET_RX_UNI_PF_ADDR2_2_SHIFT 16\n#define ET_RX_UNI_PF_ADDR1_1_SHIFT 8\n\n \n\n \n#define ET_RX_PFCTRL_MIN_PKT_SZ_SHIFT\t\t16\n#define ET_RX_PFCTRL_FRAG_FILTER_ENABLE\t\t0x0008\n#define ET_RX_PFCTRL_UNICST_FILTER_ENABLE\t0x0004\n#define ET_RX_PFCTRL_MLTCST_FILTER_ENABLE\t0x0002\n#define ET_RX_PFCTRL_BRDCST_FILTER_ENABLE\t0x0001\n\n \n#define ET_RX_MCIF_CTRL_MAX_SEG_SIZE_SHIFT\t2\n#define ET_RX_MCIF_CTRL_MAX_SEG_FC_ENABLE\t0x0002\n#define ET_RX_MCIF_CTRL_MAX_SEG_ENABLE\t\t0x0001\n\n \n\n \n\n \n\n \n\n \n\n \nstruct rxmac_regs {\t\t\t\t\t \n\tu32 ctrl;\t\t\t\t\t \n\tu32 crc0;\t\t\t\t\t \n\tu32 crc12;\t\t\t\t\t \n\tu32 crc34;\t\t\t\t\t \n\tu32 sa_lo;\t\t\t\t\t \n\tu32 sa_hi;\t\t\t\t\t \n\tu32 mask0_word0;\t\t\t\t \n\tu32 mask0_word1;\t\t\t\t \n\tu32 mask0_word2;\t\t\t\t \n\tu32 mask0_word3;\t\t\t\t \n\tu32 mask1_word0;\t\t\t\t \n\tu32 mask1_word1;\t\t\t\t \n\tu32 mask1_word2;\t\t\t\t \n\tu32 mask1_word3;\t\t\t\t \n\tu32 mask2_word0;\t\t\t\t \n\tu32 mask2_word1;\t\t\t\t \n\tu32 mask2_word2;\t\t\t\t \n\tu32 mask2_word3;\t\t\t\t \n\tu32 mask3_word0;\t\t\t\t \n\tu32 mask3_word1;\t\t\t\t \n\tu32 mask3_word2;\t\t\t\t \n\tu32 mask3_word3;\t\t\t\t \n\tu32 mask4_word0;\t\t\t\t \n\tu32 mask4_word1;\t\t\t\t \n\tu32 mask4_word2;\t\t\t\t \n\tu32 mask4_word3;\t\t\t\t \n\tu32 uni_pf_addr1;\t\t\t\t \n\tu32 uni_pf_addr2;\t\t\t\t \n\tu32 uni_pf_addr3;\t\t\t\t \n\tu32 multi_hash1;\t\t\t\t \n\tu32 multi_hash2;\t\t\t\t \n\tu32 multi_hash3;\t\t\t\t \n\tu32 multi_hash4;\t\t\t\t \n\tu32 pf_ctrl;\t\t\t\t\t \n\tu32 mcif_ctrl_max_seg;\t\t\t\t \n\tu32 mcif_water_mark;\t\t\t\t \n\tu32 rxq_diag;\t\t\t\t\t \n\tu32 space_avail;\t\t\t\t \n\n\tu32 mif_ctrl;\t\t\t\t\t \n\tu32 err_reg;\t\t\t\t\t \n};\n\n \n\n \n \n#define ET_MAC_CFG1_SOFT_RESET\t\t0x80000000\n#define ET_MAC_CFG1_SIM_RESET\t\t0x40000000\n#define ET_MAC_CFG1_RESET_RXMC\t\t0x00080000\n#define ET_MAC_CFG1_RESET_TXMC\t\t0x00040000\n#define ET_MAC_CFG1_RESET_RXFUNC\t0x00020000\n#define ET_MAC_CFG1_RESET_TXFUNC\t0x00010000\n#define ET_MAC_CFG1_LOOPBACK\t\t0x00000100\n#define ET_MAC_CFG1_RX_FLOW\t\t0x00000020\n#define ET_MAC_CFG1_TX_FLOW\t\t0x00000010\n#define ET_MAC_CFG1_RX_ENABLE\t\t0x00000004\n#define ET_MAC_CFG1_TX_ENABLE\t\t0x00000001\n#define ET_MAC_CFG1_WAIT\t\t0x0000000A\t \n\n \n#define ET_MAC_CFG2_PREAMBLE_SHIFT\t12\n#define ET_MAC_CFG2_IFMODE_MASK\t\t0x0300\n#define ET_MAC_CFG2_IFMODE_1000\t\t0x0200\n#define ET_MAC_CFG2_IFMODE_100\t\t0x0100\n#define ET_MAC_CFG2_IFMODE_HUGE_FRAME\t0x0020\n#define ET_MAC_CFG2_IFMODE_LEN_CHECK\t0x0010\n#define ET_MAC_CFG2_IFMODE_PAD_CRC\t0x0004\n#define ET_MAC_CFG2_IFMODE_CRC_ENABLE\t0x0002\n#define ET_MAC_CFG2_IFMODE_FULL_DPLX\t0x0001\n\n \n\n \n\n \n\n \n\n \n#define ET_MAC_MIIMGMT_CLK_RST\t0x0007\n\n \n\n \n#define ET_MAC_MII_ADDR(phy, reg)\t((phy) << 8 | (reg))\n\n \n\n \n#define ET_MAC_MIIMGMT_STAT_PHYCRTL_MASK 0xFFFF\n\n \n#define ET_MAC_MGMT_BUSY\t0x00000001\t \n#define ET_MAC_MGMT_WAIT\t0x00000005\t \n\n \n#define ET_MAC_IFCTRL_GHDMODE\t(1 << 26)\n#define ET_MAC_IFCTRL_PHYMODE\t(1 << 24)\n\n \n\n \n#define ET_MAC_STATION_ADDR1_OC6_SHIFT 24\n#define ET_MAC_STATION_ADDR1_OC5_SHIFT 16\n#define ET_MAC_STATION_ADDR1_OC4_SHIFT 8\n\n \n#define ET_MAC_STATION_ADDR2_OC2_SHIFT 24\n#define ET_MAC_STATION_ADDR2_OC1_SHIFT 16\n\n \nstruct mac_regs {\t\t\t\t\t \n\tu32 cfg1;\t\t\t\t\t \n\tu32 cfg2;\t\t\t\t\t \n\tu32 ipg;\t\t\t\t\t \n\tu32 hfdp;\t\t\t\t\t \n\tu32 max_fm_len;\t\t\t\t\t \n\tu32 rsv1;\t\t\t\t\t \n\tu32 rsv2;\t\t\t\t\t \n\tu32 mac_test;\t\t\t\t\t \n\tu32 mii_mgmt_cfg;\t\t\t\t \n\tu32 mii_mgmt_cmd;\t\t\t\t \n\tu32 mii_mgmt_addr;\t\t\t\t \n\tu32 mii_mgmt_ctrl;\t\t\t\t \n\tu32 mii_mgmt_stat;\t\t\t\t \n\tu32 mii_mgmt_indicator;\t\t\t\t \n\tu32 if_ctrl;\t\t\t\t\t \n\tu32 if_stat;\t\t\t\t\t \n\tu32 station_addr_1;\t\t\t\t \n\tu32 station_addr_2;\t\t\t\t \n};\n\n \n\n \n \n\n \n\n \nstruct macstat_regs {\t\t\t \n\tu32 pad[32];\t\t\t \n\n\t \n\tu32 txrx_0_64_byte_frames;\t \n\tu32 txrx_65_127_byte_frames;\t \n\tu32 txrx_128_255_byte_frames;\t \n\tu32 txrx_256_511_byte_frames;\t \n\tu32 txrx_512_1023_byte_frames;\t \n\tu32 txrx_1024_1518_byte_frames;\t \n\tu32 txrx_1519_1522_gvln_frames;\t \n\tu32 rx_bytes;\t\t\t \n\tu32 rx_packets;\t\t\t \n\tu32 rx_fcs_errs;\t\t \n\tu32 rx_multicast_packets;\t \n\tu32 rx_broadcast_packets;\t \n\tu32 rx_control_frames;\t\t \n\tu32 rx_pause_frames;\t\t \n\tu32 rx_unknown_opcodes;\t\t \n\tu32 rx_align_errs;\t\t \n\tu32 rx_frame_len_errs;\t\t \n\tu32 rx_code_errs;\t\t \n\tu32 rx_carrier_sense_errs;\t \n\tu32 rx_undersize_packets;\t \n\tu32 rx_oversize_packets;\t \n\tu32 rx_fragment_packets;\t \n\tu32 rx_jabbers;\t\t\t \n\tu32 rx_drops;\t\t\t \n\tu32 tx_bytes;\t\t\t \n\tu32 tx_packets;\t\t\t \n\tu32 tx_multicast_packets;\t \n\tu32 tx_broadcast_packets;\t \n\tu32 tx_pause_frames;\t\t \n\tu32 tx_deferred;\t\t \n\tu32 tx_excessive_deferred;\t \n\tu32 tx_single_collisions;\t \n\tu32 tx_multiple_collisions;\t \n\tu32 tx_late_collisions;\t\t \n\tu32 tx_excessive_collisions;\t \n\tu32 tx_total_collisions;\t \n\tu32 tx_pause_honored_frames;\t \n\tu32 tx_drops;\t\t\t \n\tu32 tx_jabbers;\t\t\t \n\tu32 tx_fcs_errs;\t\t \n\tu32 tx_control_frames;\t\t \n\tu32 tx_oversize_frames;\t\t \n\tu32 tx_undersize_frames;\t \n\tu32 tx_fragments;\t\t \n\tu32 carry_reg1;\t\t\t \n\tu32 carry_reg2;\t\t\t \n\tu32 carry_reg1_mask;\t\t \n\tu32 carry_reg2_mask;\t\t \n};\n\n \n\n \n \n#define ET_MMC_ENABLE\t\t1\n#define ET_MMC_ARB_DISABLE\t2\n#define ET_MMC_RXMAC_DISABLE\t4\n#define ET_MMC_TXMAC_DISABLE\t8\n#define ET_MMC_TXDMA_DISABLE\t16\n#define ET_MMC_RXDMA_DISABLE\t32\n#define ET_MMC_FORCE_CE\t\t64\n\n \n#define ET_SRAM_REQ_ACCESS\t1\n#define ET_SRAM_WR_ACCESS\t2\n#define ET_SRAM_IS_CTRL\t\t4\n\n \n\n \nstruct mmc_regs {\t\t \n\tu32 mmc_ctrl;\t\t \n\tu32 sram_access;\t \n\tu32 sram_word1;\t\t \n\tu32 sram_word2;\t\t \n\tu32 sram_word3;\t\t \n\tu32 sram_word4;\t\t \n};\n\n \n\n \nstruct address_map {\n\tstruct global_regs global;\n\t \n\tu8 unused_global[4096 - sizeof(struct global_regs)];\n\tstruct txdma_regs txdma;\n\t \n\tu8 unused_txdma[4096 - sizeof(struct txdma_regs)];\n\tstruct rxdma_regs rxdma;\n\t \n\tu8 unused_rxdma[4096 - sizeof(struct rxdma_regs)];\n\tstruct txmac_regs txmac;\n\t \n\tu8 unused_txmac[4096 - sizeof(struct txmac_regs)];\n\tstruct rxmac_regs rxmac;\n\t \n\tu8 unused_rxmac[4096 - sizeof(struct rxmac_regs)];\n\tstruct mac_regs mac;\n\t \n\tu8 unused_mac[4096 - sizeof(struct mac_regs)];\n\tstruct macstat_regs macstat;\n\t \n\tu8 unused_mac_stat[4096 - sizeof(struct macstat_regs)];\n\tstruct mmc_regs mmc;\n\t \n\tu8 unused_mmc[4096 - sizeof(struct mmc_regs)];\n\t \n\tu8 unused_[1015808];\n\tu8 unused_exp_rom[4096];\t \n\tu8 unused__[524288];\t \n};\n\n \n \n#define PHY_INDEX_REG              0x10\n#define PHY_DATA_REG               0x11\n#define PHY_MPHY_CONTROL_REG       0x12\n\n \n#define PHY_LOOPBACK_CONTROL       0x13\t \n\t\t\t\t\t \n#define PHY_REGISTER_MGMT_CONTROL  0x15\t \n#define PHY_CONFIG                 0x16\t \n#define PHY_PHY_CONTROL            0x17\t \n#define PHY_INTERRUPT_MASK         0x18\t \n#define PHY_INTERRUPT_STATUS       0x19\t \n#define PHY_PHY_STATUS             0x1A\t \n#define PHY_LED_1                  0x1B\t \n#define PHY_LED_2                  0x1C\t \n\t\t\t\t\t \n\t\t\t\t\t \n\n \n#define ET_1000BT_MSTR_SLV 0x4000\n\n \n\n \n\n \n\n \n\n \n#define ET_PHY_CONFIG_TX_FIFO_DEPTH\t0x3000\n\n#define ET_PHY_CONFIG_FIFO_DEPTH_8\t0x0000\n#define ET_PHY_CONFIG_FIFO_DEPTH_16\t0x1000\n#define ET_PHY_CONFIG_FIFO_DEPTH_32\t0x2000\n#define ET_PHY_CONFIG_FIFO_DEPTH_64\t0x3000\n\n \n\n \n\n \n\n \n#define ET_PHY_AUTONEG_STATUS\t0x1000\n#define ET_PHY_POLARITY_STATUS\t0x0400\n#define ET_PHY_SPEED_STATUS\t0x0300\n#define ET_PHY_DUPLEX_STATUS\t0x0080\n#define ET_PHY_LSTATUS\t\t0x0040\n#define ET_PHY_AUTONEG_ENABLE\t0x0020\n\n \n\n \n#define ET_LED2_LED_LINK\t0xF000\n#define ET_LED2_LED_TXRX\t0x0F00\n#define ET_LED2_LED_100TX\t0x00F0\n#define ET_LED2_LED_1000T\t0x000F\n\n \n#define LED_VAL_1000BT\t\t\t0x0\n#define LED_VAL_100BTX\t\t\t0x1\n#define LED_VAL_10BT\t\t\t0x2\n#define LED_VAL_1000BT_100BTX\t\t0x3  \n#define LED_VAL_LINKON\t\t\t0x4\n#define LED_VAL_TX\t\t\t0x5\n#define LED_VAL_RX\t\t\t0x6\n#define LED_VAL_TXRX\t\t\t0x7  \n#define LED_VAL_DUPLEXFULL\t\t0x8\n#define LED_VAL_COLLISION\t\t0x9\n#define LED_VAL_LINKON_ACTIVE\t\t0xA  \n#define LED_VAL_LINKON_RECV\t\t0xB  \n#define LED_VAL_DUPLEXFULL_COLLISION\t0xC  \n#define LED_VAL_BLINK\t\t\t0xD\n#define LED_VAL_ON\t\t\t0xE\n#define LED_VAL_OFF\t\t\t0xF\n\n#define LED_LINK_SHIFT\t\t\t12\n#define LED_TXRX_SHIFT\t\t\t8\n#define LED_100TX_SHIFT\t\t\t4\n\n \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}