{
    "nl": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/51-openroad-fillinsertion/tiny_tonegen.nl.v",
    "pnl": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/51-openroad-fillinsertion/tiny_tonegen.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/52-odb-cellfrequencytables/tiny_tonegen.def",
    "lef": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/58-magic-writelef/tiny_tonegen.lef",
    "openroad-lef": null,
    "odb": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/52-odb-cellfrequencytables/tiny_tonegen.odb",
    "sdc": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/51-openroad-fillinsertion/tiny_tonegen.sdc",
    "sdf": {
        "nom_tt_025C_5v00": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/nom_tt_025C_5v00/tiny_tonegen__nom_tt_025C_5v00.sdf",
        "nom_ss_125C_4v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/nom_ss_125C_4v50/tiny_tonegen__nom_ss_125C_4v50.sdf",
        "nom_ff_n40C_5v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/nom_ff_n40C_5v50/tiny_tonegen__nom_ff_n40C_5v50.sdf",
        "min_tt_025C_5v00": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/min_tt_025C_5v00/tiny_tonegen__min_tt_025C_5v00.sdf",
        "min_ss_125C_4v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/min_ss_125C_4v50/tiny_tonegen__min_ss_125C_4v50.sdf",
        "min_ff_n40C_5v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/min_ff_n40C_5v50/tiny_tonegen__min_ff_n40C_5v50.sdf",
        "max_tt_025C_5v00": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/max_tt_025C_5v00/tiny_tonegen__max_tt_025C_5v00.sdf",
        "max_ss_125C_4v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/max_ss_125C_4v50/tiny_tonegen__max_ss_125C_4v50.sdf",
        "max_ff_n40C_5v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/max_ff_n40C_5v50/tiny_tonegen__max_ff_n40C_5v50.sdf"
    },
    "spef": {
        "nom_*": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/53-openroad-rcx/nom/tiny_tonegen.nom.spef",
        "min_*": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/53-openroad-rcx/min/tiny_tonegen.min.spef",
        "max_*": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/53-openroad-rcx/max/tiny_tonegen.max.spef"
    },
    "lib": {
        "nom_tt_025C_5v00": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/nom_tt_025C_5v00/tiny_tonegen__nom_tt_025C_5v00.lib",
        "nom_ss_125C_4v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/nom_ss_125C_4v50/tiny_tonegen__nom_ss_125C_4v50.lib",
        "nom_ff_n40C_5v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/nom_ff_n40C_5v50/tiny_tonegen__nom_ff_n40C_5v50.lib",
        "min_tt_025C_5v00": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/min_tt_025C_5v00/tiny_tonegen__min_tt_025C_5v00.lib",
        "min_ss_125C_4v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/min_ss_125C_4v50/tiny_tonegen__min_ss_125C_4v50.lib",
        "min_ff_n40C_5v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/min_ff_n40C_5v50/tiny_tonegen__min_ff_n40C_5v50.lib",
        "max_tt_025C_5v00": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/max_tt_025C_5v00/tiny_tonegen__max_tt_025C_5v00.lib",
        "max_ss_125C_4v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/max_ss_125C_4v50/tiny_tonegen__max_ss_125C_4v50.lib",
        "max_ff_n40C_5v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/max_ff_n40C_5v50/tiny_tonegen__max_ff_n40C_5v50.lib"
    },
    "spice": null,
    "mag": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/56-magic-streamout/tiny_tonegen.mag",
    "gds": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/56-magic-streamout/tiny_tonegen.gds",
    "mag_gds": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/56-magic-streamout/tiny_tonegen.magic.gds",
    "klayout_gds": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/57-klayout-streamout/tiny_tonegen.klayout.gds",
    "json_h": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/05-yosys-jsonheader/tiny_tonegen.h.json",
    "vh": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/28-odb-writeverilogheader/tiny_tonegen.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 21,
        "design__inferred_latch__count": 0,
        "design__instance__count": 302,
        "design__instance__area": 5668.01,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0,
        "power__internal__total": 0.0013420047471299767,
        "power__switching__total": 0.0003693046164698899,
        "power__leakage__total": 6.735161406368206e-08,
        "power__total": 0.0017113768262788653,
        "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.10423522062741147,
        "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.10101990363485919,
        "timing__hold__ws__corner:nom_tt_025C_5v00": 0.8826208902456801,
        "timing__setup__ws__corner:nom_tt_025C_5v00": 15.16419566171459,
        "timing__hold__tns__corner:nom_tt_025C_5v00": 0,
        "timing__setup__tns__corner:nom_tt_025C_5v00": 0,
        "timing__hold__wns__corner:nom_tt_025C_5v00": 0,
        "timing__setup__wns__corner:nom_tt_025C_5v00": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.882621,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0,
        "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0,
        "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0,
        "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0,
        "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.1068928170677699,
        "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.10102817479662657,
        "timing__hold__ws__corner:nom_ss_125C_4v50": 1.758522044422467,
        "timing__setup__ws__corner:nom_ss_125C_4v50": 14.495091759380468,
        "timing__hold__tns__corner:nom_ss_125C_4v50": 0,
        "timing__setup__tns__corner:nom_ss_125C_4v50": 0,
        "timing__hold__wns__corner:nom_ss_125C_4v50": 0,
        "timing__setup__wns__corner:nom_ss_125C_4v50": 0,
        "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0,
        "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.758522,
        "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0,
        "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0,
        "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 14.655801,
        "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.10301913780299514,
        "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.10101809952239314,
        "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.5043723914615409,
        "timing__setup__ws__corner:nom_ff_n40C_5v50": 15.446222516011915,
        "timing__hold__tns__corner:nom_ff_n40C_5v50": 0,
        "timing__setup__tns__corner:nom_ff_n40C_5v50": 0,
        "timing__hold__wns__corner:nom_ff_n40C_5v50": 0,
        "timing__setup__wns__corner:nom_ff_n40C_5v50": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.504372,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.10265970308860724,
        "clock__skew__worst_setup": 0.10093935695214461,
        "timing__hold__ws": 0.4989853116379465,
        "timing__setup__ws": 14.46668603635825,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.498985,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 14.614796,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 160.0 100.0",
        "design__core__bbox": "3.36 3.92 156.24 94.08",
        "design__io": 15,
        "design__die__area": 16000,
        "design__core__area": 13783.7,
        "design__instance__count__stdcell": 302,
        "design__instance__area__stdcell": 5668.01,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.411212,
        "design__instance__utilization__stdcell": 0.411212,
        "design__instance__count__class:tie_cell": 10,
        "design__instance__count__class:inverter": 25,
        "design__instance__count__class:sequential_cell": 32,
        "design__instance__count__class:multi_input_combinational_cell": 81,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:endcap_cell": 46,
        "design__instance__count__class:tap_cell": 87,
        "design__power_grid_violation__count__net:VDD": 0,
        "design__power_grid_violation__count__net:VSS": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 13,
        "design__io__hpwl": 1553368,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 3903.22,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 17,
        "design__instance__count__class:clock_buffer": 4,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 180,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 12,
        "route__wirelength__iter:1": 4089,
        "route__drc_errors__iter:2": 8,
        "route__wirelength__iter:2": 4049,
        "route__drc_errors__iter:3": 0,
        "route__wirelength__iter:3": 4068,
        "route__drc_errors": 0,
        "route__wirelength": 4068,
        "route__vias": 893,
        "route__vias__singlecut": 893,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 186.12,
        "design__instance__count__class:fill_cell": 363,
        "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0,
        "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.10371985508480494,
        "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.10094107779788145,
        "timing__hold__ws__corner:min_tt_025C_5v00": 0.8739879622954928,
        "timing__setup__ws__corner:min_tt_025C_5v00": 15.17749169303354,
        "timing__hold__tns__corner:min_tt_025C_5v00": 0,
        "timing__setup__tns__corner:min_tt_025C_5v00": 0,
        "timing__hold__wns__corner:min_tt_025C_5v00": 0,
        "timing__setup__wns__corner:min_tt_025C_5v00": 0,
        "timing__hold_vio__count__corner:min_tt_025C_5v00": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.873988,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0,
        "timing__setup_vio__count__corner:min_tt_025C_5v00": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0,
        "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0,
        "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0,
        "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0,
        "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.10603428157854623,
        "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.10094890487042642,
        "timing__hold__ws__corner:min_ss_125C_4v50": 1.7428243785887267,
        "timing__setup__ws__corner:min_ss_125C_4v50": 14.517841562066076,
        "timing__hold__tns__corner:min_ss_125C_4v50": 0,
        "timing__setup__tns__corner:min_ss_125C_4v50": 0,
        "timing__hold__wns__corner:min_ss_125C_4v50": 0,
        "timing__setup__wns__corner:min_ss_125C_4v50": 0,
        "timing__hold_vio__count__corner:min_ss_125C_4v50": 0,
        "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.742824,
        "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0,
        "timing__setup_vio__count__corner:min_ss_125C_4v50": 0,
        "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0,
        "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1,
        "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.10265970308860724,
        "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.10093935695214461,
        "timing__hold__ws__corner:min_ff_n40C_5v50": 0.4989853116379465,
        "timing__setup__ws__corner:min_ff_n40C_5v50": 15.454621131386128,
        "timing__hold__tns__corner:min_ff_n40C_5v50": 0,
        "timing__setup__tns__corner:min_ff_n40C_5v50": 0,
        "timing__hold__wns__corner:min_ff_n40C_5v50": 0,
        "timing__setup__wns__corner:min_ff_n40C_5v50": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.498985,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.1048410138379312,
        "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.10111071988084198,
        "timing__hold__ws__corner:max_tt_025C_5v00": 0.8928762426587888,
        "timing__setup__ws__corner:max_tt_025C_5v00": 15.148119631863358,
        "timing__hold__tns__corner:max_tt_025C_5v00": 0,
        "timing__setup__tns__corner:max_tt_025C_5v00": 0,
        "timing__hold__wns__corner:max_tt_025C_5v00": 0,
        "timing__setup__wns__corner:max_tt_025C_5v00": 0,
        "timing__hold_vio__count__corner:max_tt_025C_5v00": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.892876,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0,
        "timing__setup_vio__count__corner:max_tt_025C_5v00": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0,
        "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0,
        "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0,
        "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0,
        "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.10790423027180814,
        "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.10111954615413737,
        "timing__hold__ws__corner:max_ss_125C_4v50": 1.7767184892884014,
        "timing__setup__ws__corner:max_ss_125C_4v50": 14.46668603635825,
        "timing__hold__tns__corner:max_ss_125C_4v50": 0,
        "timing__setup__tns__corner:max_ss_125C_4v50": 0,
        "timing__hold__wns__corner:max_ss_125C_4v50": 0,
        "timing__setup__wns__corner:max_ss_125C_4v50": 0,
        "timing__hold_vio__count__corner:max_ss_125C_4v50": 0,
        "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.776718,
        "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0,
        "timing__setup_vio__count__corner:max_ss_125C_4v50": 0,
        "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 14.614796,
        "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0,
        "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1,
        "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.10344191074272924,
        "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.10110869372376474,
        "timing__hold__ws__corner:max_ff_n40C_5v50": 0.5107502898514844,
        "timing__setup__ws__corner:max_ff_n40C_5v50": 15.436081294528964,
        "timing__hold__tns__corner:max_ff_n40C_5v50": 0,
        "timing__setup__tns__corner:max_ff_n40C_5v50": 0,
        "timing__hold__wns__corner:max_ff_n40C_5v50": 0,
        "timing__setup__wns__corner:max_ff_n40C_5v50": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.51075,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0,
        "timing__unannotated_net__count": 1,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99991,
        "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99998,
        "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 9.31744e-05,
        "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000101628,
        "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 2.4925e-05,
        "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000101628,
        "design_powergrid__voltage__worst": 0.000101628,
        "design_powergrid__voltage__worst__net:VDD": 4.99991,
        "design_powergrid__drop__worst": 0.000101628,
        "design_powergrid__drop__worst__net:VDD": 9.31744e-05,
        "design_powergrid__voltage__worst__net:VSS": 0.000101628,
        "design_powergrid__drop__worst__net:VSS": 0.000101628,
        "ir__voltage__worst": 5,
        "ir__drop__avg": 2.49e-05,
        "ir__drop__worst": 9.32e-05
    }
}