{"position": "Process TD Engineer", "company": "Intel Corporation", "profiles": ["Summary Specialties: Polymer Physics, Material Science, Semiconductor Processing, Energy Storage/Conversion, Nanostructures, Self-assembly and Electrochemical characterization. Summary Specialties: Polymer Physics, Material Science, Semiconductor Processing, Energy Storage/Conversion, Nanostructures, Self-assembly and Electrochemical characterization. Specialties: Polymer Physics, Material Science, Semiconductor Processing, Energy Storage/Conversion, Nanostructures, Self-assembly and Electrochemical characterization. Specialties: Polymer Physics, Material Science, Semiconductor Processing, Energy Storage/Conversion, Nanostructures, Self-assembly and Electrochemical characterization. Experience Process TD Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Postdoctoral Researcher University of Maryland January 2010  \u2013  October 2010  (10 months) Graduate Research Assistant University of Maryland, College Park August 2004  \u2013  December 2009  (5 years 5 months) Maryland Development of all-solid state nano-structured polymer electrolytes for flexible lithium-ion battery applications \n \nCollaborated research on self-assembled metal coated virus structures for high surface area battery electrodes Summer Research Fellow Indian Institute of Science May 2003  \u2013  July 2003  (3 months) Study of cobalt uptake by a marine isolate: \n\u2022\tCultured bacterial cells obtained from ocean nodules \n\u2022\tPerformed biosorption studies on the bacterial cell wall \n\u2022\tCarried out SEM and microbial growth studies in various media Process TD Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Process TD Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Postdoctoral Researcher University of Maryland January 2010  \u2013  October 2010  (10 months) Postdoctoral Researcher University of Maryland January 2010  \u2013  October 2010  (10 months) Graduate Research Assistant University of Maryland, College Park August 2004  \u2013  December 2009  (5 years 5 months) Maryland Development of all-solid state nano-structured polymer electrolytes for flexible lithium-ion battery applications \n \nCollaborated research on self-assembled metal coated virus structures for high surface area battery electrodes Graduate Research Assistant University of Maryland, College Park August 2004  \u2013  December 2009  (5 years 5 months) Maryland Development of all-solid state nano-structured polymer electrolytes for flexible lithium-ion battery applications \n \nCollaborated research on self-assembled metal coated virus structures for high surface area battery electrodes Summer Research Fellow Indian Institute of Science May 2003  \u2013  July 2003  (3 months) Study of cobalt uptake by a marine isolate: \n\u2022\tCultured bacterial cells obtained from ocean nodules \n\u2022\tPerformed biosorption studies on the bacterial cell wall \n\u2022\tCarried out SEM and microbial growth studies in various media Summer Research Fellow Indian Institute of Science May 2003  \u2013  July 2003  (3 months) Study of cobalt uptake by a marine isolate: \n\u2022\tCultured bacterial cells obtained from ocean nodules \n\u2022\tPerformed biosorption studies on the bacterial cell wall \n\u2022\tCarried out SEM and microbial growth studies in various media Skills Materials Science Nanostructures Polymers Chemical Engineering Characterization Nanotechnology Nanomaterials Thin Films Design of Experiments Electrochemistry Nanoparticles Nanofabrication Semiconductor Process... Dry Etch Skills  Materials Science Nanostructures Polymers Chemical Engineering Characterization Nanotechnology Nanomaterials Thin Films Design of Experiments Electrochemistry Nanoparticles Nanofabrication Semiconductor Process... Dry Etch Materials Science Nanostructures Polymers Chemical Engineering Characterization Nanotechnology Nanomaterials Thin Films Design of Experiments Electrochemistry Nanoparticles Nanofabrication Semiconductor Process... Dry Etch Materials Science Nanostructures Polymers Chemical Engineering Characterization Nanotechnology Nanomaterials Thin Films Design of Experiments Electrochemistry Nanoparticles Nanofabrication Semiconductor Process... Dry Etch Education University of Maryland College Park PhD,  Chemical & Biomolecular Engineering 2004  \u2013 2009 \u2022\tHarry K. Wells Endowed Fellowship for research on energy engineering and alternative energy sources (2007-09) \n \n\u2022\tDepartmental Fellowship (2004-05) Activities and Societies:\u00a0 \u2022\tBudget and Finance Committee of the Graduate Student Government (GSG) (2006\u201307)\n\u2022\tChemical Engineering Department Representative to the GSG (2005\u201307) National Institute of Technology Tiruchirappalli B.Tech.,  Chemical Engineering 2000  \u2013 2004 \u2022\tBest Outgoing Student in Chemical Engineering (2004) \n \n\u2022\tSmt. Rajalakshmi Memorial Award for top rank in department (2004) \n \n\u2022\tAmong 46 engineering students from all over India selected for Summer Research Fellowship \u2013 2003 awarded by Jawaharlal Nehru Center for Advanced Scientific Research (J.N.C.A.S.R.), Bangalore \n \n\u2022\tGovernment Endowment Scholarship for academic excellence (2000\u201301) Activities and Societies:\u00a0 Chairman of Chemical Engineering Association NIT-Trichy (2003-04) University of Maryland College Park PhD,  Chemical & Biomolecular Engineering 2004  \u2013 2009 \u2022\tHarry K. Wells Endowed Fellowship for research on energy engineering and alternative energy sources (2007-09) \n \n\u2022\tDepartmental Fellowship (2004-05) Activities and Societies:\u00a0 \u2022\tBudget and Finance Committee of the Graduate Student Government (GSG) (2006\u201307)\n\u2022\tChemical Engineering Department Representative to the GSG (2005\u201307) University of Maryland College Park PhD,  Chemical & Biomolecular Engineering 2004  \u2013 2009 \u2022\tHarry K. Wells Endowed Fellowship for research on energy engineering and alternative energy sources (2007-09) \n \n\u2022\tDepartmental Fellowship (2004-05) Activities and Societies:\u00a0 \u2022\tBudget and Finance Committee of the Graduate Student Government (GSG) (2006\u201307)\n\u2022\tChemical Engineering Department Representative to the GSG (2005\u201307) University of Maryland College Park PhD,  Chemical & Biomolecular Engineering 2004  \u2013 2009 \u2022\tHarry K. Wells Endowed Fellowship for research on energy engineering and alternative energy sources (2007-09) \n \n\u2022\tDepartmental Fellowship (2004-05) Activities and Societies:\u00a0 \u2022\tBudget and Finance Committee of the Graduate Student Government (GSG) (2006\u201307)\n\u2022\tChemical Engineering Department Representative to the GSG (2005\u201307) National Institute of Technology Tiruchirappalli B.Tech.,  Chemical Engineering 2000  \u2013 2004 \u2022\tBest Outgoing Student in Chemical Engineering (2004) \n \n\u2022\tSmt. Rajalakshmi Memorial Award for top rank in department (2004) \n \n\u2022\tAmong 46 engineering students from all over India selected for Summer Research Fellowship \u2013 2003 awarded by Jawaharlal Nehru Center for Advanced Scientific Research (J.N.C.A.S.R.), Bangalore \n \n\u2022\tGovernment Endowment Scholarship for academic excellence (2000\u201301) Activities and Societies:\u00a0 Chairman of Chemical Engineering Association NIT-Trichy (2003-04) National Institute of Technology Tiruchirappalli B.Tech.,  Chemical Engineering 2000  \u2013 2004 \u2022\tBest Outgoing Student in Chemical Engineering (2004) \n \n\u2022\tSmt. Rajalakshmi Memorial Award for top rank in department (2004) \n \n\u2022\tAmong 46 engineering students from all over India selected for Summer Research Fellowship \u2013 2003 awarded by Jawaharlal Nehru Center for Advanced Scientific Research (J.N.C.A.S.R.), Bangalore \n \n\u2022\tGovernment Endowment Scholarship for academic excellence (2000\u201301) Activities and Societies:\u00a0 Chairman of Chemical Engineering Association NIT-Trichy (2003-04) National Institute of Technology Tiruchirappalli B.Tech.,  Chemical Engineering 2000  \u2013 2004 \u2022\tBest Outgoing Student in Chemical Engineering (2004) \n \n\u2022\tSmt. Rajalakshmi Memorial Award for top rank in department (2004) \n \n\u2022\tAmong 46 engineering students from all over India selected for Summer Research Fellowship \u2013 2003 awarded by Jawaharlal Nehru Center for Advanced Scientific Research (J.N.C.A.S.R.), Bangalore \n \n\u2022\tGovernment Endowment Scholarship for academic excellence (2000\u201301) Activities and Societies:\u00a0 Chairman of Chemical Engineering Association NIT-Trichy (2003-04) ", "Experience Senior Process TD Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Process Technology Development Engineer Intel Corporation August 2010  \u2013  March 2013  (2 years 8 months) Phoenix Senior Process TD Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Senior Process TD Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Process Technology Development Engineer Intel Corporation August 2010  \u2013  March 2013  (2 years 8 months) Phoenix Process Technology Development Engineer Intel Corporation August 2010  \u2013  March 2013  (2 years 8 months) Phoenix Skills Semiconductors Thin Films Characterization AFM JMP Skills  Semiconductors Thin Films Characterization AFM JMP Semiconductors Thin Films Characterization AFM JMP Semiconductors Thin Films Characterization AFM JMP Education Stanford University M.S.,  Materials Science and Engineering 2008  \u2013 2010 National Institute of Technology, Surathkal B.Tech.,  Metallurgical & Materials Engineering 2004  \u2013 2008 Mahanagar Boys' Inter College, Lucknow Stanford University M.S.,  Materials Science and Engineering 2008  \u2013 2010 Stanford University M.S.,  Materials Science and Engineering 2008  \u2013 2010 Stanford University M.S.,  Materials Science and Engineering 2008  \u2013 2010 National Institute of Technology, Surathkal B.Tech.,  Metallurgical & Materials Engineering 2004  \u2013 2008 National Institute of Technology, Surathkal B.Tech.,  Metallurgical & Materials Engineering 2004  \u2013 2008 National Institute of Technology, Surathkal B.Tech.,  Metallurgical & Materials Engineering 2004  \u2013 2008 Mahanagar Boys' Inter College, Lucknow Mahanagar Boys' Inter College, Lucknow Mahanagar Boys' Inter College, Lucknow ", "Summary A chemical engineer with experience in process engineering, manufacturing and development. Experienced process engineer in the semiconductor industry having worked on Intel's 45nm, 32nm, 22nm, and 14nm technologies in wafer fabrication and assembly/test. \n \nStrong skills in process improvement, project management (factory startup, technology transfer) with strong problem solving and analytical abilities. \n \nManufacturing Systems experience: ISO9001 standards, Statistical Process Control (SPC), LEAN Six Sigma, Design of Experiments (DOE), Equipment Install/Qualification (I/Q), Failure Mode End- effects Analysis (FMEA), New Product Introduction (NPI), and Automation. Summary A chemical engineer with experience in process engineering, manufacturing and development. Experienced process engineer in the semiconductor industry having worked on Intel's 45nm, 32nm, 22nm, and 14nm technologies in wafer fabrication and assembly/test. \n \nStrong skills in process improvement, project management (factory startup, technology transfer) with strong problem solving and analytical abilities. \n \nManufacturing Systems experience: ISO9001 standards, Statistical Process Control (SPC), LEAN Six Sigma, Design of Experiments (DOE), Equipment Install/Qualification (I/Q), Failure Mode End- effects Analysis (FMEA), New Product Introduction (NPI), and Automation. A chemical engineer with experience in process engineering, manufacturing and development. Experienced process engineer in the semiconductor industry having worked on Intel's 45nm, 32nm, 22nm, and 14nm technologies in wafer fabrication and assembly/test. \n \nStrong skills in process improvement, project management (factory startup, technology transfer) with strong problem solving and analytical abilities. \n \nManufacturing Systems experience: ISO9001 standards, Statistical Process Control (SPC), LEAN Six Sigma, Design of Experiments (DOE), Equipment Install/Qualification (I/Q), Failure Mode End- effects Analysis (FMEA), New Product Introduction (NPI), and Automation. A chemical engineer with experience in process engineering, manufacturing and development. Experienced process engineer in the semiconductor industry having worked on Intel's 45nm, 32nm, 22nm, and 14nm technologies in wafer fabrication and assembly/test. \n \nStrong skills in process improvement, project management (factory startup, technology transfer) with strong problem solving and analytical abilities. \n \nManufacturing Systems experience: ISO9001 standards, Statistical Process Control (SPC), LEAN Six Sigma, Design of Experiments (DOE), Equipment Install/Qualification (I/Q), Failure Mode End- effects Analysis (FMEA), New Product Introduction (NPI), and Automation. Experience Senior Process TD Engineer Intel Corporation August 2015  \u2013 Present (1 month) Aloha, OR Sr. Process Engineer in Die Preparation (Assembly/Test Technology Development) Senior Process TD Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Hillsboro, OR Sr. Process Engineer in BE CMP (Chemical Mechanical Planarization) at Intel's D1C fabrication plant. Process Engineer Intel Corporation July 2007  \u2013  December 2012  (5 years 6 months) Chandler, AZ Process Engineer in CMP (Chemical Mechanical Planarization) at Intel's F32/F12 fabrication plants. Process Engineer Intern Intel Corporation June 2006  \u2013  September 2006  (4 months) Hillsboro, OR Process Engineer Intern for Intel's LFTD UPW (Ultra Purified Water) group. Senior Process TD Engineer Intel Corporation August 2015  \u2013 Present (1 month) Aloha, OR Sr. Process Engineer in Die Preparation (Assembly/Test Technology Development) Senior Process TD Engineer Intel Corporation August 2015  \u2013 Present (1 month) Aloha, OR Sr. Process Engineer in Die Preparation (Assembly/Test Technology Development) Senior Process TD Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Hillsboro, OR Sr. Process Engineer in BE CMP (Chemical Mechanical Planarization) at Intel's D1C fabrication plant. Senior Process TD Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Hillsboro, OR Sr. Process Engineer in BE CMP (Chemical Mechanical Planarization) at Intel's D1C fabrication plant. Process Engineer Intel Corporation July 2007  \u2013  December 2012  (5 years 6 months) Chandler, AZ Process Engineer in CMP (Chemical Mechanical Planarization) at Intel's F32/F12 fabrication plants. Process Engineer Intel Corporation July 2007  \u2013  December 2012  (5 years 6 months) Chandler, AZ Process Engineer in CMP (Chemical Mechanical Planarization) at Intel's F32/F12 fabrication plants. Process Engineer Intern Intel Corporation June 2006  \u2013  September 2006  (4 months) Hillsboro, OR Process Engineer Intern for Intel's LFTD UPW (Ultra Purified Water) group. Process Engineer Intern Intel Corporation June 2006  \u2013  September 2006  (4 months) Hillsboro, OR Process Engineer Intern for Intel's LFTD UPW (Ultra Purified Water) group. Languages English Native or bilingual proficiency Spanish Limited working proficiency English Native or bilingual proficiency Spanish Limited working proficiency English Native or bilingual proficiency Spanish Limited working proficiency Native or bilingual proficiency Limited working proficiency Skills Design of Experiments Semiconductors Manufacturing JMP Thin Films SQL Process Improvement Data Analysis Technical Writing SPC FMEA Technology Transfer Troubleshooting Lean Six Sigma SAS Supplier Quality Training & Development Continuous Improvement Six Sigma Process Engineering Semiconductor Industry R&D Chemical Engineering Root Cause Analysis Quality Assurance See 10+ \u00a0 \u00a0 See less Skills  Design of Experiments Semiconductors Manufacturing JMP Thin Films SQL Process Improvement Data Analysis Technical Writing SPC FMEA Technology Transfer Troubleshooting Lean Six Sigma SAS Supplier Quality Training & Development Continuous Improvement Six Sigma Process Engineering Semiconductor Industry R&D Chemical Engineering Root Cause Analysis Quality Assurance See 10+ \u00a0 \u00a0 See less Design of Experiments Semiconductors Manufacturing JMP Thin Films SQL Process Improvement Data Analysis Technical Writing SPC FMEA Technology Transfer Troubleshooting Lean Six Sigma SAS Supplier Quality Training & Development Continuous Improvement Six Sigma Process Engineering Semiconductor Industry R&D Chemical Engineering Root Cause Analysis Quality Assurance See 10+ \u00a0 \u00a0 See less Design of Experiments Semiconductors Manufacturing JMP Thin Films SQL Process Improvement Data Analysis Technical Writing SPC FMEA Technology Transfer Troubleshooting Lean Six Sigma SAS Supplier Quality Training & Development Continuous Improvement Six Sigma Process Engineering Semiconductor Industry R&D Chemical Engineering Root Cause Analysis Quality Assurance See 10+ \u00a0 \u00a0 See less Education University of Washington B.S.,  Chemical Engineering 2003  \u2013 2007 Activities and Societies:\u00a0 AICHe ,  Phi Eta Sigma Honor Society University of Washington B.S.,  Chemical Engineering 2003  \u2013 2007 Activities and Societies:\u00a0 AICHe ,  Phi Eta Sigma Honor Society University of Washington B.S.,  Chemical Engineering 2003  \u2013 2007 Activities and Societies:\u00a0 AICHe ,  Phi Eta Sigma Honor Society University of Washington B.S.,  Chemical Engineering 2003  \u2013 2007 Activities and Societies:\u00a0 AICHe ,  Phi Eta Sigma Honor Society ", "Experience Process TD Engineer Intel Corporation August 2015  \u2013 Present (1 month) Portland, Oregon Area Mask Yield/Integration Optical Lithography Process Engineer Intel Corporation August 2009  \u2013  August 2015  (6 years 1 month) Phoenix, Arizona Area 65nm node technology, 22nm node technology \n \n-->Critical Dimension (CD) process capability control of BEOL layers (and polysilicon layer) for ASML & Nikon platforms \n-->Responsible for data-supported workload reduction projects \n \n14nm node technology \n \n--> Responsible for 14nm factory startup on 193nm Immersion ASML & Nikon platforms \n--> Critical Dimension (CD) process capability control of BEOL Immersion layers \n--> Responsible for navigating the complex factory startup environment, identifying/rectifying complex mismatches and root cause for such mismatches in the rapidly changing startup environment \n--> Responsible for qualification of new lithography equipment, creation of procedures and workload reduction to be put in place as the 14nm node matures \n--> Proficient in SQL/JSL scripting. Frequently creating reports that are constructed to pull complex datasets in SQL, and auto-generate JMP plots, so that many employees have direct access to relevant data without having to know how to go pull it themselves. \n--> Proficient in pulling data with SQL, and analyzing in JMP in order to identify commonalities, matching statistics, time-paired trends, etc. Frequently using these skills to identify commonalities/trends that can have adverse effects on SPC parameter variability, thus removing variability from the process. \n--> In-depth graduate and undergraduate knowledge of materials science, semiconductor device physics, and optics to compliment the day-to-day role of process engineering, and adds an additional factor in knowing how certain changes may positively or negatively affect the overall semiconductor manufacturing process as a whole \n--> Knowledge of semiconductor characterization methods such as: scanning electron microscopy, deep level transient spectroscopy, secondary ion mass spectrometry, ellipsometry/nanospectrophotometry, 4-point probing, resistance profilometry, carrier concentration characterization, photoluminescence / other resistivity mapping techniques, etc. Researcher - Porous Silicon RIT November 2008  \u2013  May 2009  (7 months) Working in a team focused in research in the area of porous silicon formation by anodic etching, funded by SemiTool. Work includes designing, running, and analyzing DOE's using porous silicon anodization cells that utilize HF chemistry for the etch. Work on variation of HF concentration, current density, etch time, and the addition of other chemistries (acetic acid, sulfuric acid) is being conducted and analyzed in a team based environment. Student - Senior Design RIT September 2008  \u2013  February 2009  (6 months) Description of Senior Design Capstone Project: Development of Contact Cut Double Patterning \n \nProject allows for greater CD resolutions than what is optically capable on the Canon i-line photolithographic tool, as well as CD repeatability across the different contact layer filmstacks. A resist hardening aspect is also being incorporated in order to allow for one substrate etch (instead of two). Design aspects of the process include: \n(1) Lithography Based Process Simulations (using PROLITH software) \n(2) Photomask VLSI Design & Fabrication \n(3) Process Recipe & Parameter Design \n(4) Metrology Verification of CD / Resolution across the 8-wafer Designed Experiment 248nm KrF Optical Lithography Engineer Intel December 2006  \u2013  September 2008  (1 year 10 months) Critical dimension layer owner process engineer in the photolithography department, having direct ownership of the Back End of Line (BEOL) via and metal layers for Intel's Fab17 (130nm node factory). Responsible for monitoring/sustaining/improving CD integrity on various products as they move through the production line of the factory; specifically through the 248nm DUV scanner-exposure tools used in BEOL litho. Continually utilized experience in the 0.13um dual damascene Cu interconnect process through projects involving cross-functional teams (litho, etch, thin films, etc). Led a collaborative weekly meeting between litho and etch to review and target final in-line CDs after BEOL etch steps. Developed and led two process engineering global changes across the 200mm Intel factory network. Trained two replacement employees to take over for when I left. \n \nFirst internship: December 2006 - June 2007 (Fab17) \nSecond internship: November 2007 - September 2008 (Fab17) Process TD Engineer Intel Corporation August 2015  \u2013 Present (1 month) Portland, Oregon Area Mask Yield/Integration Process TD Engineer Intel Corporation August 2015  \u2013 Present (1 month) Portland, Oregon Area Mask Yield/Integration Optical Lithography Process Engineer Intel Corporation August 2009  \u2013  August 2015  (6 years 1 month) Phoenix, Arizona Area 65nm node technology, 22nm node technology \n \n-->Critical Dimension (CD) process capability control of BEOL layers (and polysilicon layer) for ASML & Nikon platforms \n-->Responsible for data-supported workload reduction projects \n \n14nm node technology \n \n--> Responsible for 14nm factory startup on 193nm Immersion ASML & Nikon platforms \n--> Critical Dimension (CD) process capability control of BEOL Immersion layers \n--> Responsible for navigating the complex factory startup environment, identifying/rectifying complex mismatches and root cause for such mismatches in the rapidly changing startup environment \n--> Responsible for qualification of new lithography equipment, creation of procedures and workload reduction to be put in place as the 14nm node matures \n--> Proficient in SQL/JSL scripting. Frequently creating reports that are constructed to pull complex datasets in SQL, and auto-generate JMP plots, so that many employees have direct access to relevant data without having to know how to go pull it themselves. \n--> Proficient in pulling data with SQL, and analyzing in JMP in order to identify commonalities, matching statistics, time-paired trends, etc. Frequently using these skills to identify commonalities/trends that can have adverse effects on SPC parameter variability, thus removing variability from the process. \n--> In-depth graduate and undergraduate knowledge of materials science, semiconductor device physics, and optics to compliment the day-to-day role of process engineering, and adds an additional factor in knowing how certain changes may positively or negatively affect the overall semiconductor manufacturing process as a whole \n--> Knowledge of semiconductor characterization methods such as: scanning electron microscopy, deep level transient spectroscopy, secondary ion mass spectrometry, ellipsometry/nanospectrophotometry, 4-point probing, resistance profilometry, carrier concentration characterization, photoluminescence / other resistivity mapping techniques, etc. Optical Lithography Process Engineer Intel Corporation August 2009  \u2013  August 2015  (6 years 1 month) Phoenix, Arizona Area 65nm node technology, 22nm node technology \n \n-->Critical Dimension (CD) process capability control of BEOL layers (and polysilicon layer) for ASML & Nikon platforms \n-->Responsible for data-supported workload reduction projects \n \n14nm node technology \n \n--> Responsible for 14nm factory startup on 193nm Immersion ASML & Nikon platforms \n--> Critical Dimension (CD) process capability control of BEOL Immersion layers \n--> Responsible for navigating the complex factory startup environment, identifying/rectifying complex mismatches and root cause for such mismatches in the rapidly changing startup environment \n--> Responsible for qualification of new lithography equipment, creation of procedures and workload reduction to be put in place as the 14nm node matures \n--> Proficient in SQL/JSL scripting. Frequently creating reports that are constructed to pull complex datasets in SQL, and auto-generate JMP plots, so that many employees have direct access to relevant data without having to know how to go pull it themselves. \n--> Proficient in pulling data with SQL, and analyzing in JMP in order to identify commonalities, matching statistics, time-paired trends, etc. Frequently using these skills to identify commonalities/trends that can have adverse effects on SPC parameter variability, thus removing variability from the process. \n--> In-depth graduate and undergraduate knowledge of materials science, semiconductor device physics, and optics to compliment the day-to-day role of process engineering, and adds an additional factor in knowing how certain changes may positively or negatively affect the overall semiconductor manufacturing process as a whole \n--> Knowledge of semiconductor characterization methods such as: scanning electron microscopy, deep level transient spectroscopy, secondary ion mass spectrometry, ellipsometry/nanospectrophotometry, 4-point probing, resistance profilometry, carrier concentration characterization, photoluminescence / other resistivity mapping techniques, etc. Researcher - Porous Silicon RIT November 2008  \u2013  May 2009  (7 months) Working in a team focused in research in the area of porous silicon formation by anodic etching, funded by SemiTool. Work includes designing, running, and analyzing DOE's using porous silicon anodization cells that utilize HF chemistry for the etch. Work on variation of HF concentration, current density, etch time, and the addition of other chemistries (acetic acid, sulfuric acid) is being conducted and analyzed in a team based environment. Researcher - Porous Silicon RIT November 2008  \u2013  May 2009  (7 months) Working in a team focused in research in the area of porous silicon formation by anodic etching, funded by SemiTool. Work includes designing, running, and analyzing DOE's using porous silicon anodization cells that utilize HF chemistry for the etch. Work on variation of HF concentration, current density, etch time, and the addition of other chemistries (acetic acid, sulfuric acid) is being conducted and analyzed in a team based environment. Student - Senior Design RIT September 2008  \u2013  February 2009  (6 months) Description of Senior Design Capstone Project: Development of Contact Cut Double Patterning \n \nProject allows for greater CD resolutions than what is optically capable on the Canon i-line photolithographic tool, as well as CD repeatability across the different contact layer filmstacks. A resist hardening aspect is also being incorporated in order to allow for one substrate etch (instead of two). Design aspects of the process include: \n(1) Lithography Based Process Simulations (using PROLITH software) \n(2) Photomask VLSI Design & Fabrication \n(3) Process Recipe & Parameter Design \n(4) Metrology Verification of CD / Resolution across the 8-wafer Designed Experiment Student - Senior Design RIT September 2008  \u2013  February 2009  (6 months) Description of Senior Design Capstone Project: Development of Contact Cut Double Patterning \n \nProject allows for greater CD resolutions than what is optically capable on the Canon i-line photolithographic tool, as well as CD repeatability across the different contact layer filmstacks. A resist hardening aspect is also being incorporated in order to allow for one substrate etch (instead of two). Design aspects of the process include: \n(1) Lithography Based Process Simulations (using PROLITH software) \n(2) Photomask VLSI Design & Fabrication \n(3) Process Recipe & Parameter Design \n(4) Metrology Verification of CD / Resolution across the 8-wafer Designed Experiment 248nm KrF Optical Lithography Engineer Intel December 2006  \u2013  September 2008  (1 year 10 months) Critical dimension layer owner process engineer in the photolithography department, having direct ownership of the Back End of Line (BEOL) via and metal layers for Intel's Fab17 (130nm node factory). Responsible for monitoring/sustaining/improving CD integrity on various products as they move through the production line of the factory; specifically through the 248nm DUV scanner-exposure tools used in BEOL litho. Continually utilized experience in the 0.13um dual damascene Cu interconnect process through projects involving cross-functional teams (litho, etch, thin films, etc). Led a collaborative weekly meeting between litho and etch to review and target final in-line CDs after BEOL etch steps. Developed and led two process engineering global changes across the 200mm Intel factory network. Trained two replacement employees to take over for when I left. \n \nFirst internship: December 2006 - June 2007 (Fab17) \nSecond internship: November 2007 - September 2008 (Fab17) 248nm KrF Optical Lithography Engineer Intel December 2006  \u2013  September 2008  (1 year 10 months) Critical dimension layer owner process engineer in the photolithography department, having direct ownership of the Back End of Line (BEOL) via and metal layers for Intel's Fab17 (130nm node factory). Responsible for monitoring/sustaining/improving CD integrity on various products as they move through the production line of the factory; specifically through the 248nm DUV scanner-exposure tools used in BEOL litho. Continually utilized experience in the 0.13um dual damascene Cu interconnect process through projects involving cross-functional teams (litho, etch, thin films, etc). Led a collaborative weekly meeting between litho and etch to review and target final in-line CDs after BEOL etch steps. Developed and led two process engineering global changes across the 200mm Intel factory network. Trained two replacement employees to take over for when I left. \n \nFirst internship: December 2006 - June 2007 (Fab17) \nSecond internship: November 2007 - September 2008 (Fab17) Skills SQL Oracle SQL Developer JMP PROLITH Lithography... Optical Imaging Theory Semiconductor Device... Semiconductor... Semiconductor... Photolithography Semiconductors Design of Experiments Semiconductor Device Characterization Skills  SQL Oracle SQL Developer JMP PROLITH Lithography... Optical Imaging Theory Semiconductor Device... Semiconductor... Semiconductor... Photolithography Semiconductors Design of Experiments Semiconductor Device Characterization SQL Oracle SQL Developer JMP PROLITH Lithography... Optical Imaging Theory Semiconductor Device... Semiconductor... Semiconductor... Photolithography Semiconductors Design of Experiments Semiconductor Device Characterization SQL Oracle SQL Developer JMP PROLITH Lithography... Optical Imaging Theory Semiconductor Device... Semiconductor... Semiconductor... Photolithography Semiconductors Design of Experiments Semiconductor Device Characterization Education Arizona State University Master of Science (M.S.),  Materials Science 2012  \u2013 2015 Rochester Institute of Technology Bachelor of Science (B.S.),  Microelectronic Engineering , 3.73 2004  \u2013 2009 Final GPA: 3.734 \n \nThe microelectronic program is designed to give students the necessary background to be able to exceed in the field of integrated circuit and semiconductor manufacturing. Upon completion of the general mathematics, science, and introductory engineering courses, the five-year program then focuses on the specifics of IC manufacturing concepts and design, with coursework in thin films processes, device physics, VLSI design, and photolithography, culminating with a senior design capstone project to be executed during the student's fifth year. Activities and Societies:\u00a0 RIT Honors high school Arizona State University Master of Science (M.S.),  Materials Science 2012  \u2013 2015 Arizona State University Master of Science (M.S.),  Materials Science 2012  \u2013 2015 Arizona State University Master of Science (M.S.),  Materials Science 2012  \u2013 2015 Rochester Institute of Technology Bachelor of Science (B.S.),  Microelectronic Engineering , 3.73 2004  \u2013 2009 Final GPA: 3.734 \n \nThe microelectronic program is designed to give students the necessary background to be able to exceed in the field of integrated circuit and semiconductor manufacturing. Upon completion of the general mathematics, science, and introductory engineering courses, the five-year program then focuses on the specifics of IC manufacturing concepts and design, with coursework in thin films processes, device physics, VLSI design, and photolithography, culminating with a senior design capstone project to be executed during the student's fifth year. Activities and Societies:\u00a0 RIT Honors Rochester Institute of Technology Bachelor of Science (B.S.),  Microelectronic Engineering , 3.73 2004  \u2013 2009 Final GPA: 3.734 \n \nThe microelectronic program is designed to give students the necessary background to be able to exceed in the field of integrated circuit and semiconductor manufacturing. Upon completion of the general mathematics, science, and introductory engineering courses, the five-year program then focuses on the specifics of IC manufacturing concepts and design, with coursework in thin films processes, device physics, VLSI design, and photolithography, culminating with a senior design capstone project to be executed during the student's fifth year. Activities and Societies:\u00a0 RIT Honors Rochester Institute of Technology Bachelor of Science (B.S.),  Microelectronic Engineering , 3.73 2004  \u2013 2009 Final GPA: 3.734 \n \nThe microelectronic program is designed to give students the necessary background to be able to exceed in the field of integrated circuit and semiconductor manufacturing. Upon completion of the general mathematics, science, and introductory engineering courses, the five-year program then focuses on the specifics of IC manufacturing concepts and design, with coursework in thin films processes, device physics, VLSI design, and photolithography, culminating with a senior design capstone project to be executed during the student's fifth year. Activities and Societies:\u00a0 RIT Honors high school high school high school Honors & Awards Additional Honors & Awards 2008 SPIE Scholarship Recipient \nRIT Presidential Scholarship \nRIT Honors Scholarship Additional Honors & Awards 2008 SPIE Scholarship Recipient \nRIT Presidential Scholarship \nRIT Honors Scholarship Additional Honors & Awards 2008 SPIE Scholarship Recipient \nRIT Presidential Scholarship \nRIT Honors Scholarship Additional Honors & Awards 2008 SPIE Scholarship Recipient \nRIT Presidential Scholarship \nRIT Honors Scholarship ", "Experience Process TD Engineer Intel Corporation November 2013  \u2013 Present (1 year 10 months) Portland, Oregon Area Microfluidics Engineering Intern Intel Labs May 2013  \u2013  August 2013  (4 months) Santa Clara, CA Graduate Research Assistant Florida International University August 2010  \u2013  April 2013  (2 years 9 months) Miami/Fort Lauderdale Area Graduate Research Assistant The University of Akron August 2006  \u2013  February 2009  (2 years 7 months) Engineering Intern Sartorius India Pvt Ltd January 2006  \u2013  May 2006  (5 months) Design and Implementation of Semi-Automatic Fermentor System using programmable logic controller (PLC) to implement process control loops for sensors and actuators. Process TD Engineer Intel Corporation November 2013  \u2013 Present (1 year 10 months) Portland, Oregon Area Process TD Engineer Intel Corporation November 2013  \u2013 Present (1 year 10 months) Portland, Oregon Area Microfluidics Engineering Intern Intel Labs May 2013  \u2013  August 2013  (4 months) Santa Clara, CA Microfluidics Engineering Intern Intel Labs May 2013  \u2013  August 2013  (4 months) Santa Clara, CA Graduate Research Assistant Florida International University August 2010  \u2013  April 2013  (2 years 9 months) Miami/Fort Lauderdale Area Graduate Research Assistant Florida International University August 2010  \u2013  April 2013  (2 years 9 months) Miami/Fort Lauderdale Area Graduate Research Assistant The University of Akron August 2006  \u2013  February 2009  (2 years 7 months) Graduate Research Assistant The University of Akron August 2006  \u2013  February 2009  (2 years 7 months) Engineering Intern Sartorius India Pvt Ltd January 2006  \u2013  May 2006  (5 months) Design and Implementation of Semi-Automatic Fermentor System using programmable logic controller (PLC) to implement process control loops for sensors and actuators. Engineering Intern Sartorius India Pvt Ltd January 2006  \u2013  May 2006  (5 months) Design and Implementation of Semi-Automatic Fermentor System using programmable logic controller (PLC) to implement process control loops for sensors and actuators. Languages   Skills MEMS Microfabrication Microfluidics Sensors Nanotechnology Biomedical Engineering Scanning Electron... Photolithography R&D Nanomaterials AutoCAD Design of Experiments BioMEMS Biosensors Electrochemistry Semiconductors Plasma Etch See 2+ \u00a0 \u00a0 See less Skills  MEMS Microfabrication Microfluidics Sensors Nanotechnology Biomedical Engineering Scanning Electron... Photolithography R&D Nanomaterials AutoCAD Design of Experiments BioMEMS Biosensors Electrochemistry Semiconductors Plasma Etch See 2+ \u00a0 \u00a0 See less MEMS Microfabrication Microfluidics Sensors Nanotechnology Biomedical Engineering Scanning Electron... Photolithography R&D Nanomaterials AutoCAD Design of Experiments BioMEMS Biosensors Electrochemistry Semiconductors Plasma Etch See 2+ \u00a0 \u00a0 See less MEMS Microfabrication Microfluidics Sensors Nanotechnology Biomedical Engineering Scanning Electron... Photolithography R&D Nanomaterials AutoCAD Design of Experiments BioMEMS Biosensors Electrochemistry Semiconductors Plasma Etch See 2+ \u00a0 \u00a0 See less Education Florida International University Ph.D,  Electrical Engineering 2010  \u2013 2013 The University of Akron MS,  Mechanical Engineering (Bio-MEMS) 2006  \u2013 2009 Visvesvaraya Technological University BE,  Instrumentation Technology 2002  \u2013 2006 Activities and Societies:\u00a0 IEEE student member\nIIME - (Indian Institute of Mechanical Engineers) Florida International University Ph.D,  Electrical Engineering 2010  \u2013 2013 Florida International University Ph.D,  Electrical Engineering 2010  \u2013 2013 Florida International University Ph.D,  Electrical Engineering 2010  \u2013 2013 The University of Akron MS,  Mechanical Engineering (Bio-MEMS) 2006  \u2013 2009 The University of Akron MS,  Mechanical Engineering (Bio-MEMS) 2006  \u2013 2009 The University of Akron MS,  Mechanical Engineering (Bio-MEMS) 2006  \u2013 2009 Visvesvaraya Technological University BE,  Instrumentation Technology 2002  \u2013 2006 Activities and Societies:\u00a0 IEEE student member\nIIME - (Indian Institute of Mechanical Engineers) Visvesvaraya Technological University BE,  Instrumentation Technology 2002  \u2013 2006 Activities and Societies:\u00a0 IEEE student member\nIIME - (Indian Institute of Mechanical Engineers) Visvesvaraya Technological University BE,  Instrumentation Technology 2002  \u2013 2006 Activities and Societies:\u00a0 IEEE student member\nIIME - (Indian Institute of Mechanical Engineers) Honors & Awards ", "Languages Ukrainian Russian Ukrainian Russian Ukrainian Russian Skills Pspice Labview Signal Processing C++ Matlab C Simulations Machine Learning LaTeX Algorithms Simulink Skills  Pspice Labview Signal Processing C++ Matlab C Simulations Machine Learning LaTeX Algorithms Simulink Pspice Labview Signal Processing C++ Matlab C Simulations Machine Learning LaTeX Algorithms Simulink Pspice Labview Signal Processing C++ Matlab C Simulations Machine Learning LaTeX Algorithms Simulink ", "Skills Characterization PVD Semiconductors Thin Films Process Simulation Manufacturing Lithography Plasma Physics SPC Design of Experiments JMP Silicon Failure Analysis CVD Project Management Yield Metrology Process Integration Photolithography Semiconductor Industry Semiconductor Process IC Etching Plasma Etch See 9+ \u00a0 \u00a0 See less Skills  Characterization PVD Semiconductors Thin Films Process Simulation Manufacturing Lithography Plasma Physics SPC Design of Experiments JMP Silicon Failure Analysis CVD Project Management Yield Metrology Process Integration Photolithography Semiconductor Industry Semiconductor Process IC Etching Plasma Etch See 9+ \u00a0 \u00a0 See less Characterization PVD Semiconductors Thin Films Process Simulation Manufacturing Lithography Plasma Physics SPC Design of Experiments JMP Silicon Failure Analysis CVD Project Management Yield Metrology Process Integration Photolithography Semiconductor Industry Semiconductor Process IC Etching Plasma Etch See 9+ \u00a0 \u00a0 See less Characterization PVD Semiconductors Thin Films Process Simulation Manufacturing Lithography Plasma Physics SPC Design of Experiments JMP Silicon Failure Analysis CVD Project Management Yield Metrology Process Integration Photolithography Semiconductor Industry Semiconductor Process IC Etching Plasma Etch See 9+ \u00a0 \u00a0 See less ", "Summary Technical leader with extensive experience in high tech industry focused on technology development, process transfer, quality systems and yield improvement. \n \nSystematic problem solver with proven extensive record of CMOS R&D innovation including 30+ papers and 50+ Intel white papers, 5 US Patents. Experienced in partnering with diverse cross cultural teams, international partners to achieve world class results based on data analysis. \n \nSpecialties: \n14 and 22nm technology nodes * Kaizen facilitation * clean room fabrication process * process integration * new materials development * new process development * structured problem solving \nback end process issues * technical documentation * root cause identification \nshallow trench isolation * interconnects * program management * product management \ncustomer orientation * dielectrics * process optimization * technical leadership \nintellectual property * strategy * device performance * root cause analysis \nyield enhancement * strategic planning * module roadmap * defect reduction \ncommunication * excursion management * scrap reduction * yield analysis * barriers * sensors \nin-die magnetic inductors * TRIZ  \n \nEngineering data analysis: \nstatistical process control * run to run process control * design of experiments * matching \nrepeatability statistics * process capability * FMEA * JMP  \n \nThin film deposition: \nhigh density plasma deposition HDP * semiconductor equipment selection * metal organic * chemical vapor deposition CVD * RF * DC * magnetron sputtering PVD * inductively coupled plasma * equipment development * ion assisted deposition * ion implantation \n \nMaterials characterization techniques: \nsurface characterization (AES XPS SEM EDX TEM XRD FTR RBS, four point probe resistance, surface profiler, ellipsometry, thickness, uniformity  \nmagnetic metrology (MOKE Kerr VSM permeameter BHL) \nmechanical properties * stress * adhesion Summary Technical leader with extensive experience in high tech industry focused on technology development, process transfer, quality systems and yield improvement. \n \nSystematic problem solver with proven extensive record of CMOS R&D innovation including 30+ papers and 50+ Intel white papers, 5 US Patents. Experienced in partnering with diverse cross cultural teams, international partners to achieve world class results based on data analysis. \n \nSpecialties: \n14 and 22nm technology nodes * Kaizen facilitation * clean room fabrication process * process integration * new materials development * new process development * structured problem solving \nback end process issues * technical documentation * root cause identification \nshallow trench isolation * interconnects * program management * product management \ncustomer orientation * dielectrics * process optimization * technical leadership \nintellectual property * strategy * device performance * root cause analysis \nyield enhancement * strategic planning * module roadmap * defect reduction \ncommunication * excursion management * scrap reduction * yield analysis * barriers * sensors \nin-die magnetic inductors * TRIZ  \n \nEngineering data analysis: \nstatistical process control * run to run process control * design of experiments * matching \nrepeatability statistics * process capability * FMEA * JMP  \n \nThin film deposition: \nhigh density plasma deposition HDP * semiconductor equipment selection * metal organic * chemical vapor deposition CVD * RF * DC * magnetron sputtering PVD * inductively coupled plasma * equipment development * ion assisted deposition * ion implantation \n \nMaterials characterization techniques: \nsurface characterization (AES XPS SEM EDX TEM XRD FTR RBS, four point probe resistance, surface profiler, ellipsometry, thickness, uniformity  \nmagnetic metrology (MOKE Kerr VSM permeameter BHL) \nmechanical properties * stress * adhesion Technical leader with extensive experience in high tech industry focused on technology development, process transfer, quality systems and yield improvement. \n \nSystematic problem solver with proven extensive record of CMOS R&D innovation including 30+ papers and 50+ Intel white papers, 5 US Patents. Experienced in partnering with diverse cross cultural teams, international partners to achieve world class results based on data analysis. \n \nSpecialties: \n14 and 22nm technology nodes * Kaizen facilitation * clean room fabrication process * process integration * new materials development * new process development * structured problem solving \nback end process issues * technical documentation * root cause identification \nshallow trench isolation * interconnects * program management * product management \ncustomer orientation * dielectrics * process optimization * technical leadership \nintellectual property * strategy * device performance * root cause analysis \nyield enhancement * strategic planning * module roadmap * defect reduction \ncommunication * excursion management * scrap reduction * yield analysis * barriers * sensors \nin-die magnetic inductors * TRIZ  \n \nEngineering data analysis: \nstatistical process control * run to run process control * design of experiments * matching \nrepeatability statistics * process capability * FMEA * JMP  \n \nThin film deposition: \nhigh density plasma deposition HDP * semiconductor equipment selection * metal organic * chemical vapor deposition CVD * RF * DC * magnetron sputtering PVD * inductively coupled plasma * equipment development * ion assisted deposition * ion implantation \n \nMaterials characterization techniques: \nsurface characterization (AES XPS SEM EDX TEM XRD FTR RBS, four point probe resistance, surface profiler, ellipsometry, thickness, uniformity  \nmagnetic metrology (MOKE Kerr VSM permeameter BHL) \nmechanical properties * stress * adhesion Technical leader with extensive experience in high tech industry focused on technology development, process transfer, quality systems and yield improvement. \n \nSystematic problem solver with proven extensive record of CMOS R&D innovation including 30+ papers and 50+ Intel white papers, 5 US Patents. Experienced in partnering with diverse cross cultural teams, international partners to achieve world class results based on data analysis. \n \nSpecialties: \n14 and 22nm technology nodes * Kaizen facilitation * clean room fabrication process * process integration * new materials development * new process development * structured problem solving \nback end process issues * technical documentation * root cause identification \nshallow trench isolation * interconnects * program management * product management \ncustomer orientation * dielectrics * process optimization * technical leadership \nintellectual property * strategy * device performance * root cause analysis \nyield enhancement * strategic planning * module roadmap * defect reduction \ncommunication * excursion management * scrap reduction * yield analysis * barriers * sensors \nin-die magnetic inductors * TRIZ  \n \nEngineering data analysis: \nstatistical process control * run to run process control * design of experiments * matching \nrepeatability statistics * process capability * FMEA * JMP  \n \nThin film deposition: \nhigh density plasma deposition HDP * semiconductor equipment selection * metal organic * chemical vapor deposition CVD * RF * DC * magnetron sputtering PVD * inductively coupled plasma * equipment development * ion assisted deposition * ion implantation \n \nMaterials characterization techniques: \nsurface characterization (AES XPS SEM EDX TEM XRD FTR RBS, four point probe resistance, surface profiler, ellipsometry, thickness, uniformity  \nmagnetic metrology (MOKE Kerr VSM permeameter BHL) \nmechanical properties * stress * adhesion Experience Staff Process TD Engineer Intel Corporation January 2015  \u2013 Present (8 months) Hillsboro, OR Front end 14 and 22 nm nodes technology development. Staff Process Engineer: Thin Films Technologist - Responsibility 1 Intel Corporation 2007  \u2013  2015  (8 years) Hudson, MA Thin film technologist responsible for development, sustaining, lean manufacturing, and continuous improvement in 7x24 high volume manufacturing environment.  \nImplemented preventative maintenance changes to reduce defect related product yield fall out resulting in $1.2 revenue gain. Initiated and led slot signal working group, leveraged industry standards (end point detector) and scientific methods (Weibull analysis) as well after action reviews. \nExecuted wide range of engineering processes related to experiments design, recipe development, and particle reduction.  \nPerformed structured problem solving and Failure Mode and Effects Analysis to determine root cause for product failures; implemented corrective actions.  \nDirected, coached and mentored global multi-factory teams to address mission-critical tasks for on-time, on-budget project execution  Staff Process Engineer: Yield Analysis - Responsibility 2 Intel Corporation 2014  \u2013  2014  (less than a year) Hudson, MA Yield analysis and dispositioning of discrepant material. Influenced problem solving from each non-standard event with area owners to ensure proper documentation and drove corrective/preventative actions. \nApplied expertise in data extraction / analysis applications, including SQL and JMP.  \n \nCaptured 20 hr. weekly engineering time savings and drastic reduction of product hold time by streamlining dispositioning that assured proper device parameter review. Adjunct Professor: Academia Collaboration - Responsibility 3 Georgia Institute of Technology 2012  \u2013  2014  (2 years) Created content and taught graduate level Electrical and Computer Engineering elective Thin Films course. \nMade significant contributions to the success of the COE-Georgia Institute of Technology collaboration for the ECE Master's degree program for the benefit of Fab Sort Manufacturing employees. Staff PVD Process Development Engineer: New Product R&D - Responsibility 4 Intel Corporation 2012  \u2013  2014  (2 years) USA, Europe By working directly with vendor VP of Technology developed, transferred and qualified Thin Film PVD sputtering process technology and equipment for New Business Initiative focused on fabrication of novel non-traditional passive integrated components. Staff Process Engineer: College of Engineering Instructor - Responsibility 5 Intel Corporation 2008  \u2013  2014  (6 years) Hudson, MA Taught 7 courses to more than 150 students and has contributed more than 350 hours in course support. Actively engaged in building a qualified faculty base for these courses in Fab Sort Manufacturing sites and actively shared best known methods with his peers. Scored high as a teacher and educator. Sr. Process Engineer: Technical Leadership Intel Corporation 2004  \u2013  2007  (3 years) Hudson, MA Technology Process Change Control Review C-Chair responsible for statistically driven qualifications and flawless implementation of manufacturing process and/or equipment changes managed within factory quality system. \nPerformed technical risk review of process changes at Intel MA Process Change Control Board.  \nStreamlined process change control for four factory technology enabling quicker local reviews and decision making.  \nMentored white paper authors on problem solving, process changes, statistics, and process white paper writing. Sr. Process Engineer: Lean Manufacturing Intel Corporation 2001  \u2013  2007  (6 years) Hudson, MA Implemented the Toyota Production System philosophy into semi-conductor industry utilizing key lean tools such as Kaizen events, waste mapping, standardization of tasks, continuous improvements and Just-In-Time process optimization. Regular activities include the application of lean principles across numerous aspects of manufacturing, excursion response, new product introductions, training and sustaining. Sr. Process Development Engineer: Front end HDP Intel Corporation 2000  \u2013  2001  (1 year) Hillsborough, OR Championed technical leadership of High Density Plasma thin film deposition module as part of the Pentium\u00ae4 process transfer from Portland Technology Development to Hudson, MA, plant, including installation, qualification, and maintenance of four cluster tools during factory startup and ramp. Prepared and improved Intel-wide technical specifications, training instructions and standard operating procedures.  \n \nPrior to Intel job history: \nBall Semiconductor, Inc., Lead Engineer, 1998-2000 \nDesigned MO CVD equipment, developed, scaled up and ramped up pilot line for wearable MEMS prototypes.  \nCreated functional first-of-a-kind spherical MEMS RF ID device.  \n \nStructured Materials Industries, Inc., Lead Scientist, 1996-1998 \nDesigning equipment, running experiments, troubleshooting & maintenance of tool, characterization of films, ordering consumables, writing progress reports and making presentations to client. \nDemonstrated super-hard materials (carbon nitride, diamond like carbon) for tribological applications using negative ion carbon source.  \n \nUniversity of Connecticut, Storrs, CT, Visiting Scientist, 1994 \u2013 1995 \nEngineered yttrium ion implantation process for surface modification, reported results at Conferences.  \nImproved oxidation resistance of iron by 140% \n \nElectrotechnical Laboratory, Tsukuba, Japan, Visiting Scientist, 1993,1994 \nProduced and characterized superconducting NbN thin films for quantum junctions using ECR plasma. Staff Process TD Engineer Intel Corporation January 2015  \u2013 Present (8 months) Hillsboro, OR Front end 14 and 22 nm nodes technology development. Staff Process TD Engineer Intel Corporation January 2015  \u2013 Present (8 months) Hillsboro, OR Front end 14 and 22 nm nodes technology development. Staff Process Engineer: Thin Films Technologist - Responsibility 1 Intel Corporation 2007  \u2013  2015  (8 years) Hudson, MA Thin film technologist responsible for development, sustaining, lean manufacturing, and continuous improvement in 7x24 high volume manufacturing environment.  \nImplemented preventative maintenance changes to reduce defect related product yield fall out resulting in $1.2 revenue gain. Initiated and led slot signal working group, leveraged industry standards (end point detector) and scientific methods (Weibull analysis) as well after action reviews. \nExecuted wide range of engineering processes related to experiments design, recipe development, and particle reduction.  \nPerformed structured problem solving and Failure Mode and Effects Analysis to determine root cause for product failures; implemented corrective actions.  \nDirected, coached and mentored global multi-factory teams to address mission-critical tasks for on-time, on-budget project execution  Staff Process Engineer: Thin Films Technologist - Responsibility 1 Intel Corporation 2007  \u2013  2015  (8 years) Hudson, MA Thin film technologist responsible for development, sustaining, lean manufacturing, and continuous improvement in 7x24 high volume manufacturing environment.  \nImplemented preventative maintenance changes to reduce defect related product yield fall out resulting in $1.2 revenue gain. Initiated and led slot signal working group, leveraged industry standards (end point detector) and scientific methods (Weibull analysis) as well after action reviews. \nExecuted wide range of engineering processes related to experiments design, recipe development, and particle reduction.  \nPerformed structured problem solving and Failure Mode and Effects Analysis to determine root cause for product failures; implemented corrective actions.  \nDirected, coached and mentored global multi-factory teams to address mission-critical tasks for on-time, on-budget project execution  Staff Process Engineer: Yield Analysis - Responsibility 2 Intel Corporation 2014  \u2013  2014  (less than a year) Hudson, MA Yield analysis and dispositioning of discrepant material. Influenced problem solving from each non-standard event with area owners to ensure proper documentation and drove corrective/preventative actions. \nApplied expertise in data extraction / analysis applications, including SQL and JMP.  \n \nCaptured 20 hr. weekly engineering time savings and drastic reduction of product hold time by streamlining dispositioning that assured proper device parameter review. Staff Process Engineer: Yield Analysis - Responsibility 2 Intel Corporation 2014  \u2013  2014  (less than a year) Hudson, MA Yield analysis and dispositioning of discrepant material. Influenced problem solving from each non-standard event with area owners to ensure proper documentation and drove corrective/preventative actions. \nApplied expertise in data extraction / analysis applications, including SQL and JMP.  \n \nCaptured 20 hr. weekly engineering time savings and drastic reduction of product hold time by streamlining dispositioning that assured proper device parameter review. Adjunct Professor: Academia Collaboration - Responsibility 3 Georgia Institute of Technology 2012  \u2013  2014  (2 years) Created content and taught graduate level Electrical and Computer Engineering elective Thin Films course. \nMade significant contributions to the success of the COE-Georgia Institute of Technology collaboration for the ECE Master's degree program for the benefit of Fab Sort Manufacturing employees. Adjunct Professor: Academia Collaboration - Responsibility 3 Georgia Institute of Technology 2012  \u2013  2014  (2 years) Created content and taught graduate level Electrical and Computer Engineering elective Thin Films course. \nMade significant contributions to the success of the COE-Georgia Institute of Technology collaboration for the ECE Master's degree program for the benefit of Fab Sort Manufacturing employees. Staff PVD Process Development Engineer: New Product R&D - Responsibility 4 Intel Corporation 2012  \u2013  2014  (2 years) USA, Europe By working directly with vendor VP of Technology developed, transferred and qualified Thin Film PVD sputtering process technology and equipment for New Business Initiative focused on fabrication of novel non-traditional passive integrated components. Staff PVD Process Development Engineer: New Product R&D - Responsibility 4 Intel Corporation 2012  \u2013  2014  (2 years) USA, Europe By working directly with vendor VP of Technology developed, transferred and qualified Thin Film PVD sputtering process technology and equipment for New Business Initiative focused on fabrication of novel non-traditional passive integrated components. Staff Process Engineer: College of Engineering Instructor - Responsibility 5 Intel Corporation 2008  \u2013  2014  (6 years) Hudson, MA Taught 7 courses to more than 150 students and has contributed more than 350 hours in course support. Actively engaged in building a qualified faculty base for these courses in Fab Sort Manufacturing sites and actively shared best known methods with his peers. Scored high as a teacher and educator. Staff Process Engineer: College of Engineering Instructor - Responsibility 5 Intel Corporation 2008  \u2013  2014  (6 years) Hudson, MA Taught 7 courses to more than 150 students and has contributed more than 350 hours in course support. Actively engaged in building a qualified faculty base for these courses in Fab Sort Manufacturing sites and actively shared best known methods with his peers. Scored high as a teacher and educator. Sr. Process Engineer: Technical Leadership Intel Corporation 2004  \u2013  2007  (3 years) Hudson, MA Technology Process Change Control Review C-Chair responsible for statistically driven qualifications and flawless implementation of manufacturing process and/or equipment changes managed within factory quality system. \nPerformed technical risk review of process changes at Intel MA Process Change Control Board.  \nStreamlined process change control for four factory technology enabling quicker local reviews and decision making.  \nMentored white paper authors on problem solving, process changes, statistics, and process white paper writing. Sr. Process Engineer: Technical Leadership Intel Corporation 2004  \u2013  2007  (3 years) Hudson, MA Technology Process Change Control Review C-Chair responsible for statistically driven qualifications and flawless implementation of manufacturing process and/or equipment changes managed within factory quality system. \nPerformed technical risk review of process changes at Intel MA Process Change Control Board.  \nStreamlined process change control for four factory technology enabling quicker local reviews and decision making.  \nMentored white paper authors on problem solving, process changes, statistics, and process white paper writing. Sr. Process Engineer: Lean Manufacturing Intel Corporation 2001  \u2013  2007  (6 years) Hudson, MA Implemented the Toyota Production System philosophy into semi-conductor industry utilizing key lean tools such as Kaizen events, waste mapping, standardization of tasks, continuous improvements and Just-In-Time process optimization. Regular activities include the application of lean principles across numerous aspects of manufacturing, excursion response, new product introductions, training and sustaining. Sr. Process Engineer: Lean Manufacturing Intel Corporation 2001  \u2013  2007  (6 years) Hudson, MA Implemented the Toyota Production System philosophy into semi-conductor industry utilizing key lean tools such as Kaizen events, waste mapping, standardization of tasks, continuous improvements and Just-In-Time process optimization. Regular activities include the application of lean principles across numerous aspects of manufacturing, excursion response, new product introductions, training and sustaining. Sr. Process Development Engineer: Front end HDP Intel Corporation 2000  \u2013  2001  (1 year) Hillsborough, OR Championed technical leadership of High Density Plasma thin film deposition module as part of the Pentium\u00ae4 process transfer from Portland Technology Development to Hudson, MA, plant, including installation, qualification, and maintenance of four cluster tools during factory startup and ramp. Prepared and improved Intel-wide technical specifications, training instructions and standard operating procedures.  \n \nPrior to Intel job history: \nBall Semiconductor, Inc., Lead Engineer, 1998-2000 \nDesigned MO CVD equipment, developed, scaled up and ramped up pilot line for wearable MEMS prototypes.  \nCreated functional first-of-a-kind spherical MEMS RF ID device.  \n \nStructured Materials Industries, Inc., Lead Scientist, 1996-1998 \nDesigning equipment, running experiments, troubleshooting & maintenance of tool, characterization of films, ordering consumables, writing progress reports and making presentations to client. \nDemonstrated super-hard materials (carbon nitride, diamond like carbon) for tribological applications using negative ion carbon source.  \n \nUniversity of Connecticut, Storrs, CT, Visiting Scientist, 1994 \u2013 1995 \nEngineered yttrium ion implantation process for surface modification, reported results at Conferences.  \nImproved oxidation resistance of iron by 140% \n \nElectrotechnical Laboratory, Tsukuba, Japan, Visiting Scientist, 1993,1994 \nProduced and characterized superconducting NbN thin films for quantum junctions using ECR plasma. Sr. Process Development Engineer: Front end HDP Intel Corporation 2000  \u2013  2001  (1 year) Hillsborough, OR Championed technical leadership of High Density Plasma thin film deposition module as part of the Pentium\u00ae4 process transfer from Portland Technology Development to Hudson, MA, plant, including installation, qualification, and maintenance of four cluster tools during factory startup and ramp. Prepared and improved Intel-wide technical specifications, training instructions and standard operating procedures.  \n \nPrior to Intel job history: \nBall Semiconductor, Inc., Lead Engineer, 1998-2000 \nDesigned MO CVD equipment, developed, scaled up and ramped up pilot line for wearable MEMS prototypes.  \nCreated functional first-of-a-kind spherical MEMS RF ID device.  \n \nStructured Materials Industries, Inc., Lead Scientist, 1996-1998 \nDesigning equipment, running experiments, troubleshooting & maintenance of tool, characterization of films, ordering consumables, writing progress reports and making presentations to client. \nDemonstrated super-hard materials (carbon nitride, diamond like carbon) for tribological applications using negative ion carbon source.  \n \nUniversity of Connecticut, Storrs, CT, Visiting Scientist, 1994 \u2013 1995 \nEngineered yttrium ion implantation process for surface modification, reported results at Conferences.  \nImproved oxidation resistance of iron by 140% \n \nElectrotechnical Laboratory, Tsukuba, Japan, Visiting Scientist, 1993,1994 \nProduced and characterized superconducting NbN thin films for quantum junctions using ECR plasma. Languages Russian Native or bilingual proficiency Russian Native or bilingual proficiency Russian Native or bilingual proficiency Native or bilingual proficiency Skills Nanotechnology Engineering Management Process Integration CMOS Process Engineering JMP Materials Science Problem Solving Design of Experiments PVD CVD Metrology Data Analysis SPC Failure Analysis Characterization Silicon Yield Thin Films TRIZ Quality System IC Semiconductors Material... Electronics Sensors Optics Physics Manufacturing Photolithography Lithography Lean Manufacturing MEMS Engineering Cross-functional Team... Semiconductor Industry Simulations Six Sigma Continuous Improvement Process Simulation Management Sputtering Product Development FMEA Start-ups RF Process Improvement Kaizen Vacuum See 34+ \u00a0 \u00a0 See less Skills  Nanotechnology Engineering Management Process Integration CMOS Process Engineering JMP Materials Science Problem Solving Design of Experiments PVD CVD Metrology Data Analysis SPC Failure Analysis Characterization Silicon Yield Thin Films TRIZ Quality System IC Semiconductors Material... Electronics Sensors Optics Physics Manufacturing Photolithography Lithography Lean Manufacturing MEMS Engineering Cross-functional Team... Semiconductor Industry Simulations Six Sigma Continuous Improvement Process Simulation Management Sputtering Product Development FMEA Start-ups RF Process Improvement Kaizen Vacuum See 34+ \u00a0 \u00a0 See less Nanotechnology Engineering Management Process Integration CMOS Process Engineering JMP Materials Science Problem Solving Design of Experiments PVD CVD Metrology Data Analysis SPC Failure Analysis Characterization Silicon Yield Thin Films TRIZ Quality System IC Semiconductors Material... Electronics Sensors Optics Physics Manufacturing Photolithography Lithography Lean Manufacturing MEMS Engineering Cross-functional Team... Semiconductor Industry Simulations Six Sigma Continuous Improvement Process Simulation Management Sputtering Product Development FMEA Start-ups RF Process Improvement Kaizen Vacuum See 34+ \u00a0 \u00a0 See less Nanotechnology Engineering Management Process Integration CMOS Process Engineering JMP Materials Science Problem Solving Design of Experiments PVD CVD Metrology Data Analysis SPC Failure Analysis Characterization Silicon Yield Thin Films TRIZ Quality System IC Semiconductors Material... Electronics Sensors Optics Physics Manufacturing Photolithography Lithography Lean Manufacturing MEMS Engineering Cross-functional Team... Semiconductor Industry Simulations Six Sigma Continuous Improvement Process Simulation Management Sputtering Product Development FMEA Start-ups RF Process Improvement Kaizen Vacuum See 34+ \u00a0 \u00a0 See less Education Harvard University Certificate,  Business Administration and Management , General 2004  \u2013 2007 National University of Science and Technology \"MISIS\"\u00a0 (Moscow Institute of Steel and Alloys) Doctor of Philosophy (PhD),  Physics and Mathematics National University of Science and Technology \"MISIS\"\u00a0 (Moscow Institute of Steel and Alloys) Master of Science (M.S.),  Metallurgical Engineering Harvard University Certificate,  Business Administration and Management , General 2004  \u2013 2007 Harvard University Certificate,  Business Administration and Management , General 2004  \u2013 2007 Harvard University Certificate,  Business Administration and Management , General 2004  \u2013 2007 National University of Science and Technology \"MISIS\"\u00a0 (Moscow Institute of Steel and Alloys) Doctor of Philosophy (PhD),  Physics and Mathematics National University of Science and Technology \"MISIS\"\u00a0 (Moscow Institute of Steel and Alloys) Doctor of Philosophy (PhD),  Physics and Mathematics National University of Science and Technology \"MISIS\"\u00a0 (Moscow Institute of Steel and Alloys) Doctor of Philosophy (PhD),  Physics and Mathematics National University of Science and Technology \"MISIS\"\u00a0 (Moscow Institute of Steel and Alloys) Master of Science (M.S.),  Metallurgical Engineering National University of Science and Technology \"MISIS\"\u00a0 (Moscow Institute of Steel and Alloys) Master of Science (M.S.),  Metallurgical Engineering National University of Science and Technology \"MISIS\"\u00a0 (Moscow Institute of Steel and Alloys) Master of Science (M.S.),  Metallurgical Engineering Honors & Awards Excellence in Technical Leadership Advancement Through Education Intel - College of Engineering 2012 Excellence of faculty as educators: Chemical Science of Semiconductor Processing: Thin Films  Divisional Recognition Award Intel - Fab, Sort, Manufacturing 2010 Going above and beyond the call of duty to help build technical leadership development priorities for FSM through significant contributions as FSM College of Engineering faculty. Contributions to FSM not only meets the educational needs of engineers but helps extend manufacturing leadership of Intel.  Divisional Recognition Award Intel - Fab, Sort, Manufacturing 2008 Successful development, execution, and results in Process Change Control streamlining for the P86x VF.  FE/BE HDP Constraint Elimination Intel - RPM 2007 Removing HDP from list of factory constraints.  Intel TMG Excellence Award Intel - Technology Manufacturing Group 2006 VF project owner for enabling real time process \"sharing\".  Excellence in Technical Leadership Advancement Through Education Intel - College of Engineering 2012 Excellence of faculty as educators: Chemical Science of Semiconductor Processing: Thin Films  Excellence in Technical Leadership Advancement Through Education Intel - College of Engineering 2012 Excellence of faculty as educators: Chemical Science of Semiconductor Processing: Thin Films  Excellence in Technical Leadership Advancement Through Education Intel - College of Engineering 2012 Excellence of faculty as educators: Chemical Science of Semiconductor Processing: Thin Films  Divisional Recognition Award Intel - Fab, Sort, Manufacturing 2010 Going above and beyond the call of duty to help build technical leadership development priorities for FSM through significant contributions as FSM College of Engineering faculty. Contributions to FSM not only meets the educational needs of engineers but helps extend manufacturing leadership of Intel.  Divisional Recognition Award Intel - Fab, Sort, Manufacturing 2010 Going above and beyond the call of duty to help build technical leadership development priorities for FSM through significant contributions as FSM College of Engineering faculty. Contributions to FSM not only meets the educational needs of engineers but helps extend manufacturing leadership of Intel.  Divisional Recognition Award Intel - Fab, Sort, Manufacturing 2010 Going above and beyond the call of duty to help build technical leadership development priorities for FSM through significant contributions as FSM College of Engineering faculty. Contributions to FSM not only meets the educational needs of engineers but helps extend manufacturing leadership of Intel.  Divisional Recognition Award Intel - Fab, Sort, Manufacturing 2008 Successful development, execution, and results in Process Change Control streamlining for the P86x VF.  Divisional Recognition Award Intel - Fab, Sort, Manufacturing 2008 Successful development, execution, and results in Process Change Control streamlining for the P86x VF.  Divisional Recognition Award Intel - Fab, Sort, Manufacturing 2008 Successful development, execution, and results in Process Change Control streamlining for the P86x VF.  FE/BE HDP Constraint Elimination Intel - RPM 2007 Removing HDP from list of factory constraints.  FE/BE HDP Constraint Elimination Intel - RPM 2007 Removing HDP from list of factory constraints.  FE/BE HDP Constraint Elimination Intel - RPM 2007 Removing HDP from list of factory constraints.  Intel TMG Excellence Award Intel - Technology Manufacturing Group 2006 VF project owner for enabling real time process \"sharing\".  Intel TMG Excellence Award Intel - Technology Manufacturing Group 2006 VF project owner for enabling real time process \"sharing\".  Intel TMG Excellence Award Intel - Technology Manufacturing Group 2006 VF project owner for enabling real time process \"sharing\".  ", "Experience Process TD Engineer Intel Corporation December 2013  \u2013 Present (1 year 9 months) Hillsboro, OR Process TD Engineer Intel Corporation May 2012  \u2013  December 2013  (1 year 8 months) Albuquerque, New Mexico Area Graduate Research Assistant University of South Carolina August 2008  \u2013  March 2012  (3 years 8 months) Columbia, South Carolina Area - Achieved the \" Outstanding Graduate Research Assistant Award 2012\" by the Dept of EEE, USC.  \n- Got the most prestigious \"Graduate School Fellowship Award\" for the years 2008-2010 (Given to only one student among all the college of Engineering student) Graduate Research Assistant University of Waterloo July 2007  \u2013  August 2008  (1 year 2 months) Ontario, Canada \"International Doctoral Fellowship Award\" by the Graduate School, University of Waterloo Assistant Professor, Dept of EEE Bangladesh University of Engineering & Technology (BUET) April 2004  \u2013  August 2007  (3 years 5 months) Process TD Engineer Intel Corporation December 2013  \u2013 Present (1 year 9 months) Hillsboro, OR Process TD Engineer Intel Corporation December 2013  \u2013 Present (1 year 9 months) Hillsboro, OR Process TD Engineer Intel Corporation May 2012  \u2013  December 2013  (1 year 8 months) Albuquerque, New Mexico Area Process TD Engineer Intel Corporation May 2012  \u2013  December 2013  (1 year 8 months) Albuquerque, New Mexico Area Graduate Research Assistant University of South Carolina August 2008  \u2013  March 2012  (3 years 8 months) Columbia, South Carolina Area - Achieved the \" Outstanding Graduate Research Assistant Award 2012\" by the Dept of EEE, USC.  \n- Got the most prestigious \"Graduate School Fellowship Award\" for the years 2008-2010 (Given to only one student among all the college of Engineering student) Graduate Research Assistant University of South Carolina August 2008  \u2013  March 2012  (3 years 8 months) Columbia, South Carolina Area - Achieved the \" Outstanding Graduate Research Assistant Award 2012\" by the Dept of EEE, USC.  \n- Got the most prestigious \"Graduate School Fellowship Award\" for the years 2008-2010 (Given to only one student among all the college of Engineering student) Graduate Research Assistant University of Waterloo July 2007  \u2013  August 2008  (1 year 2 months) Ontario, Canada \"International Doctoral Fellowship Award\" by the Graduate School, University of Waterloo Graduate Research Assistant University of Waterloo July 2007  \u2013  August 2008  (1 year 2 months) Ontario, Canada \"International Doctoral Fellowship Award\" by the Graduate School, University of Waterloo Assistant Professor, Dept of EEE Bangladesh University of Engineering & Technology (BUET) April 2004  \u2013  August 2007  (3 years 5 months) Assistant Professor, Dept of EEE Bangladesh University of Engineering & Technology (BUET) April 2004  \u2013  August 2007  (3 years 5 months) Skills Sputtering HFSS Photolithography Agilent ADS AFM Pspice COMSOL PECVD Scanning Electron... Oxidation XRD Characterization XPS Matlab Labview Spectrum Analyzer Simulink LaTeX IR spectroscopy Simulation Nanomaterials ANSYS Microfabrication Raman Device Characterization Powder X-ray Diffraction TEM Thin Films MEMS Fortran Simulations Semiconductors Circuit Design Nanofabrication Nanotechnology Semiconductor Device SPICE PSpice See 23+ \u00a0 \u00a0 See less Skills  Sputtering HFSS Photolithography Agilent ADS AFM Pspice COMSOL PECVD Scanning Electron... Oxidation XRD Characterization XPS Matlab Labview Spectrum Analyzer Simulink LaTeX IR spectroscopy Simulation Nanomaterials ANSYS Microfabrication Raman Device Characterization Powder X-ray Diffraction TEM Thin Films MEMS Fortran Simulations Semiconductors Circuit Design Nanofabrication Nanotechnology Semiconductor Device SPICE PSpice See 23+ \u00a0 \u00a0 See less Sputtering HFSS Photolithography Agilent ADS AFM Pspice COMSOL PECVD Scanning Electron... Oxidation XRD Characterization XPS Matlab Labview Spectrum Analyzer Simulink LaTeX IR spectroscopy Simulation Nanomaterials ANSYS Microfabrication Raman Device Characterization Powder X-ray Diffraction TEM Thin Films MEMS Fortran Simulations Semiconductors Circuit Design Nanofabrication Nanotechnology Semiconductor Device SPICE PSpice See 23+ \u00a0 \u00a0 See less Sputtering HFSS Photolithography Agilent ADS AFM Pspice COMSOL PECVD Scanning Electron... Oxidation XRD Characterization XPS Matlab Labview Spectrum Analyzer Simulink LaTeX IR spectroscopy Simulation Nanomaterials ANSYS Microfabrication Raman Device Characterization Powder X-ray Diffraction TEM Thin Films MEMS Fortran Simulations Semiconductors Circuit Design Nanofabrication Nanotechnology Semiconductor Device SPICE PSpice See 23+ \u00a0 \u00a0 See less Education University of South Carolina-Columbia Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering , CGPA 4.0/4.0 (Awarded the prestigious \"Outstanding PhD Dissertation Award 2012\" 2008  \u2013 2012 Activities and Societies:\u00a0 Member IEEE University of Waterloo VLSI 2007  \u2013 2008 Bangladesh University of Engineering and Technology MSc,  Electrical and Electronics Engineering 2004  \u2013 2006 Bangladesh University of Engineering and Technology BSc,  Electrical and Electronics Engineering 1998  \u2013 2003 Secured the 2nd Highest CGPA (3.95/4.0) among the 140 Graduating student. University of South Carolina-Columbia Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering , CGPA 4.0/4.0 (Awarded the prestigious \"Outstanding PhD Dissertation Award 2012\" 2008  \u2013 2012 Activities and Societies:\u00a0 Member IEEE University of South Carolina-Columbia Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering , CGPA 4.0/4.0 (Awarded the prestigious \"Outstanding PhD Dissertation Award 2012\" 2008  \u2013 2012 Activities and Societies:\u00a0 Member IEEE University of South Carolina-Columbia Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering , CGPA 4.0/4.0 (Awarded the prestigious \"Outstanding PhD Dissertation Award 2012\" 2008  \u2013 2012 Activities and Societies:\u00a0 Member IEEE University of Waterloo VLSI 2007  \u2013 2008 University of Waterloo VLSI 2007  \u2013 2008 University of Waterloo VLSI 2007  \u2013 2008 Bangladesh University of Engineering and Technology MSc,  Electrical and Electronics Engineering 2004  \u2013 2006 Bangladesh University of Engineering and Technology MSc,  Electrical and Electronics Engineering 2004  \u2013 2006 Bangladesh University of Engineering and Technology MSc,  Electrical and Electronics Engineering 2004  \u2013 2006 Bangladesh University of Engineering and Technology BSc,  Electrical and Electronics Engineering 1998  \u2013 2003 Secured the 2nd Highest CGPA (3.95/4.0) among the 140 Graduating student. Bangladesh University of Engineering and Technology BSc,  Electrical and Electronics Engineering 1998  \u2013 2003 Secured the 2nd Highest CGPA (3.95/4.0) among the 140 Graduating student. Bangladesh University of Engineering and Technology BSc,  Electrical and Electronics Engineering 1998  \u2013 2003 Secured the 2nd Highest CGPA (3.95/4.0) among the 140 Graduating student. Honors & Awards Additional Honors & Awards Prestigious \" Outstanding PhD Dissertation Award 2012\" Awraded by Graduate School, University of South Carolina. \nOutstanding Graduate Research Assistant Award 2012, Dept of EE, USC \nPrestigious Graduate School fellowship award (USC) for the years 2008-2010 \nInternational Doctoral Fellowship (2007), University of Waterloo. \nDeans list for 4 years of Undergraduate study ( BSc in EEE) in BUET \nWorked as an Assistant Professor in EEE dept. of BUET during 2004-2007. (BUET is the country's the most prestigious academic institution) \nAwarded by Prime Minister of Bangladesh for outstanding performance in SSC/ \"O\" level (Secured the TOP position among 0.3 million student) and HSC level of study. \nSecured the 2nd best CGPA (3.95/4.00) in the undergraduate class of 139 EEE students.  \nSecured 2nd position (Among appx. 600000 students) in the country in SSC (O level) in the year 1995. Additional Honors & Awards Prestigious \" Outstanding PhD Dissertation Award 2012\" Awraded by Graduate School, University of South Carolina. \nOutstanding Graduate Research Assistant Award 2012, Dept of EE, USC \nPrestigious Graduate School fellowship award (USC) for the years 2008-2010 \nInternational Doctoral Fellowship (2007), University of Waterloo. \nDeans list for 4 years of Undergraduate study ( BSc in EEE) in BUET \nWorked as an Assistant Professor in EEE dept. of BUET during 2004-2007. (BUET is the country's the most prestigious academic institution) \nAwarded by Prime Minister of Bangladesh for outstanding performance in SSC/ \"O\" level (Secured the TOP position among 0.3 million student) and HSC level of study. \nSecured the 2nd best CGPA (3.95/4.00) in the undergraduate class of 139 EEE students.  \nSecured 2nd position (Among appx. 600000 students) in the country in SSC (O level) in the year 1995. Additional Honors & Awards Prestigious \" Outstanding PhD Dissertation Award 2012\" Awraded by Graduate School, University of South Carolina. \nOutstanding Graduate Research Assistant Award 2012, Dept of EE, USC \nPrestigious Graduate School fellowship award (USC) for the years 2008-2010 \nInternational Doctoral Fellowship (2007), University of Waterloo. \nDeans list for 4 years of Undergraduate study ( BSc in EEE) in BUET \nWorked as an Assistant Professor in EEE dept. of BUET during 2004-2007. (BUET is the country's the most prestigious academic institution) \nAwarded by Prime Minister of Bangladesh for outstanding performance in SSC/ \"O\" level (Secured the TOP position among 0.3 million student) and HSC level of study. \nSecured the 2nd best CGPA (3.95/4.00) in the undergraduate class of 139 EEE students.  \nSecured 2nd position (Among appx. 600000 students) in the country in SSC (O level) in the year 1995. Additional Honors & Awards Prestigious \" Outstanding PhD Dissertation Award 2012\" Awraded by Graduate School, University of South Carolina. \nOutstanding Graduate Research Assistant Award 2012, Dept of EE, USC \nPrestigious Graduate School fellowship award (USC) for the years 2008-2010 \nInternational Doctoral Fellowship (2007), University of Waterloo. \nDeans list for 4 years of Undergraduate study ( BSc in EEE) in BUET \nWorked as an Assistant Professor in EEE dept. of BUET during 2004-2007. (BUET is the country's the most prestigious academic institution) \nAwarded by Prime Minister of Bangladesh for outstanding performance in SSC/ \"O\" level (Secured the TOP position among 0.3 million student) and HSC level of study. \nSecured the 2nd best CGPA (3.95/4.00) in the undergraduate class of 139 EEE students.  \nSecured 2nd position (Among appx. 600000 students) in the country in SSC (O level) in the year 1995. ", "Summary Summary of experiences:  \n\u2022 Expert in design and simulation using optical/electrical engineering design tools.  \n\u2022 4+ years of working experience in class 100 clean room to fabricate nano-scale devices.  \n\u2022 Proficient in characterization, measurement, testing, and data acquisition/processing/analysis. \n\u2022 Professional, flexible, creative, team player and service-oriented. \n \nComputer skills:  \n\u2022 RSoft, COMSOL, HFSS, Lumerical FDTD, Zemax  \n\u2022 Cadence, PSPICE, OrCAD \n\u2022 JMP, SPC, DOE, XLSTAT,Origin \n\u2022 MATLAB/Simulink, Labview, C/C++, Verilog-A, VHDL, Assembly, SQL, Unix/Linux \n\u2022 Word, Visio, PowerPoint, Excel \n \nSemiconductor Processing: \n\u2022 Lithography: Photolithography, laser interferometric lithography, E-beam lithography \n\u2022 Thin film deposition: sputtering, e-beam evaporation, and PECVD \n\u2022 Etching & Cleaning: RIE, ICP, FIB, wet etching, lift-off, CMP, substrate cleaning \n\u2022 Others: diffusion/oxidation furnaces, RTA chambers, wire bonding \n \nDevice Characterization & Testing: \n\u2022 Profilometer, Ellipsometer, AFM and SEM, XRD, XPS \n\u2022 OSA/ESA, BERT, DCA, VNA, VOM, OTDR, Oscilloscope, Function generator, Logic analyzer, network analyzer  \n \nSpecialties:  \n\u2022 Diffraction gratings, guided-mode resonance devices, displays,silicon photonics, photonic integrated circuits, opto-electronics, fiber-optics, optical components and systems, optical sensors. \n\u2022 MOSFET, Semiconductor processing, design/simulation, testing/characterization, data analysis \n\u2022 Analog ICs, switching regulators, power electronics. \n \nFull list of publications on google scholar:  \nhttp://scholar.google.com/citations?user=JDZGYEgAAAAJ&hl=en Summary Summary of experiences:  \n\u2022 Expert in design and simulation using optical/electrical engineering design tools.  \n\u2022 4+ years of working experience in class 100 clean room to fabricate nano-scale devices.  \n\u2022 Proficient in characterization, measurement, testing, and data acquisition/processing/analysis. \n\u2022 Professional, flexible, creative, team player and service-oriented. \n \nComputer skills:  \n\u2022 RSoft, COMSOL, HFSS, Lumerical FDTD, Zemax  \n\u2022 Cadence, PSPICE, OrCAD \n\u2022 JMP, SPC, DOE, XLSTAT,Origin \n\u2022 MATLAB/Simulink, Labview, C/C++, Verilog-A, VHDL, Assembly, SQL, Unix/Linux \n\u2022 Word, Visio, PowerPoint, Excel \n \nSemiconductor Processing: \n\u2022 Lithography: Photolithography, laser interferometric lithography, E-beam lithography \n\u2022 Thin film deposition: sputtering, e-beam evaporation, and PECVD \n\u2022 Etching & Cleaning: RIE, ICP, FIB, wet etching, lift-off, CMP, substrate cleaning \n\u2022 Others: diffusion/oxidation furnaces, RTA chambers, wire bonding \n \nDevice Characterization & Testing: \n\u2022 Profilometer, Ellipsometer, AFM and SEM, XRD, XPS \n\u2022 OSA/ESA, BERT, DCA, VNA, VOM, OTDR, Oscilloscope, Function generator, Logic analyzer, network analyzer  \n \nSpecialties:  \n\u2022 Diffraction gratings, guided-mode resonance devices, displays,silicon photonics, photonic integrated circuits, opto-electronics, fiber-optics, optical components and systems, optical sensors. \n\u2022 MOSFET, Semiconductor processing, design/simulation, testing/characterization, data analysis \n\u2022 Analog ICs, switching regulators, power electronics. \n \nFull list of publications on google scholar:  \nhttp://scholar.google.com/citations?user=JDZGYEgAAAAJ&hl=en Summary of experiences:  \n\u2022 Expert in design and simulation using optical/electrical engineering design tools.  \n\u2022 4+ years of working experience in class 100 clean room to fabricate nano-scale devices.  \n\u2022 Proficient in characterization, measurement, testing, and data acquisition/processing/analysis. \n\u2022 Professional, flexible, creative, team player and service-oriented. \n \nComputer skills:  \n\u2022 RSoft, COMSOL, HFSS, Lumerical FDTD, Zemax  \n\u2022 Cadence, PSPICE, OrCAD \n\u2022 JMP, SPC, DOE, XLSTAT,Origin \n\u2022 MATLAB/Simulink, Labview, C/C++, Verilog-A, VHDL, Assembly, SQL, Unix/Linux \n\u2022 Word, Visio, PowerPoint, Excel \n \nSemiconductor Processing: \n\u2022 Lithography: Photolithography, laser interferometric lithography, E-beam lithography \n\u2022 Thin film deposition: sputtering, e-beam evaporation, and PECVD \n\u2022 Etching & Cleaning: RIE, ICP, FIB, wet etching, lift-off, CMP, substrate cleaning \n\u2022 Others: diffusion/oxidation furnaces, RTA chambers, wire bonding \n \nDevice Characterization & Testing: \n\u2022 Profilometer, Ellipsometer, AFM and SEM, XRD, XPS \n\u2022 OSA/ESA, BERT, DCA, VNA, VOM, OTDR, Oscilloscope, Function generator, Logic analyzer, network analyzer  \n \nSpecialties:  \n\u2022 Diffraction gratings, guided-mode resonance devices, displays,silicon photonics, photonic integrated circuits, opto-electronics, fiber-optics, optical components and systems, optical sensors. \n\u2022 MOSFET, Semiconductor processing, design/simulation, testing/characterization, data analysis \n\u2022 Analog ICs, switching regulators, power electronics. \n \nFull list of publications on google scholar:  \nhttp://scholar.google.com/citations?user=JDZGYEgAAAAJ&hl=en Summary of experiences:  \n\u2022 Expert in design and simulation using optical/electrical engineering design tools.  \n\u2022 4+ years of working experience in class 100 clean room to fabricate nano-scale devices.  \n\u2022 Proficient in characterization, measurement, testing, and data acquisition/processing/analysis. \n\u2022 Professional, flexible, creative, team player and service-oriented. \n \nComputer skills:  \n\u2022 RSoft, COMSOL, HFSS, Lumerical FDTD, Zemax  \n\u2022 Cadence, PSPICE, OrCAD \n\u2022 JMP, SPC, DOE, XLSTAT,Origin \n\u2022 MATLAB/Simulink, Labview, C/C++, Verilog-A, VHDL, Assembly, SQL, Unix/Linux \n\u2022 Word, Visio, PowerPoint, Excel \n \nSemiconductor Processing: \n\u2022 Lithography: Photolithography, laser interferometric lithography, E-beam lithography \n\u2022 Thin film deposition: sputtering, e-beam evaporation, and PECVD \n\u2022 Etching & Cleaning: RIE, ICP, FIB, wet etching, lift-off, CMP, substrate cleaning \n\u2022 Others: diffusion/oxidation furnaces, RTA chambers, wire bonding \n \nDevice Characterization & Testing: \n\u2022 Profilometer, Ellipsometer, AFM and SEM, XRD, XPS \n\u2022 OSA/ESA, BERT, DCA, VNA, VOM, OTDR, Oscilloscope, Function generator, Logic analyzer, network analyzer  \n \nSpecialties:  \n\u2022 Diffraction gratings, guided-mode resonance devices, displays,silicon photonics, photonic integrated circuits, opto-electronics, fiber-optics, optical components and systems, optical sensors. \n\u2022 MOSFET, Semiconductor processing, design/simulation, testing/characterization, data analysis \n\u2022 Analog ICs, switching regulators, power electronics. \n \nFull list of publications on google scholar:  \nhttp://scholar.google.com/citations?user=JDZGYEgAAAAJ&hl=en Experience Process TD Engineer Intel Corporation September 2014  \u2013 Present (1 year) Hillsboro, Oregon Research Associate University of Texas at Arlington 2009  \u2013  September 2014  (5 years) arlington, texas \u2022\tDesigned and fabricated highly efficient (>95%) tunable color filters and color filter array. \n\u2022\tDesigned and fabricated electrically controlled thermo-optic tunable filters. \n\u2022\tFabricated a broadband (360 nm: 1450:1860 nm) Rayleigh reflector using a-Si. \n\u2022\tDeveloped LabVIEW programmed automated test setup for optical spectral measurement. Design Engineering Intern Texas Instruments May 2013  \u2013  August 2013  (4 months) \u2022\tDesigned silicon waveguide and grating coupler for silicon photonics project.  \n\u2022\tDeveloped platform to simulate opto-electronic integrated circuits (OEIC). \n\u2022\tWorked with the design of optical transceiver using silicon photonis. Lecturer and Assistant Professor Bangladesh University of Engineering & Technology February 2006  \u2013  August 2009  (3 years 7 months) bangladesh Conducted theory and laboratory courses of undergraduate electrical engineering students. Supervised different electrical engineering projects. \nPrepared different laboratory experiments.  \nPerformed Testing and consultancy service for different industries. \n \nTo see a complete list of courses taught please visit the following link:  \nhttp://teacher.buet.ac.bd/jalaluddin/courses.htm Graduate Researcher (M. Sc. thesis) Bangladesh University of Engineering & Technology April 2004  \u2013  February 2008  (3 years 11 months) \u2022\tAnalyzed network performance for in-band and inter-band crosstalk in a WDM network using MATLAB.  \n\u2022\tDesigned photonic crystal fibers for low chromatic dispersion and confinement loss using COMSOL. Lecturer Ahsanullah University of Science & Technology April 2004  \u2013  February 2006  (1 year 11 months) Bangladesh Taught undergraduate electrical engineering theory and laboratory courses. Supervised various undergraduate electrical engineering projects. Undergraduate Researcher (B. Sc. thesis) Bangladesh University of Engineering & Technology January 2003  \u2013  February 2004  (1 year 2 months) \u2022\tDeveloped a PC based ECG machine. A data acquisition card is used to collect ECG signal.  \n\u2022\tC programming is used to program the card and display the signal. Process TD Engineer Intel Corporation September 2014  \u2013 Present (1 year) Hillsboro, Oregon Process TD Engineer Intel Corporation September 2014  \u2013 Present (1 year) Hillsboro, Oregon Research Associate University of Texas at Arlington 2009  \u2013  September 2014  (5 years) arlington, texas \u2022\tDesigned and fabricated highly efficient (>95%) tunable color filters and color filter array. \n\u2022\tDesigned and fabricated electrically controlled thermo-optic tunable filters. \n\u2022\tFabricated a broadband (360 nm: 1450:1860 nm) Rayleigh reflector using a-Si. \n\u2022\tDeveloped LabVIEW programmed automated test setup for optical spectral measurement. Research Associate University of Texas at Arlington 2009  \u2013  September 2014  (5 years) arlington, texas \u2022\tDesigned and fabricated highly efficient (>95%) tunable color filters and color filter array. \n\u2022\tDesigned and fabricated electrically controlled thermo-optic tunable filters. \n\u2022\tFabricated a broadband (360 nm: 1450:1860 nm) Rayleigh reflector using a-Si. \n\u2022\tDeveloped LabVIEW programmed automated test setup for optical spectral measurement. Design Engineering Intern Texas Instruments May 2013  \u2013  August 2013  (4 months) \u2022\tDesigned silicon waveguide and grating coupler for silicon photonics project.  \n\u2022\tDeveloped platform to simulate opto-electronic integrated circuits (OEIC). \n\u2022\tWorked with the design of optical transceiver using silicon photonis. Design Engineering Intern Texas Instruments May 2013  \u2013  August 2013  (4 months) \u2022\tDesigned silicon waveguide and grating coupler for silicon photonics project.  \n\u2022\tDeveloped platform to simulate opto-electronic integrated circuits (OEIC). \n\u2022\tWorked with the design of optical transceiver using silicon photonis. Lecturer and Assistant Professor Bangladesh University of Engineering & Technology February 2006  \u2013  August 2009  (3 years 7 months) bangladesh Conducted theory and laboratory courses of undergraduate electrical engineering students. Supervised different electrical engineering projects. \nPrepared different laboratory experiments.  \nPerformed Testing and consultancy service for different industries. \n \nTo see a complete list of courses taught please visit the following link:  \nhttp://teacher.buet.ac.bd/jalaluddin/courses.htm Lecturer and Assistant Professor Bangladesh University of Engineering & Technology February 2006  \u2013  August 2009  (3 years 7 months) bangladesh Conducted theory and laboratory courses of undergraduate electrical engineering students. Supervised different electrical engineering projects. \nPrepared different laboratory experiments.  \nPerformed Testing and consultancy service for different industries. \n \nTo see a complete list of courses taught please visit the following link:  \nhttp://teacher.buet.ac.bd/jalaluddin/courses.htm Graduate Researcher (M. Sc. thesis) Bangladesh University of Engineering & Technology April 2004  \u2013  February 2008  (3 years 11 months) \u2022\tAnalyzed network performance for in-band and inter-band crosstalk in a WDM network using MATLAB.  \n\u2022\tDesigned photonic crystal fibers for low chromatic dispersion and confinement loss using COMSOL. Graduate Researcher (M. Sc. thesis) Bangladesh University of Engineering & Technology April 2004  \u2013  February 2008  (3 years 11 months) \u2022\tAnalyzed network performance for in-band and inter-band crosstalk in a WDM network using MATLAB.  \n\u2022\tDesigned photonic crystal fibers for low chromatic dispersion and confinement loss using COMSOL. Lecturer Ahsanullah University of Science & Technology April 2004  \u2013  February 2006  (1 year 11 months) Bangladesh Taught undergraduate electrical engineering theory and laboratory courses. Supervised various undergraduate electrical engineering projects. Lecturer Ahsanullah University of Science & Technology April 2004  \u2013  February 2006  (1 year 11 months) Bangladesh Taught undergraduate electrical engineering theory and laboratory courses. Supervised various undergraduate electrical engineering projects. Undergraduate Researcher (B. Sc. thesis) Bangladesh University of Engineering & Technology January 2003  \u2013  February 2004  (1 year 2 months) \u2022\tDeveloped a PC based ECG machine. A data acquisition card is used to collect ECG signal.  \n\u2022\tC programming is used to program the card and display the signal. Undergraduate Researcher (B. Sc. thesis) Bangladesh University of Engineering & Technology January 2003  \u2013  February 2004  (1 year 2 months) \u2022\tDeveloped a PC based ECG machine. A data acquisition card is used to collect ECG signal.  \n\u2022\tC programming is used to program the card and display the signal. Skills Matlab AFM Lithography Pspice Thin Films Electrical Engineering PECVD COMSOL Photolithography Optics Microcontrollers Cadence Virtuoso Sputtering Nanotechnology Microfabrication RSoft Silicon Photonics Cadence Spectre Analog Circuit Design Verilog-A ANSYS E-beam Evaporation Sputter Deposition DRIE RIE SEM Spectrum Analyzer OrCAD Capture CIS Simulink VHDL Verilog Quartus LaTeX Laser Semiconductor Device Semiconductor... C++ FPGA FDTD Wireless Fiber Optics OriginLab Ellipsometry Nanofabrication Device Characterization Circuit Design Programming Labview Power Electronics See 34+ \u00a0 \u00a0 See less Skills  Matlab AFM Lithography Pspice Thin Films Electrical Engineering PECVD COMSOL Photolithography Optics Microcontrollers Cadence Virtuoso Sputtering Nanotechnology Microfabrication RSoft Silicon Photonics Cadence Spectre Analog Circuit Design Verilog-A ANSYS E-beam Evaporation Sputter Deposition DRIE RIE SEM Spectrum Analyzer OrCAD Capture CIS Simulink VHDL Verilog Quartus LaTeX Laser Semiconductor Device Semiconductor... C++ FPGA FDTD Wireless Fiber Optics OriginLab Ellipsometry Nanofabrication Device Characterization Circuit Design Programming Labview Power Electronics See 34+ \u00a0 \u00a0 See less Matlab AFM Lithography Pspice Thin Films Electrical Engineering PECVD COMSOL Photolithography Optics Microcontrollers Cadence Virtuoso Sputtering Nanotechnology Microfabrication RSoft Silicon Photonics Cadence Spectre Analog Circuit Design Verilog-A ANSYS E-beam Evaporation Sputter Deposition DRIE RIE SEM Spectrum Analyzer OrCAD Capture CIS Simulink VHDL Verilog Quartus LaTeX Laser Semiconductor Device Semiconductor... C++ FPGA FDTD Wireless Fiber Optics OriginLab Ellipsometry Nanofabrication Device Characterization Circuit Design Programming Labview Power Electronics See 34+ \u00a0 \u00a0 See less Matlab AFM Lithography Pspice Thin Films Electrical Engineering PECVD COMSOL Photolithography Optics Microcontrollers Cadence Virtuoso Sputtering Nanotechnology Microfabrication RSoft Silicon Photonics Cadence Spectre Analog Circuit Design Verilog-A ANSYS E-beam Evaporation Sputter Deposition DRIE RIE SEM Spectrum Analyzer OrCAD Capture CIS Simulink VHDL Verilog Quartus LaTeX Laser Semiconductor Device Semiconductor... C++ FPGA FDTD Wireless Fiber Optics OriginLab Ellipsometry Nanofabrication Device Characterization Circuit Design Programming Labview Power Electronics See 34+ \u00a0 \u00a0 See less Education The University of Texas at Arlington Doctor of Philosophy (Ph.D.),  Nanotechnology ,  Nanophotonics and Optics , 4.0 2009  \u2013 2013 Bangladesh University of Engineering and Technology Master of Science (M.Sc.),  Fiber Optics Communication , 4.0 2004  \u2013 2008 Bangladesh University of Engineering and Technology Bachelor of Science (B.Sc.),  Electrical and Electronics Engineering , 3.87 1998  \u2013 2004 The University of Texas at Arlington Doctor of Philosophy (Ph.D.),  Nanotechnology ,  Nanophotonics and Optics , 4.0 2009  \u2013 2013 The University of Texas at Arlington Doctor of Philosophy (Ph.D.),  Nanotechnology ,  Nanophotonics and Optics , 4.0 2009  \u2013 2013 The University of Texas at Arlington Doctor of Philosophy (Ph.D.),  Nanotechnology ,  Nanophotonics and Optics , 4.0 2009  \u2013 2013 Bangladesh University of Engineering and Technology Master of Science (M.Sc.),  Fiber Optics Communication , 4.0 2004  \u2013 2008 Bangladesh University of Engineering and Technology Master of Science (M.Sc.),  Fiber Optics Communication , 4.0 2004  \u2013 2008 Bangladesh University of Engineering and Technology Master of Science (M.Sc.),  Fiber Optics Communication , 4.0 2004  \u2013 2008 Bangladesh University of Engineering and Technology Bachelor of Science (B.Sc.),  Electrical and Electronics Engineering , 3.87 1998  \u2013 2004 Bangladesh University of Engineering and Technology Bachelor of Science (B.Sc.),  Electrical and Electronics Engineering , 3.87 1998  \u2013 2004 Bangladesh University of Engineering and Technology Bachelor of Science (B.Sc.),  Electrical and Electronics Engineering , 3.87 1998  \u2013 2004 ", "Experience Process TD Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Chandler, AZ Mechanical Engineering Intern Rockford Corporation May 2012  \u2013  July 2013  (1 year 3 months) Tempe, AZ Business Support Group Wells Fargo Home Mortgage July 2010  \u2013  April 2011  (10 months) Process TD Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Chandler, AZ Process TD Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Chandler, AZ Mechanical Engineering Intern Rockford Corporation May 2012  \u2013  July 2013  (1 year 3 months) Tempe, AZ Mechanical Engineering Intern Rockford Corporation May 2012  \u2013  July 2013  (1 year 3 months) Tempe, AZ Business Support Group Wells Fargo Home Mortgage July 2010  \u2013  April 2011  (10 months) Business Support Group Wells Fargo Home Mortgage July 2010  \u2013  April 2011  (10 months) Languages Spanish Spanish Spanish Skills Design of Experiments Metrology Qualification Process Engineering Lean Manufacturing Six Sigma Process Control Manufacturing Product Development Testing Engineering Electronics Skills  Design of Experiments Metrology Qualification Process Engineering Lean Manufacturing Six Sigma Process Control Manufacturing Product Development Testing Engineering Electronics Design of Experiments Metrology Qualification Process Engineering Lean Manufacturing Six Sigma Process Control Manufacturing Product Development Testing Engineering Electronics Design of Experiments Metrology Qualification Process Engineering Lean Manufacturing Six Sigma Process Control Manufacturing Product Development Testing Engineering Electronics Education Arizona State University Bachelor's degree,  Mechanical Engineering 2007  \u2013 2013 Arizona State University Bachelor's degree,  Mechanical Engineering 2007  \u2013 2013 Arizona State University Bachelor's degree,  Mechanical Engineering 2007  \u2013 2013 Arizona State University Bachelor's degree,  Mechanical Engineering 2007  \u2013 2013 ", "Summary Monirul is a young Engineering Professional with experience in both R&D products development and High Volume Manufacturing. Currently, He is working as Process TD engineer at Intel Corporation for future technology development. He has wide range of experience including Si-based process technology development through defect analysis/reduction and yield improvement, III-Nitride (GaN, AlGaN) electronic and optoelectronic process/product development. His expertise/specialties are- \n\u2022 R&D products development and high volume manufacturing. \n\u2022 Critical process development, Defect analysis & reduction, Process integration, Yield analysis and improvement. \n\u2022 Proven record of BE process development/yield improvement for SRAM, Ivy Bridge/Haswell and SoC products through process sustaining and excursion response, defect analysis/reduction, skew experiment/data analysis, and quality control. \n\u2022 Expert in JUMP, GAJT, SPC, DOE, AutoCAD, COMSOL Multi-Physics, Device fabrication (photolithography, Thin-film deposition, plasma etching), Electrical and Optical characterization of LED and transistor. \n\u2022 Expert in III-Nitride (GaN-based) electronic and optoelectronic device fabrication and characterization.  \n\u2022 Expert in handling multiple projects, multi-tasking even in highly stressful/fast-moving working environment. \n\u2022 Technology transfer, Engineering support to virtual factories worldwide \n \nKEY RESEARCH ACCOMPLISHMENTS:  \n \n\uf0d8 First vertical conduction deep UVLED on AlN buffer layer \n \n\uf0d8 Crack-free LLO process development for III-nitride thin film seperation and integration \n \n\uf0d8 High power large area AlGaN based deep UV LED lamp \n \n\uf0d8 Improved thermal management for deep UV LEDs \n \n\uf0d8 First high frequency double recessed gate InGaN channel MOSHFET \n \n\uf0d8 Sub-micron and recessed gate MOSHFET process development Summary Monirul is a young Engineering Professional with experience in both R&D products development and High Volume Manufacturing. Currently, He is working as Process TD engineer at Intel Corporation for future technology development. He has wide range of experience including Si-based process technology development through defect analysis/reduction and yield improvement, III-Nitride (GaN, AlGaN) electronic and optoelectronic process/product development. His expertise/specialties are- \n\u2022 R&D products development and high volume manufacturing. \n\u2022 Critical process development, Defect analysis & reduction, Process integration, Yield analysis and improvement. \n\u2022 Proven record of BE process development/yield improvement for SRAM, Ivy Bridge/Haswell and SoC products through process sustaining and excursion response, defect analysis/reduction, skew experiment/data analysis, and quality control. \n\u2022 Expert in JUMP, GAJT, SPC, DOE, AutoCAD, COMSOL Multi-Physics, Device fabrication (photolithography, Thin-film deposition, plasma etching), Electrical and Optical characterization of LED and transistor. \n\u2022 Expert in III-Nitride (GaN-based) electronic and optoelectronic device fabrication and characterization.  \n\u2022 Expert in handling multiple projects, multi-tasking even in highly stressful/fast-moving working environment. \n\u2022 Technology transfer, Engineering support to virtual factories worldwide \n \nKEY RESEARCH ACCOMPLISHMENTS:  \n \n\uf0d8 First vertical conduction deep UVLED on AlN buffer layer \n \n\uf0d8 Crack-free LLO process development for III-nitride thin film seperation and integration \n \n\uf0d8 High power large area AlGaN based deep UV LED lamp \n \n\uf0d8 Improved thermal management for deep UV LEDs \n \n\uf0d8 First high frequency double recessed gate InGaN channel MOSHFET \n \n\uf0d8 Sub-micron and recessed gate MOSHFET process development Monirul is a young Engineering Professional with experience in both R&D products development and High Volume Manufacturing. Currently, He is working as Process TD engineer at Intel Corporation for future technology development. He has wide range of experience including Si-based process technology development through defect analysis/reduction and yield improvement, III-Nitride (GaN, AlGaN) electronic and optoelectronic process/product development. His expertise/specialties are- \n\u2022 R&D products development and high volume manufacturing. \n\u2022 Critical process development, Defect analysis & reduction, Process integration, Yield analysis and improvement. \n\u2022 Proven record of BE process development/yield improvement for SRAM, Ivy Bridge/Haswell and SoC products through process sustaining and excursion response, defect analysis/reduction, skew experiment/data analysis, and quality control. \n\u2022 Expert in JUMP, GAJT, SPC, DOE, AutoCAD, COMSOL Multi-Physics, Device fabrication (photolithography, Thin-film deposition, plasma etching), Electrical and Optical characterization of LED and transistor. \n\u2022 Expert in III-Nitride (GaN-based) electronic and optoelectronic device fabrication and characterization.  \n\u2022 Expert in handling multiple projects, multi-tasking even in highly stressful/fast-moving working environment. \n\u2022 Technology transfer, Engineering support to virtual factories worldwide \n \nKEY RESEARCH ACCOMPLISHMENTS:  \n \n\uf0d8 First vertical conduction deep UVLED on AlN buffer layer \n \n\uf0d8 Crack-free LLO process development for III-nitride thin film seperation and integration \n \n\uf0d8 High power large area AlGaN based deep UV LED lamp \n \n\uf0d8 Improved thermal management for deep UV LEDs \n \n\uf0d8 First high frequency double recessed gate InGaN channel MOSHFET \n \n\uf0d8 Sub-micron and recessed gate MOSHFET process development Monirul is a young Engineering Professional with experience in both R&D products development and High Volume Manufacturing. Currently, He is working as Process TD engineer at Intel Corporation for future technology development. He has wide range of experience including Si-based process technology development through defect analysis/reduction and yield improvement, III-Nitride (GaN, AlGaN) electronic and optoelectronic process/product development. His expertise/specialties are- \n\u2022 R&D products development and high volume manufacturing. \n\u2022 Critical process development, Defect analysis & reduction, Process integration, Yield analysis and improvement. \n\u2022 Proven record of BE process development/yield improvement for SRAM, Ivy Bridge/Haswell and SoC products through process sustaining and excursion response, defect analysis/reduction, skew experiment/data analysis, and quality control. \n\u2022 Expert in JUMP, GAJT, SPC, DOE, AutoCAD, COMSOL Multi-Physics, Device fabrication (photolithography, Thin-film deposition, plasma etching), Electrical and Optical characterization of LED and transistor. \n\u2022 Expert in III-Nitride (GaN-based) electronic and optoelectronic device fabrication and characterization.  \n\u2022 Expert in handling multiple projects, multi-tasking even in highly stressful/fast-moving working environment. \n\u2022 Technology transfer, Engineering support to virtual factories worldwide \n \nKEY RESEARCH ACCOMPLISHMENTS:  \n \n\uf0d8 First vertical conduction deep UVLED on AlN buffer layer \n \n\uf0d8 Crack-free LLO process development for III-nitride thin film seperation and integration \n \n\uf0d8 High power large area AlGaN based deep UV LED lamp \n \n\uf0d8 Improved thermal management for deep UV LEDs \n \n\uf0d8 First high frequency double recessed gate InGaN channel MOSHFET \n \n\uf0d8 Sub-micron and recessed gate MOSHFET process development Experience Process TD Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Hillsboro, OR process Engineer Intel Corporation 2011  \u2013  2013  (2 years) Research Scientist Nitek, Inc. August 2009  \u2013  December 2010  (1 year 5 months) Graduate Research Assistant University of South Carolina August 2004  \u2013  July 2009  (5 years) * Design, fabricate and characterize vertical conduction deep UV LEDs based on AlN buffer layer \n \n* Develop process for large are visible (blue, Green) and deep UV lamp \n \n* Develop and Optimize process for crack-free III-nitride thin film seperation and Integration by LLO \n \n* Develop process for high frequency GaN based recessed gate MOSHFET Graduate Research Assistant Tuskegee University January 2001  \u2013  May 2003  (2 years 5 months) * Fabricated and characterized metal-semiconductor Schottky contact on 4H-SiC \n \n* Studied the effects of low energy ion-implantation on the barrier height of metals-4H-SiC Schottky contact Process TD Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Hillsboro, OR Process TD Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Hillsboro, OR process Engineer Intel Corporation 2011  \u2013  2013  (2 years) process Engineer Intel Corporation 2011  \u2013  2013  (2 years) Research Scientist Nitek, Inc. August 2009  \u2013  December 2010  (1 year 5 months) Research Scientist Nitek, Inc. August 2009  \u2013  December 2010  (1 year 5 months) Graduate Research Assistant University of South Carolina August 2004  \u2013  July 2009  (5 years) * Design, fabricate and characterize vertical conduction deep UV LEDs based on AlN buffer layer \n \n* Develop process for large are visible (blue, Green) and deep UV lamp \n \n* Develop and Optimize process for crack-free III-nitride thin film seperation and Integration by LLO \n \n* Develop process for high frequency GaN based recessed gate MOSHFET Graduate Research Assistant University of South Carolina August 2004  \u2013  July 2009  (5 years) * Design, fabricate and characterize vertical conduction deep UV LEDs based on AlN buffer layer \n \n* Develop process for large are visible (blue, Green) and deep UV lamp \n \n* Develop and Optimize process for crack-free III-nitride thin film seperation and Integration by LLO \n \n* Develop process for high frequency GaN based recessed gate MOSHFET Graduate Research Assistant Tuskegee University January 2001  \u2013  May 2003  (2 years 5 months) * Fabricated and characterized metal-semiconductor Schottky contact on 4H-SiC \n \n* Studied the effects of low energy ion-implantation on the barrier height of metals-4H-SiC Schottky contact Graduate Research Assistant Tuskegee University January 2001  \u2013  May 2003  (2 years 5 months) * Fabricated and characterized metal-semiconductor Schottky contact on 4H-SiC \n \n* Studied the effects of low energy ion-implantation on the barrier height of metals-4H-SiC Schottky contact Skills Photolithography Scanning Electron... Characterization Thin Films PVD Semiconductor... Device Characterization Semiconductor Device Semiconductor Packaging XPS Semiconductors Materials Science SPC R&D Process Integration CVD Electronics COMSOL Design of Experiments Sputtering AFM PECVD JMP MEMS Nanotechnology Etching See 11+ \u00a0 \u00a0 See less Skills  Photolithography Scanning Electron... Characterization Thin Films PVD Semiconductor... Device Characterization Semiconductor Device Semiconductor Packaging XPS Semiconductors Materials Science SPC R&D Process Integration CVD Electronics COMSOL Design of Experiments Sputtering AFM PECVD JMP MEMS Nanotechnology Etching See 11+ \u00a0 \u00a0 See less Photolithography Scanning Electron... Characterization Thin Films PVD Semiconductor... Device Characterization Semiconductor Device Semiconductor Packaging XPS Semiconductors Materials Science SPC R&D Process Integration CVD Electronics COMSOL Design of Experiments Sputtering AFM PECVD JMP MEMS Nanotechnology Etching See 11+ \u00a0 \u00a0 See less Photolithography Scanning Electron... Characterization Thin Films PVD Semiconductor... Device Characterization Semiconductor Device Semiconductor Packaging XPS Semiconductors Materials Science SPC R&D Process Integration CVD Electronics COMSOL Design of Experiments Sputtering AFM PECVD JMP MEMS Nanotechnology Etching See 11+ \u00a0 \u00a0 See less Education University of South Carolina-Columbia Ph.D.,  Electrical Engineering 2004  \u2013 2009 Tuskegee University M.Sc,  Electrical Engineering 2001  \u2013 2003 Bangladesh University of Engineering and Technology B. Sc,  Electrical & Electronic Engineering 1993  \u2013 1998 University of South Carolina-Columbia Ph.D.,  Electrical Engineering 2004  \u2013 2009 University of South Carolina-Columbia Ph.D.,  Electrical Engineering 2004  \u2013 2009 University of South Carolina-Columbia Ph.D.,  Electrical Engineering 2004  \u2013 2009 Tuskegee University M.Sc,  Electrical Engineering 2001  \u2013 2003 Tuskegee University M.Sc,  Electrical Engineering 2001  \u2013 2003 Tuskegee University M.Sc,  Electrical Engineering 2001  \u2013 2003 Bangladesh University of Engineering and Technology B. Sc,  Electrical & Electronic Engineering 1993  \u2013 1998 Bangladesh University of Engineering and Technology B. Sc,  Electrical & Electronic Engineering 1993  \u2013 1998 Bangladesh University of Engineering and Technology B. Sc,  Electrical & Electronic Engineering 1993  \u2013 1998 ", "Experience Process TD engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Santa Clara, CA Process TD engineer Intel Corporation April 2010  \u2013  July 2013  (3 years 4 months) Phoenix, Arizona Area Application of laser processing in semiconductor wafer dicing;  Post-doctorate Fellow University of Delaware - Chemical Engineering October 2008  \u2013  March 2010  (1 year 6 months) Reaction Engineering, Catalysis, fluid and thermal sciences, Combustion research, laser diagnostics, micro-scale reactive flows, Liquid hydrocarbon fuels, micro-reactors Research Assistant University of Illinois at Urbana-Champaign August 2002  \u2013  September 2008  (6 years 2 months) Process TD engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Santa Clara, CA Process TD engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Santa Clara, CA Process TD engineer Intel Corporation April 2010  \u2013  July 2013  (3 years 4 months) Phoenix, Arizona Area Application of laser processing in semiconductor wafer dicing;  Process TD engineer Intel Corporation April 2010  \u2013  July 2013  (3 years 4 months) Phoenix, Arizona Area Application of laser processing in semiconductor wafer dicing;  Post-doctorate Fellow University of Delaware - Chemical Engineering October 2008  \u2013  March 2010  (1 year 6 months) Reaction Engineering, Catalysis, fluid and thermal sciences, Combustion research, laser diagnostics, micro-scale reactive flows, Liquid hydrocarbon fuels, micro-reactors Post-doctorate Fellow University of Delaware - Chemical Engineering October 2008  \u2013  March 2010  (1 year 6 months) Reaction Engineering, Catalysis, fluid and thermal sciences, Combustion research, laser diagnostics, micro-scale reactive flows, Liquid hydrocarbon fuels, micro-reactors Research Assistant University of Illinois at Urbana-Champaign August 2002  \u2013  September 2008  (6 years 2 months) Research Assistant University of Illinois at Urbana-Champaign August 2002  \u2013  September 2008  (6 years 2 months) Skills Design of Experiments Matlab Mechanical Engineering Simulations Materials Science Finite Element Analysis Numerical Analysis Fortran Algorithms CFD Heat Transfer Failure Analysis Combustion Thin film Scatterometry Laser processing of... Skills  Design of Experiments Matlab Mechanical Engineering Simulations Materials Science Finite Element Analysis Numerical Analysis Fortran Algorithms CFD Heat Transfer Failure Analysis Combustion Thin film Scatterometry Laser processing of... Design of Experiments Matlab Mechanical Engineering Simulations Materials Science Finite Element Analysis Numerical Analysis Fortran Algorithms CFD Heat Transfer Failure Analysis Combustion Thin film Scatterometry Laser processing of... Design of Experiments Matlab Mechanical Engineering Simulations Materials Science Finite Element Analysis Numerical Analysis Fortran Algorithms CFD Heat Transfer Failure Analysis Combustion Thin film Scatterometry Laser processing of... Education University of Illinois at Urbana-Champaign PhD,  Mechanical Engineering 2005  \u2013 2008 University of Illinois at Urbana-Champaign M.S.,  Mechanical Engineering 2002  \u2013 2005 University of Illinois at Urbana-Champaign PhD,  Mechanical Engineering 2005  \u2013 2008 University of Illinois at Urbana-Champaign PhD,  Mechanical Engineering 2005  \u2013 2008 University of Illinois at Urbana-Champaign PhD,  Mechanical Engineering 2005  \u2013 2008 University of Illinois at Urbana-Champaign M.S.,  Mechanical Engineering 2002  \u2013 2005 University of Illinois at Urbana-Champaign M.S.,  Mechanical Engineering 2002  \u2013 2005 University of Illinois at Urbana-Champaign M.S.,  Mechanical Engineering 2002  \u2013 2005 ", "Experience Process TD Engineer Intel Corporation October 2008  \u2013 Present (6 years 11 months) Process TD Engineer Intel Corporation October 2008  \u2013 Present (6 years 11 months) Process TD Engineer Intel Corporation October 2008  \u2013 Present (6 years 11 months) Skills Characterization Design of Experiments Materials Science Photolithography SPC Semiconductors Skills  Characterization Design of Experiments Materials Science Photolithography SPC Semiconductors Characterization Design of Experiments Materials Science Photolithography SPC Semiconductors Characterization Design of Experiments Materials Science Photolithography SPC Semiconductors Education Georgia Institute of Technology PhD,  Mechanical Engineering 2003  \u2013 2007 MS in Mechanical Engineering \nMS in Industrial Engineering Arts et M\u00e9tiers ParisTech - \u00c9cole Nationale Sup\u00e9rieure d'Arts et M\u00e9tiers Georgia Institute of Technology PhD,  Mechanical Engineering 2003  \u2013 2007 MS in Mechanical Engineering \nMS in Industrial Engineering Georgia Institute of Technology PhD,  Mechanical Engineering 2003  \u2013 2007 MS in Mechanical Engineering \nMS in Industrial Engineering Georgia Institute of Technology PhD,  Mechanical Engineering 2003  \u2013 2007 MS in Mechanical Engineering \nMS in Industrial Engineering Arts et M\u00e9tiers ParisTech - \u00c9cole Nationale Sup\u00e9rieure d'Arts et M\u00e9tiers Arts et M\u00e9tiers ParisTech - \u00c9cole Nationale Sup\u00e9rieure d'Arts et M\u00e9tiers Arts et M\u00e9tiers ParisTech - \u00c9cole Nationale Sup\u00e9rieure d'Arts et M\u00e9tiers ", "Skills Thin Films AFM CVD Characterization Semiconductors Powder X-ray Diffraction Materials Science Photovoltaics Sputtering JMP PVD Photolithography PECVD Scanning Electron... Silicon Skills  Thin Films AFM CVD Characterization Semiconductors Powder X-ray Diffraction Materials Science Photovoltaics Sputtering JMP PVD Photolithography PECVD Scanning Electron... Silicon Thin Films AFM CVD Characterization Semiconductors Powder X-ray Diffraction Materials Science Photovoltaics Sputtering JMP PVD Photolithography PECVD Scanning Electron... Silicon Thin Films AFM CVD Characterization Semiconductors Powder X-ray Diffraction Materials Science Photovoltaics Sputtering JMP PVD Photolithography PECVD Scanning Electron... Silicon ", "Summary TECHNICAL SKILLS \n \nMicrofabrication: Photolithography, MOCVD, DC sputter deposition, EBE, ALD, FIB, RIE, Oxygen Plasma Etching, Spin coating  \n \nCharacterization: SEM/EDX, TEM, AFM, STM, XRD, DSC, DMA, DCA, ToF-SIMS, Profilommetry, EIS, Dielectric spectroscopy, Cyclic Voltammetry, Galvanic charging and discharging, Equivalent circuit modeling, electrical tests in environmental chamber or glove box, Electro-mechanical characterization tools \n \nSoftware: Excel, Origin, SPSS, Mathematica, Matlab, Multisim, JMP Summary TECHNICAL SKILLS \n \nMicrofabrication: Photolithography, MOCVD, DC sputter deposition, EBE, ALD, FIB, RIE, Oxygen Plasma Etching, Spin coating  \n \nCharacterization: SEM/EDX, TEM, AFM, STM, XRD, DSC, DMA, DCA, ToF-SIMS, Profilommetry, EIS, Dielectric spectroscopy, Cyclic Voltammetry, Galvanic charging and discharging, Equivalent circuit modeling, electrical tests in environmental chamber or glove box, Electro-mechanical characterization tools \n \nSoftware: Excel, Origin, SPSS, Mathematica, Matlab, Multisim, JMP TECHNICAL SKILLS \n \nMicrofabrication: Photolithography, MOCVD, DC sputter deposition, EBE, ALD, FIB, RIE, Oxygen Plasma Etching, Spin coating  \n \nCharacterization: SEM/EDX, TEM, AFM, STM, XRD, DSC, DMA, DCA, ToF-SIMS, Profilommetry, EIS, Dielectric spectroscopy, Cyclic Voltammetry, Galvanic charging and discharging, Equivalent circuit modeling, electrical tests in environmental chamber or glove box, Electro-mechanical characterization tools \n \nSoftware: Excel, Origin, SPSS, Mathematica, Matlab, Multisim, JMP TECHNICAL SKILLS \n \nMicrofabrication: Photolithography, MOCVD, DC sputter deposition, EBE, ALD, FIB, RIE, Oxygen Plasma Etching, Spin coating  \n \nCharacterization: SEM/EDX, TEM, AFM, STM, XRD, DSC, DMA, DCA, ToF-SIMS, Profilommetry, EIS, Dielectric spectroscopy, Cyclic Voltammetry, Galvanic charging and discharging, Equivalent circuit modeling, electrical tests in environmental chamber or glove box, Electro-mechanical characterization tools \n \nSoftware: Excel, Origin, SPSS, Mathematica, Matlab, Multisim, JMP Experience Process TD Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Santa Clara, CA Design, create, and support processes for high volume manufacturing at Intel Mask Operations Research Scientist Intel Corporation May 2012  \u2013  February 2013  (10 months) Santa Clara, CA Study Si-based on-chip ultracapacitors and batteries \n \n1. Fabricate and perform electrochemistry tests on electrode materials in controlled environment \n2. Fabricate prototype, evaluated performance, and present demos \n3. Authored 10 filed US patents and 2 publications  \n Research Assistant Penn State University September 2008  \u2013  April 2012  (3 years 8 months) Study energy storage and conversion devices such as ultracapacitors and ionic polymer composite actuators. \n1. Fabricate and characterize ultracapacitors (supercapacitors) made with nanotubes and nanoparticles \n2. Design and fabricate ionic polymer composite actuators and micro-actuators \n3. Study ion transport and electromechanical transduction via electrical, mechanical, and chemical characterizations \n4. Build electrical circuits models and electromechanical models \n5. Author of 11 Journal articles and 6 conference proceedings Graduate Technical Intern Intel Labs June 2011  \u2013  December 2011  (7 months) Santa Clara, CA Device fabrication and characterization Graduate Assistant Northeastern University May 2007  \u2013  July 2008  (1 year 3 months) Greater Boston Area Set up polarized visible light absorption spectroscopy with cryostream on optical table \nCrystalize Myoglobin protein and calibrate equipment with it  \nCalculate transition dipole moment from polarization ratio of crystalized Green Fluorescent Protein (GFP) Undergraduate thesis University of Sci. & Tech. of China July 2003  \u2013  July 2004  (1 year 1 month) Hefei, Anhui, China Fabricate n-ZnO/n-SiC/p-Si and n-SiC/p-Si heterojunction thin film photodetectors \nCharacterize I-V, C-V, photovoltage and UV spectrum response Process TD Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Santa Clara, CA Design, create, and support processes for high volume manufacturing at Intel Mask Operations Process TD Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Santa Clara, CA Design, create, and support processes for high volume manufacturing at Intel Mask Operations Research Scientist Intel Corporation May 2012  \u2013  February 2013  (10 months) Santa Clara, CA Study Si-based on-chip ultracapacitors and batteries \n \n1. Fabricate and perform electrochemistry tests on electrode materials in controlled environment \n2. Fabricate prototype, evaluated performance, and present demos \n3. Authored 10 filed US patents and 2 publications  \n Research Scientist Intel Corporation May 2012  \u2013  February 2013  (10 months) Santa Clara, CA Study Si-based on-chip ultracapacitors and batteries \n \n1. Fabricate and perform electrochemistry tests on electrode materials in controlled environment \n2. Fabricate prototype, evaluated performance, and present demos \n3. Authored 10 filed US patents and 2 publications  \n Research Assistant Penn State University September 2008  \u2013  April 2012  (3 years 8 months) Study energy storage and conversion devices such as ultracapacitors and ionic polymer composite actuators. \n1. Fabricate and characterize ultracapacitors (supercapacitors) made with nanotubes and nanoparticles \n2. Design and fabricate ionic polymer composite actuators and micro-actuators \n3. Study ion transport and electromechanical transduction via electrical, mechanical, and chemical characterizations \n4. Build electrical circuits models and electromechanical models \n5. Author of 11 Journal articles and 6 conference proceedings Research Assistant Penn State University September 2008  \u2013  April 2012  (3 years 8 months) Study energy storage and conversion devices such as ultracapacitors and ionic polymer composite actuators. \n1. Fabricate and characterize ultracapacitors (supercapacitors) made with nanotubes and nanoparticles \n2. Design and fabricate ionic polymer composite actuators and micro-actuators \n3. Study ion transport and electromechanical transduction via electrical, mechanical, and chemical characterizations \n4. Build electrical circuits models and electromechanical models \n5. Author of 11 Journal articles and 6 conference proceedings Graduate Technical Intern Intel Labs June 2011  \u2013  December 2011  (7 months) Santa Clara, CA Device fabrication and characterization Graduate Technical Intern Intel Labs June 2011  \u2013  December 2011  (7 months) Santa Clara, CA Device fabrication and characterization Graduate Assistant Northeastern University May 2007  \u2013  July 2008  (1 year 3 months) Greater Boston Area Set up polarized visible light absorption spectroscopy with cryostream on optical table \nCrystalize Myoglobin protein and calibrate equipment with it  \nCalculate transition dipole moment from polarization ratio of crystalized Green Fluorescent Protein (GFP) Graduate Assistant Northeastern University May 2007  \u2013  July 2008  (1 year 3 months) Greater Boston Area Set up polarized visible light absorption spectroscopy with cryostream on optical table \nCrystalize Myoglobin protein and calibrate equipment with it  \nCalculate transition dipole moment from polarization ratio of crystalized Green Fluorescent Protein (GFP) Undergraduate thesis University of Sci. & Tech. of China July 2003  \u2013  July 2004  (1 year 1 month) Hefei, Anhui, China Fabricate n-ZnO/n-SiC/p-Si and n-SiC/p-Si heterojunction thin film photodetectors \nCharacterize I-V, C-V, photovoltage and UV spectrum response Undergraduate thesis University of Sci. & Tech. of China July 2003  \u2013  July 2004  (1 year 1 month) Hefei, Anhui, China Fabricate n-ZnO/n-SiC/p-Si and n-SiC/p-Si heterojunction thin film photodetectors \nCharacterize I-V, C-V, photovoltage and UV spectrum response Languages English Professional working proficiency Chinese Native or bilingual proficiency English Professional working proficiency Chinese Native or bilingual proficiency English Professional working proficiency Chinese Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Skills AFM Characterization TEM FIB Powder X-ray Diffraction Mathematica COMSOL Labview Microfabrication Matlab Differential Scanning... Cyclic Voltammetry MEMS Nanotechnology Physics Photolithography Spectroscopy JMP Thin Films Experimentation LabVIEW See 6+ \u00a0 \u00a0 See less Skills  AFM Characterization TEM FIB Powder X-ray Diffraction Mathematica COMSOL Labview Microfabrication Matlab Differential Scanning... Cyclic Voltammetry MEMS Nanotechnology Physics Photolithography Spectroscopy JMP Thin Films Experimentation LabVIEW See 6+ \u00a0 \u00a0 See less AFM Characterization TEM FIB Powder X-ray Diffraction Mathematica COMSOL Labview Microfabrication Matlab Differential Scanning... Cyclic Voltammetry MEMS Nanotechnology Physics Photolithography Spectroscopy JMP Thin Films Experimentation LabVIEW See 6+ \u00a0 \u00a0 See less AFM Characterization TEM FIB Powder X-ray Diffraction Mathematica COMSOL Labview Microfabrication Matlab Differential Scanning... Cyclic Voltammetry MEMS Nanotechnology Physics Photolithography Spectroscopy JMP Thin Films Experimentation LabVIEW See 6+ \u00a0 \u00a0 See less Education Penn State University Ph. D,  Electrical Engineering 2008  \u2013 2012 Primary specialization: Materials and Devices  \nThesis: Ionic polymer composite actuators  \nSecondary specialization: Electro-Optics and Non-Linear Optics Northeastern University MS,  Physics 2006  \u2013 2008 Specialization: Biophysics (non-thesis option) University of Science and Technology of China B.S,  Applied Physics 2000  \u2013 2004 Specialization: Solid State Physics  \nThesis: UV photoelectric response of SiC/Si and ZnO/SiC/Si Penn State University Ph. D,  Electrical Engineering 2008  \u2013 2012 Primary specialization: Materials and Devices  \nThesis: Ionic polymer composite actuators  \nSecondary specialization: Electro-Optics and Non-Linear Optics Penn State University Ph. D,  Electrical Engineering 2008  \u2013 2012 Primary specialization: Materials and Devices  \nThesis: Ionic polymer composite actuators  \nSecondary specialization: Electro-Optics and Non-Linear Optics Penn State University Ph. D,  Electrical Engineering 2008  \u2013 2012 Primary specialization: Materials and Devices  \nThesis: Ionic polymer composite actuators  \nSecondary specialization: Electro-Optics and Non-Linear Optics Northeastern University MS,  Physics 2006  \u2013 2008 Specialization: Biophysics (non-thesis option) Northeastern University MS,  Physics 2006  \u2013 2008 Specialization: Biophysics (non-thesis option) Northeastern University MS,  Physics 2006  \u2013 2008 Specialization: Biophysics (non-thesis option) University of Science and Technology of China B.S,  Applied Physics 2000  \u2013 2004 Specialization: Solid State Physics  \nThesis: UV photoelectric response of SiC/Si and ZnO/SiC/Si University of Science and Technology of China B.S,  Applied Physics 2000  \u2013 2004 Specialization: Solid State Physics  \nThesis: UV photoelectric response of SiC/Si and ZnO/SiC/Si University of Science and Technology of China B.S,  Applied Physics 2000  \u2013 2004 Specialization: Solid State Physics  \nThesis: UV photoelectric response of SiC/Si and ZnO/SiC/Si Honors & Awards Additional Honors & Awards National Nanotechnology Infrastructure Network REU program mentor (2010) \nResearch Assistantship (2008-now) \nTeaching Assistantship (2006-2008) \nFirst Prize in National High School Physics Olympic Contest (2000) \nOutstanding Student Scholarship (2000, 2003) Additional Honors & Awards National Nanotechnology Infrastructure Network REU program mentor (2010) \nResearch Assistantship (2008-now) \nTeaching Assistantship (2006-2008) \nFirst Prize in National High School Physics Olympic Contest (2000) \nOutstanding Student Scholarship (2000, 2003) Additional Honors & Awards National Nanotechnology Infrastructure Network REU program mentor (2010) \nResearch Assistantship (2008-now) \nTeaching Assistantship (2006-2008) \nFirst Prize in National High School Physics Olympic Contest (2000) \nOutstanding Student Scholarship (2000, 2003) Additional Honors & Awards National Nanotechnology Infrastructure Network REU program mentor (2010) \nResearch Assistantship (2008-now) \nTeaching Assistantship (2006-2008) \nFirst Prize in National High School Physics Olympic Contest (2000) \nOutstanding Student Scholarship (2000, 2003) ", "Experience Staff Process TD Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Hillsboro, Oregon Senior Process TD Engineer Intel Corporation January 2008  \u2013  March 2013  (5 years 3 months) Hillsboro, Oregon Extensive experience and expertise in developing thin film deposition techniques at Front End of Line (FEOL) processes used in 32nm, 22nm, 14 nm and future technology nodes. Presently a module owner tasked with leading a team to develop, scale-up and transfer of thin film deposition process technology. Graduate Research Assistant North Carolina State University August 2004  \u2013  December 2007  (3 years 5 months) Processing and characterization of Transition metal doped ZnO thin films for spintronic applications. Graduate Research Assistant UC Santa Barbara September 2003  \u2013  August 2004  (1 year) Processing and characterization of (In,Al)GaN based optoelectronic devices. Staff Process TD Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Hillsboro, Oregon Staff Process TD Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Hillsboro, Oregon Senior Process TD Engineer Intel Corporation January 2008  \u2013  March 2013  (5 years 3 months) Hillsboro, Oregon Extensive experience and expertise in developing thin film deposition techniques at Front End of Line (FEOL) processes used in 32nm, 22nm, 14 nm and future technology nodes. Presently a module owner tasked with leading a team to develop, scale-up and transfer of thin film deposition process technology. Senior Process TD Engineer Intel Corporation January 2008  \u2013  March 2013  (5 years 3 months) Hillsboro, Oregon Extensive experience and expertise in developing thin film deposition techniques at Front End of Line (FEOL) processes used in 32nm, 22nm, 14 nm and future technology nodes. Presently a module owner tasked with leading a team to develop, scale-up and transfer of thin film deposition process technology. Graduate Research Assistant North Carolina State University August 2004  \u2013  December 2007  (3 years 5 months) Processing and characterization of Transition metal doped ZnO thin films for spintronic applications. Graduate Research Assistant North Carolina State University August 2004  \u2013  December 2007  (3 years 5 months) Processing and characterization of Transition metal doped ZnO thin films for spintronic applications. Graduate Research Assistant UC Santa Barbara September 2003  \u2013  August 2004  (1 year) Processing and characterization of (In,Al)GaN based optoelectronic devices. Graduate Research Assistant UC Santa Barbara September 2003  \u2013  August 2004  (1 year) Processing and characterization of (In,Al)GaN based optoelectronic devices. Skills Powder X-ray Diffraction Thin Films Characterization AFM Materials Science Semiconductors Nanotechnology CVD JMP Design of Experiments Photolithography Optoelectronics Silicon Sputtering Scanning Electron... Skills  Powder X-ray Diffraction Thin Films Characterization AFM Materials Science Semiconductors Nanotechnology CVD JMP Design of Experiments Photolithography Optoelectronics Silicon Sputtering Scanning Electron... Powder X-ray Diffraction Thin Films Characterization AFM Materials Science Semiconductors Nanotechnology CVD JMP Design of Experiments Photolithography Optoelectronics Silicon Sputtering Scanning Electron... Powder X-ray Diffraction Thin Films Characterization AFM Materials Science Semiconductors Nanotechnology CVD JMP Design of Experiments Photolithography Optoelectronics Silicon Sputtering Scanning Electron... Education North Carolina State University PhD,  Materials Science and Engineering 2004  \u2013 2007 Activities and Societies:\u00a0 MRS ,  TMS ,  Alpha Sigma Mu ,  Tau Beta Pi North Carolina State University Master of Science (M.S.),  Materials Science 2004  \u2013 2006 University of California, Santa Barbara M.S.,  Materials 2003  \u2013 2004 Indian Institute of Technology, Bombay Bachelor of Technology (B.Tech.),  Metallurgical engineering and Materials Science 1999  \u2013 2003 DPS Bhilai High School 1986  \u2013 1999 North Carolina State University PhD,  Materials Science and Engineering 2004  \u2013 2007 Activities and Societies:\u00a0 MRS ,  TMS ,  Alpha Sigma Mu ,  Tau Beta Pi North Carolina State University PhD,  Materials Science and Engineering 2004  \u2013 2007 Activities and Societies:\u00a0 MRS ,  TMS ,  Alpha Sigma Mu ,  Tau Beta Pi North Carolina State University PhD,  Materials Science and Engineering 2004  \u2013 2007 Activities and Societies:\u00a0 MRS ,  TMS ,  Alpha Sigma Mu ,  Tau Beta Pi North Carolina State University Master of Science (M.S.),  Materials Science 2004  \u2013 2006 North Carolina State University Master of Science (M.S.),  Materials Science 2004  \u2013 2006 North Carolina State University Master of Science (M.S.),  Materials Science 2004  \u2013 2006 University of California, Santa Barbara M.S.,  Materials 2003  \u2013 2004 University of California, Santa Barbara M.S.,  Materials 2003  \u2013 2004 University of California, Santa Barbara M.S.,  Materials 2003  \u2013 2004 Indian Institute of Technology, Bombay Bachelor of Technology (B.Tech.),  Metallurgical engineering and Materials Science 1999  \u2013 2003 Indian Institute of Technology, Bombay Bachelor of Technology (B.Tech.),  Metallurgical engineering and Materials Science 1999  \u2013 2003 Indian Institute of Technology, Bombay Bachelor of Technology (B.Tech.),  Metallurgical engineering and Materials Science 1999  \u2013 2003 DPS Bhilai High School 1986  \u2013 1999 DPS Bhilai High School 1986  \u2013 1999 DPS Bhilai High School 1986  \u2013 1999 Honors & Awards Additional Honors & Awards MRS Graduate Student Silver Award, 2007 Additional Honors & Awards MRS Graduate Student Silver Award, 2007 Additional Honors & Awards MRS Graduate Student Silver Award, 2007 Additional Honors & Awards MRS Graduate Student Silver Award, 2007 ", "Summary Semiconductor process development engineer with six years of manufacturing and R&D experience. Strong knowledge of material properties and characterization techniques with emphasis on surface analysis. Specialties:Proximal probes and electron microscopies. Surface analysis \nLow noise electrical measurements. Scientific instruments design using CAD software and prototype manufacturing. Micromachining techniques. Summary Semiconductor process development engineer with six years of manufacturing and R&D experience. Strong knowledge of material properties and characterization techniques with emphasis on surface analysis. Specialties:Proximal probes and electron microscopies. Surface analysis \nLow noise electrical measurements. Scientific instruments design using CAD software and prototype manufacturing. Micromachining techniques. Semiconductor process development engineer with six years of manufacturing and R&D experience. Strong knowledge of material properties and characterization techniques with emphasis on surface analysis. Specialties:Proximal probes and electron microscopies. Surface analysis \nLow noise electrical measurements. Scientific instruments design using CAD software and prototype manufacturing. Micromachining techniques. Semiconductor process development engineer with six years of manufacturing and R&D experience. Strong knowledge of material properties and characterization techniques with emphasis on surface analysis. Specialties:Proximal probes and electron microscopies. Surface analysis \nLow noise electrical measurements. Scientific instruments design using CAD software and prototype manufacturing. Micromachining techniques. Experience Senior Process TD Engineer Intel Corporation 2005  \u2013 Present (10 years) - Flash memory and lithography mask technology development and path finding \n- Continuous improvement and sustaining existing flash and logic technologies \n- Lithography and cleaning equipment operation, sustaining, and troubleshooting Postdoctoral Researcher University of Maryland, College Park 2003  \u2013  2005  (2 years) Organic Electronic Device Manufacturing and Characterization: \n- Small Organic Molecule Thin Film Transistors \n- Fullerene/Pentacene Heterojunstion Solar Cells \n- Nano Imprint Lithography Senior Process TD Engineer Intel Corporation 2005  \u2013 Present (10 years) - Flash memory and lithography mask technology development and path finding \n- Continuous improvement and sustaining existing flash and logic technologies \n- Lithography and cleaning equipment operation, sustaining, and troubleshooting Senior Process TD Engineer Intel Corporation 2005  \u2013 Present (10 years) - Flash memory and lithography mask technology development and path finding \n- Continuous improvement and sustaining existing flash and logic technologies \n- Lithography and cleaning equipment operation, sustaining, and troubleshooting Postdoctoral Researcher University of Maryland, College Park 2003  \u2013  2005  (2 years) Organic Electronic Device Manufacturing and Characterization: \n- Small Organic Molecule Thin Film Transistors \n- Fullerene/Pentacene Heterojunstion Solar Cells \n- Nano Imprint Lithography Postdoctoral Researcher University of Maryland, College Park 2003  \u2013  2005  (2 years) Organic Electronic Device Manufacturing and Characterization: \n- Small Organic Molecule Thin Film Transistors \n- Fullerene/Pentacene Heterojunstion Solar Cells \n- Nano Imprint Lithography Skills Yield Design of Experiments Failure Analysis Surface Chemistry Thin Films Lithography Semiconductors CVD UHV Spectroscopy Characterization SPC Manufacturing Process Integration XPS Metrology Etching Organic Chemistry Nanofabrication Silicon CMOS JMP Photolithography Electronics Polymers AFM Solar Cells PVD Semiconductor Process PECVD Chemistry Plasma Etch Sputtering Nanotechnology Solid State Physics See 20+ \u00a0 \u00a0 See less Skills  Yield Design of Experiments Failure Analysis Surface Chemistry Thin Films Lithography Semiconductors CVD UHV Spectroscopy Characterization SPC Manufacturing Process Integration XPS Metrology Etching Organic Chemistry Nanofabrication Silicon CMOS JMP Photolithography Electronics Polymers AFM Solar Cells PVD Semiconductor Process PECVD Chemistry Plasma Etch Sputtering Nanotechnology Solid State Physics See 20+ \u00a0 \u00a0 See less Yield Design of Experiments Failure Analysis Surface Chemistry Thin Films Lithography Semiconductors CVD UHV Spectroscopy Characterization SPC Manufacturing Process Integration XPS Metrology Etching Organic Chemistry Nanofabrication Silicon CMOS JMP Photolithography Electronics Polymers AFM Solar Cells PVD Semiconductor Process PECVD Chemistry Plasma Etch Sputtering Nanotechnology Solid State Physics See 20+ \u00a0 \u00a0 See less Yield Design of Experiments Failure Analysis Surface Chemistry Thin Films Lithography Semiconductors CVD UHV Spectroscopy Characterization SPC Manufacturing Process Integration XPS Metrology Etching Organic Chemistry Nanofabrication Silicon CMOS JMP Photolithography Electronics Polymers AFM Solar Cells PVD Semiconductor Process PECVD Chemistry Plasma Etch Sputtering Nanotechnology Solid State Physics See 20+ \u00a0 \u00a0 See less Education University of Pittsburgh Ph.D.,  Physical Chemistry/Surface Science 1997  \u2013 2003 Imaging and Nanofabrication Using Scanning Tunneling Microscopy: \n- Imaging Single Crystal Surfaces: Si(100)-(2X1), Si(111)-(7X7), Al(111), TiO2(110)-(1X1), TiO2(110)-(1X2) \n- Nanofabrication Using Cu Organometallic Precursors and Digermane. \nSurface Chemistry: \n- Acetylene on Si(100), Methyl Iodide on Al(111), Water on TiO2(110) \n- Anomalous Hydrophilicity of Titatnium Dioxide \n- Electron-Induced Decomposition of Small Organic Molecules on Silicon Surfaces Activities and Societies:\u00a0 American Vacuum Society ,  American Physical Society Kyiv National Taras Shevchenko University M.S.,  Physical Chemistry 1992  \u2013 1997 - Chemistry of Small Organic Molecules Adsorbed on Fused Silica \n- Effect of Surfactants on the Rheology of Viscoelastic Polymer Solutions Activities and Societies:\u00a0 Student Council Chairman ,  Department of Chemistry #145 Math ,  Physics ,  Chemistry 1989  \u2013 1992 University of Pittsburgh Ph.D.,  Physical Chemistry/Surface Science 1997  \u2013 2003 Imaging and Nanofabrication Using Scanning Tunneling Microscopy: \n- Imaging Single Crystal Surfaces: Si(100)-(2X1), Si(111)-(7X7), Al(111), TiO2(110)-(1X1), TiO2(110)-(1X2) \n- Nanofabrication Using Cu Organometallic Precursors and Digermane. \nSurface Chemistry: \n- Acetylene on Si(100), Methyl Iodide on Al(111), Water on TiO2(110) \n- Anomalous Hydrophilicity of Titatnium Dioxide \n- Electron-Induced Decomposition of Small Organic Molecules on Silicon Surfaces Activities and Societies:\u00a0 American Vacuum Society ,  American Physical Society University of Pittsburgh Ph.D.,  Physical Chemistry/Surface Science 1997  \u2013 2003 Imaging and Nanofabrication Using Scanning Tunneling Microscopy: \n- Imaging Single Crystal Surfaces: Si(100)-(2X1), Si(111)-(7X7), Al(111), TiO2(110)-(1X1), TiO2(110)-(1X2) \n- Nanofabrication Using Cu Organometallic Precursors and Digermane. \nSurface Chemistry: \n- Acetylene on Si(100), Methyl Iodide on Al(111), Water on TiO2(110) \n- Anomalous Hydrophilicity of Titatnium Dioxide \n- Electron-Induced Decomposition of Small Organic Molecules on Silicon Surfaces Activities and Societies:\u00a0 American Vacuum Society ,  American Physical Society University of Pittsburgh Ph.D.,  Physical Chemistry/Surface Science 1997  \u2013 2003 Imaging and Nanofabrication Using Scanning Tunneling Microscopy: \n- Imaging Single Crystal Surfaces: Si(100)-(2X1), Si(111)-(7X7), Al(111), TiO2(110)-(1X1), TiO2(110)-(1X2) \n- Nanofabrication Using Cu Organometallic Precursors and Digermane. \nSurface Chemistry: \n- Acetylene on Si(100), Methyl Iodide on Al(111), Water on TiO2(110) \n- Anomalous Hydrophilicity of Titatnium Dioxide \n- Electron-Induced Decomposition of Small Organic Molecules on Silicon Surfaces Activities and Societies:\u00a0 American Vacuum Society ,  American Physical Society Kyiv National Taras Shevchenko University M.S.,  Physical Chemistry 1992  \u2013 1997 - Chemistry of Small Organic Molecules Adsorbed on Fused Silica \n- Effect of Surfactants on the Rheology of Viscoelastic Polymer Solutions Activities and Societies:\u00a0 Student Council Chairman ,  Department of Chemistry Kyiv National Taras Shevchenko University M.S.,  Physical Chemistry 1992  \u2013 1997 - Chemistry of Small Organic Molecules Adsorbed on Fused Silica \n- Effect of Surfactants on the Rheology of Viscoelastic Polymer Solutions Activities and Societies:\u00a0 Student Council Chairman ,  Department of Chemistry Kyiv National Taras Shevchenko University M.S.,  Physical Chemistry 1992  \u2013 1997 - Chemistry of Small Organic Molecules Adsorbed on Fused Silica \n- Effect of Surfactants on the Rheology of Viscoelastic Polymer Solutions Activities and Societies:\u00a0 Student Council Chairman ,  Department of Chemistry #145 Math ,  Physics ,  Chemistry 1989  \u2013 1992 #145 Math ,  Physics ,  Chemistry 1989  \u2013 1992 #145 Math ,  Physics ,  Chemistry 1989  \u2013 1992 Honors & Awards Additional Honors & Awards Intel California Technology and Manufacturing Divisional Award for Delivering Benchmark Test Wafer Cost Reduction Rates on New HVM/TD Flash Technologies, 2007 \n- Intel Patterning Department Award for Enabling 40% Run-rate Improvement for Back-End Layers, 2007 \n- Intel Patterning Department Award for Developing and Implementing Novel Test Wafer Regen Project, Resulting in Savings of $6K/week & Paving the Way for Other Modules to Follow, 2006 \n- University of Pittsburgh, Safford Award for Excellence as a Graduate Student Teacher, 2000 Additional Honors & Awards Intel California Technology and Manufacturing Divisional Award for Delivering Benchmark Test Wafer Cost Reduction Rates on New HVM/TD Flash Technologies, 2007 \n- Intel Patterning Department Award for Enabling 40% Run-rate Improvement for Back-End Layers, 2007 \n- Intel Patterning Department Award for Developing and Implementing Novel Test Wafer Regen Project, Resulting in Savings of $6K/week & Paving the Way for Other Modules to Follow, 2006 \n- University of Pittsburgh, Safford Award for Excellence as a Graduate Student Teacher, 2000 Additional Honors & Awards Intel California Technology and Manufacturing Divisional Award for Delivering Benchmark Test Wafer Cost Reduction Rates on New HVM/TD Flash Technologies, 2007 \n- Intel Patterning Department Award for Enabling 40% Run-rate Improvement for Back-End Layers, 2007 \n- Intel Patterning Department Award for Developing and Implementing Novel Test Wafer Regen Project, Resulting in Savings of $6K/week & Paving the Way for Other Modules to Follow, 2006 \n- University of Pittsburgh, Safford Award for Excellence as a Graduate Student Teacher, 2000 Additional Honors & Awards Intel California Technology and Manufacturing Divisional Award for Delivering Benchmark Test Wafer Cost Reduction Rates on New HVM/TD Flash Technologies, 2007 \n- Intel Patterning Department Award for Enabling 40% Run-rate Improvement for Back-End Layers, 2007 \n- Intel Patterning Department Award for Developing and Implementing Novel Test Wafer Regen Project, Resulting in Savings of $6K/week & Paving the Way for Other Modules to Follow, 2006 \n- University of Pittsburgh, Safford Award for Excellence as a Graduate Student Teacher, 2000 ", "Summary 15+ years experience in new technology introduction (lead-free, edge-mount assembly ), material qualification (paste, flux, laminate) and process development (pitch reduction, large BGA repair). Comprehensive understanding of statistical techniques and lean manufacturing tools with hands-on problem solving skills. \n \nSpecialties:  \nSurface Mount Technology Process Development \nTechnology Roadmapping & Forecasting \nReflow/ BGA Repair Thermal Profiling \nPCB Manufacturing \nProblem Solving, Root Cause Analysis, FMEA & DOE \nSkilled in Automated Optical Inspection (AOI) principles \nProject Management Summary 15+ years experience in new technology introduction (lead-free, edge-mount assembly ), material qualification (paste, flux, laminate) and process development (pitch reduction, large BGA repair). Comprehensive understanding of statistical techniques and lean manufacturing tools with hands-on problem solving skills. \n \nSpecialties:  \nSurface Mount Technology Process Development \nTechnology Roadmapping & Forecasting \nReflow/ BGA Repair Thermal Profiling \nPCB Manufacturing \nProblem Solving, Root Cause Analysis, FMEA & DOE \nSkilled in Automated Optical Inspection (AOI) principles \nProject Management 15+ years experience in new technology introduction (lead-free, edge-mount assembly ), material qualification (paste, flux, laminate) and process development (pitch reduction, large BGA repair). Comprehensive understanding of statistical techniques and lean manufacturing tools with hands-on problem solving skills. \n \nSpecialties:  \nSurface Mount Technology Process Development \nTechnology Roadmapping & Forecasting \nReflow/ BGA Repair Thermal Profiling \nPCB Manufacturing \nProblem Solving, Root Cause Analysis, FMEA & DOE \nSkilled in Automated Optical Inspection (AOI) principles \nProject Management 15+ years experience in new technology introduction (lead-free, edge-mount assembly ), material qualification (paste, flux, laminate) and process development (pitch reduction, large BGA repair). Comprehensive understanding of statistical techniques and lean manufacturing tools with hands-on problem solving skills. \n \nSpecialties:  \nSurface Mount Technology Process Development \nTechnology Roadmapping & Forecasting \nReflow/ BGA Repair Thermal Profiling \nPCB Manufacturing \nProblem Solving, Root Cause Analysis, FMEA & DOE \nSkilled in Automated Optical Inspection (AOI) principles \nProject Management Experience Sr. Process TD Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Hillsboro, OR Managed reference design product builds for tablets and Ultrabooks. \nDeveloped processes/tools to support next generation connector capability. SR. MANUFACTURING ENGINEER Tektronix, Inc January 2007  \u2013  June 2013  (6 years 6 months) Established BGA design guidelines to incorporate manufacturing/reliability improvements. Addressed new technologies such as ceramic substrates and land grid array packages \nOwned and updated technology roadmaps to support next generation instrument capabilities. \nLed investigation to identify root cause of early reliability failures on microwave modules at Maxtek. Recommended alternate metallurgy to avoid issues with existing Indium based alloys. \nCreated surface finish calculator to select optimum board finish for new designs. \nDeveloped new assembly process for Samtec edge-mount connectors to eliminate 3x reflow pass and reduced rework of bridged connectors by 95%. \nProposed and implemented novel BGA rework strategy on complex boards. PROCESS ENGINEER Intel January 2001  \u2013  December 2006  (6 years) Assembly Technology Development \nLed multi-cultural team of 30 to successfully deliver reliability risk assessment and evaluation plan across Q&R/FA/Module to support BGA pitch reduction project.  \nEvaluated 8 different vendors to select next generation laser inspection system, thereby enabling continued usage of low cost screen-print process for future BGA device development. \nSet technical strategy for very fine aperture printing resulting in cost savings of $106.5 million.  \nQualified Lead-Free solder paste/supplier used throughout the company and external OEM/ODM partners. Established reference process to support Intel silicon launches. Received Intel excellence award Q2'05. \nEvaluated socket vendors and conducted DOE's/marathon to demonstrate LF process yields. RESEARCH ASSISTANT Rochester Institute of Technology September 1999  \u2013  May 2001  (1 year 9 months) Demonstrated jetting process to dispense no-flow underfill and recommended best formulation for specific applications. \nDeveloped coursework and taught laboratory courses in Introductory/Advanced Electronics Packaging. Sr. Process TD Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Hillsboro, OR Managed reference design product builds for tablets and Ultrabooks. \nDeveloped processes/tools to support next generation connector capability. Sr. Process TD Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Hillsboro, OR Managed reference design product builds for tablets and Ultrabooks. \nDeveloped processes/tools to support next generation connector capability. SR. MANUFACTURING ENGINEER Tektronix, Inc January 2007  \u2013  June 2013  (6 years 6 months) Established BGA design guidelines to incorporate manufacturing/reliability improvements. Addressed new technologies such as ceramic substrates and land grid array packages \nOwned and updated technology roadmaps to support next generation instrument capabilities. \nLed investigation to identify root cause of early reliability failures on microwave modules at Maxtek. Recommended alternate metallurgy to avoid issues with existing Indium based alloys. \nCreated surface finish calculator to select optimum board finish for new designs. \nDeveloped new assembly process for Samtec edge-mount connectors to eliminate 3x reflow pass and reduced rework of bridged connectors by 95%. \nProposed and implemented novel BGA rework strategy on complex boards. SR. MANUFACTURING ENGINEER Tektronix, Inc January 2007  \u2013  June 2013  (6 years 6 months) Established BGA design guidelines to incorporate manufacturing/reliability improvements. Addressed new technologies such as ceramic substrates and land grid array packages \nOwned and updated technology roadmaps to support next generation instrument capabilities. \nLed investigation to identify root cause of early reliability failures on microwave modules at Maxtek. Recommended alternate metallurgy to avoid issues with existing Indium based alloys. \nCreated surface finish calculator to select optimum board finish for new designs. \nDeveloped new assembly process for Samtec edge-mount connectors to eliminate 3x reflow pass and reduced rework of bridged connectors by 95%. \nProposed and implemented novel BGA rework strategy on complex boards. PROCESS ENGINEER Intel January 2001  \u2013  December 2006  (6 years) Assembly Technology Development \nLed multi-cultural team of 30 to successfully deliver reliability risk assessment and evaluation plan across Q&R/FA/Module to support BGA pitch reduction project.  \nEvaluated 8 different vendors to select next generation laser inspection system, thereby enabling continued usage of low cost screen-print process for future BGA device development. \nSet technical strategy for very fine aperture printing resulting in cost savings of $106.5 million.  \nQualified Lead-Free solder paste/supplier used throughout the company and external OEM/ODM partners. Established reference process to support Intel silicon launches. Received Intel excellence award Q2'05. \nEvaluated socket vendors and conducted DOE's/marathon to demonstrate LF process yields. PROCESS ENGINEER Intel January 2001  \u2013  December 2006  (6 years) Assembly Technology Development \nLed multi-cultural team of 30 to successfully deliver reliability risk assessment and evaluation plan across Q&R/FA/Module to support BGA pitch reduction project.  \nEvaluated 8 different vendors to select next generation laser inspection system, thereby enabling continued usage of low cost screen-print process for future BGA device development. \nSet technical strategy for very fine aperture printing resulting in cost savings of $106.5 million.  \nQualified Lead-Free solder paste/supplier used throughout the company and external OEM/ODM partners. Established reference process to support Intel silicon launches. Received Intel excellence award Q2'05. \nEvaluated socket vendors and conducted DOE's/marathon to demonstrate LF process yields. RESEARCH ASSISTANT Rochester Institute of Technology September 1999  \u2013  May 2001  (1 year 9 months) Demonstrated jetting process to dispense no-flow underfill and recommended best formulation for specific applications. \nDeveloped coursework and taught laboratory courses in Introductory/Advanced Electronics Packaging. RESEARCH ASSISTANT Rochester Institute of Technology September 1999  \u2013  May 2001  (1 year 9 months) Demonstrated jetting process to dispense no-flow underfill and recommended best formulation for specific applications. \nDeveloped coursework and taught laboratory courses in Introductory/Advanced Electronics Packaging. Skills Manufacturing Design of Experiments Design for Manufacturing Lean Manufacturing Failure Analysis Root Cause Problem... Design for Reliability Electronics... Statistical Data... Thermal Analysis Flow Analysis Reliability Engineering Process Simulation Product Development Cross-functional Team... SPC Electronics FMEA Engineering Root Cause Analysis Six Sigma Engineering Management Semiconductors PCB Design See 9+ \u00a0 \u00a0 See less Skills  Manufacturing Design of Experiments Design for Manufacturing Lean Manufacturing Failure Analysis Root Cause Problem... Design for Reliability Electronics... Statistical Data... Thermal Analysis Flow Analysis Reliability Engineering Process Simulation Product Development Cross-functional Team... SPC Electronics FMEA Engineering Root Cause Analysis Six Sigma Engineering Management Semiconductors PCB Design See 9+ \u00a0 \u00a0 See less Manufacturing Design of Experiments Design for Manufacturing Lean Manufacturing Failure Analysis Root Cause Problem... Design for Reliability Electronics... Statistical Data... Thermal Analysis Flow Analysis Reliability Engineering Process Simulation Product Development Cross-functional Team... SPC Electronics FMEA Engineering Root Cause Analysis Six Sigma Engineering Management Semiconductors PCB Design See 9+ \u00a0 \u00a0 See less Manufacturing Design of Experiments Design for Manufacturing Lean Manufacturing Failure Analysis Root Cause Problem... Design for Reliability Electronics... Statistical Data... Thermal Analysis Flow Analysis Reliability Engineering Process Simulation Product Development Cross-functional Team... SPC Electronics FMEA Engineering Root Cause Analysis Six Sigma Engineering Management Semiconductors PCB Design See 9+ \u00a0 \u00a0 See less Education Oregon State University Ph.D.,  Micro/Nano Fabrication 2012 Rochester Institute of Technology MS,  Computer Integrated Manufacturing 2001 Government College of Technology BS,  Mechanical Engineering 1999 Oregon State University Ph.D.,  Micro/Nano Fabrication 2012 Oregon State University Ph.D.,  Micro/Nano Fabrication 2012 Oregon State University Ph.D.,  Micro/Nano Fabrication 2012 Rochester Institute of Technology MS,  Computer Integrated Manufacturing 2001 Rochester Institute of Technology MS,  Computer Integrated Manufacturing 2001 Rochester Institute of Technology MS,  Computer Integrated Manufacturing 2001 Government College of Technology BS,  Mechanical Engineering 1999 Government College of Technology BS,  Mechanical Engineering 1999 Government College of Technology BS,  Mechanical Engineering 1999 ", "Summary \u2022Experienced in semiconductor material growth and characterization. Superior ability to lead and work under pressure. Cross-functional team member, able to work in manufacturing and development situations.  \n\u2022Problem solving, and organization and teamwork skills to accomplish projects.  \n\u2022Strong skills in design of experiments (DOE), data analysis and statistical process control (SPC). \n\u2022Well organized, strong written and oral communication skills. Holds several publications and presentations \n\u2022Experience in writing proposals & grants to defense agencies like ONR, ARL etc for generating funds. \n\u2022Experience with maintenance & supervision of equipments, mentoring of MS and new PhD student. \n\u2022Complete hands-on and processing experience with thin film growth, vacuum systems, leak detection, dry & wet etching of semiconductor materials. Able to work in production and/or development position. \n\u2022Helped in designing and optimizing process parameters for growth reactors of Silicon Carbide. Developed process for controlling & increasing lifetime in SiC epilayers, improved morphology in epilayers in lower off-cut SiC substrates. \n \nSpecialties:  \nChemical Vapor Deposition (CVD)\t \nOptical Microscopy\t \nDry Etching (RIE) \nWet Etching (Molten KOH) \nSEM\t \nSputtering\t \nOxidation\t \nPolishing \nLeak Detection Summary \u2022Experienced in semiconductor material growth and characterization. Superior ability to lead and work under pressure. Cross-functional team member, able to work in manufacturing and development situations.  \n\u2022Problem solving, and organization and teamwork skills to accomplish projects.  \n\u2022Strong skills in design of experiments (DOE), data analysis and statistical process control (SPC). \n\u2022Well organized, strong written and oral communication skills. Holds several publications and presentations \n\u2022Experience in writing proposals & grants to defense agencies like ONR, ARL etc for generating funds. \n\u2022Experience with maintenance & supervision of equipments, mentoring of MS and new PhD student. \n\u2022Complete hands-on and processing experience with thin film growth, vacuum systems, leak detection, dry & wet etching of semiconductor materials. Able to work in production and/or development position. \n\u2022Helped in designing and optimizing process parameters for growth reactors of Silicon Carbide. Developed process for controlling & increasing lifetime in SiC epilayers, improved morphology in epilayers in lower off-cut SiC substrates. \n \nSpecialties:  \nChemical Vapor Deposition (CVD)\t \nOptical Microscopy\t \nDry Etching (RIE) \nWet Etching (Molten KOH) \nSEM\t \nSputtering\t \nOxidation\t \nPolishing \nLeak Detection \u2022Experienced in semiconductor material growth and characterization. Superior ability to lead and work under pressure. Cross-functional team member, able to work in manufacturing and development situations.  \n\u2022Problem solving, and organization and teamwork skills to accomplish projects.  \n\u2022Strong skills in design of experiments (DOE), data analysis and statistical process control (SPC). \n\u2022Well organized, strong written and oral communication skills. Holds several publications and presentations \n\u2022Experience in writing proposals & grants to defense agencies like ONR, ARL etc for generating funds. \n\u2022Experience with maintenance & supervision of equipments, mentoring of MS and new PhD student. \n\u2022Complete hands-on and processing experience with thin film growth, vacuum systems, leak detection, dry & wet etching of semiconductor materials. Able to work in production and/or development position. \n\u2022Helped in designing and optimizing process parameters for growth reactors of Silicon Carbide. Developed process for controlling & increasing lifetime in SiC epilayers, improved morphology in epilayers in lower off-cut SiC substrates. \n \nSpecialties:  \nChemical Vapor Deposition (CVD)\t \nOptical Microscopy\t \nDry Etching (RIE) \nWet Etching (Molten KOH) \nSEM\t \nSputtering\t \nOxidation\t \nPolishing \nLeak Detection \u2022Experienced in semiconductor material growth and characterization. Superior ability to lead and work under pressure. Cross-functional team member, able to work in manufacturing and development situations.  \n\u2022Problem solving, and organization and teamwork skills to accomplish projects.  \n\u2022Strong skills in design of experiments (DOE), data analysis and statistical process control (SPC). \n\u2022Well organized, strong written and oral communication skills. Holds several publications and presentations \n\u2022Experience in writing proposals & grants to defense agencies like ONR, ARL etc for generating funds. \n\u2022Experience with maintenance & supervision of equipments, mentoring of MS and new PhD student. \n\u2022Complete hands-on and processing experience with thin film growth, vacuum systems, leak detection, dry & wet etching of semiconductor materials. Able to work in production and/or development position. \n\u2022Helped in designing and optimizing process parameters for growth reactors of Silicon Carbide. Developed process for controlling & increasing lifetime in SiC epilayers, improved morphology in epilayers in lower off-cut SiC substrates. \n \nSpecialties:  \nChemical Vapor Deposition (CVD)\t \nOptical Microscopy\t \nDry Etching (RIE) \nWet Etching (Molten KOH) \nSEM\t \nSputtering\t \nOxidation\t \nPolishing \nLeak Detection Experience Staff Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Hillsboro, OR Sr. Process TD Engineer Intel Corporation April 2012  \u2013  March 2013  (1 year) Hillsboro Process TD Engineer Intel Corporation January 2009  \u2013  March 2012  (3 years 3 months) Hillsboro Graduate Research Assistant University of South Carolina August 2004  \u2013  September 2008  (4 years 2 months) Graduate Teaching & Research Assistant Indian Institute of Technology, Kanpur January 2001  \u2013  April 2003  (2 years 4 months) Staff Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Hillsboro, OR Staff Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Hillsboro, OR Sr. Process TD Engineer Intel Corporation April 2012  \u2013  March 2013  (1 year) Hillsboro Sr. Process TD Engineer Intel Corporation April 2012  \u2013  March 2013  (1 year) Hillsboro Process TD Engineer Intel Corporation January 2009  \u2013  March 2012  (3 years 3 months) Hillsboro Process TD Engineer Intel Corporation January 2009  \u2013  March 2012  (3 years 3 months) Hillsboro Graduate Research Assistant University of South Carolina August 2004  \u2013  September 2008  (4 years 2 months) Graduate Research Assistant University of South Carolina August 2004  \u2013  September 2008  (4 years 2 months) Graduate Teaching & Research Assistant Indian Institute of Technology, Kanpur January 2001  \u2013  April 2003  (2 years 4 months) Graduate Teaching & Research Assistant Indian Institute of Technology, Kanpur January 2001  \u2013  April 2003  (2 years 4 months) Languages Hindi Native or bilingual proficiency English Professional working proficiency Hindi Native or bilingual proficiency English Professional working proficiency Hindi Native or bilingual proficiency English Professional working proficiency Native or bilingual proficiency Professional working proficiency Skills AFM Photolithography Sputtering Optical Microscopy Polishing Characterization Semiconductors Design of Experiments Materials Science Thin Films CVD Scanning Electron... Materials Vacuum Nanotechnology Matlab Etching Experimentation EDX Powder X-ray Diffraction See 5+ \u00a0 \u00a0 See less Skills  AFM Photolithography Sputtering Optical Microscopy Polishing Characterization Semiconductors Design of Experiments Materials Science Thin Films CVD Scanning Electron... Materials Vacuum Nanotechnology Matlab Etching Experimentation EDX Powder X-ray Diffraction See 5+ \u00a0 \u00a0 See less AFM Photolithography Sputtering Optical Microscopy Polishing Characterization Semiconductors Design of Experiments Materials Science Thin Films CVD Scanning Electron... Materials Vacuum Nanotechnology Matlab Etching Experimentation EDX Powder X-ray Diffraction See 5+ \u00a0 \u00a0 See less AFM Photolithography Sputtering Optical Microscopy Polishing Characterization Semiconductors Design of Experiments Materials Science Thin Films CVD Scanning Electron... Materials Vacuum Nanotechnology Matlab Etching Experimentation EDX Powder X-ray Diffraction See 5+ \u00a0 \u00a0 See less Education University of South Carolina-Columbia PhD 2004  \u2013 2008 Indian Institute of Technology, Kanpur M.Tech 2001  \u2013 2003 REC Surathkal 2000  \u2013 2000 National Institute of Technology Raipur B.E. 1996  \u2013 2000 R.C School Chachai High School 1991  \u2013 1996 University of South Carolina-Columbia PhD 2004  \u2013 2008 University of South Carolina-Columbia PhD 2004  \u2013 2008 University of South Carolina-Columbia PhD 2004  \u2013 2008 Indian Institute of Technology, Kanpur M.Tech 2001  \u2013 2003 Indian Institute of Technology, Kanpur M.Tech 2001  \u2013 2003 Indian Institute of Technology, Kanpur M.Tech 2001  \u2013 2003 REC Surathkal 2000  \u2013 2000 REC Surathkal 2000  \u2013 2000 REC Surathkal 2000  \u2013 2000 National Institute of Technology Raipur B.E. 1996  \u2013 2000 National Institute of Technology Raipur B.E. 1996  \u2013 2000 National Institute of Technology Raipur B.E. 1996  \u2013 2000 R.C School Chachai High School 1991  \u2013 1996 R.C School Chachai High School 1991  \u2013 1996 R.C School Chachai High School 1991  \u2013 1996 Honors & Awards Divisional Award Intel's Logic Technology Development (LTD) June 2009 Divisional Award Intel's Logic Technology Development (LTD) March 2011 Divisional Award Intel's Logic Technology Development (LTD) June 2012 Experimental Design Excellence Award Intel's Logic Technology Development (LTD) June 2012 Divisional Award Intel's Logic Technology Development (LTD) July 2015 Divisional Award Intel's Logic Technology Development (LTD) June 2009 Divisional Award Intel's Logic Technology Development (LTD) June 2009 Divisional Award Intel's Logic Technology Development (LTD) June 2009 Divisional Award Intel's Logic Technology Development (LTD) March 2011 Divisional Award Intel's Logic Technology Development (LTD) March 2011 Divisional Award Intel's Logic Technology Development (LTD) March 2011 Divisional Award Intel's Logic Technology Development (LTD) June 2012 Divisional Award Intel's Logic Technology Development (LTD) June 2012 Divisional Award Intel's Logic Technology Development (LTD) June 2012 Experimental Design Excellence Award Intel's Logic Technology Development (LTD) June 2012 Experimental Design Excellence Award Intel's Logic Technology Development (LTD) June 2012 Experimental Design Excellence Award Intel's Logic Technology Development (LTD) June 2012 Divisional Award Intel's Logic Technology Development (LTD) July 2015 Divisional Award Intel's Logic Technology Development (LTD) July 2015 Divisional Award Intel's Logic Technology Development (LTD) July 2015 ", "Experience Process TD Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Hillsboro, Oregon Graduate Research Assistant University of Louisville July 2004  \u2013  December 2011  (7 years 6 months) Process TD Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Hillsboro, Oregon Process TD Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Hillsboro, Oregon Graduate Research Assistant University of Louisville July 2004  \u2013  December 2011  (7 years 6 months) Graduate Research Assistant University of Louisville July 2004  \u2013  December 2011  (7 years 6 months) Skills Science Scanning Electron... Photolithography AFM MEMS Characterization Sputtering Microfabrication Nanotechnology Etching Thin Films Microfluidics Nanofabrication Electron Beam... CVD Nanomaterials Spectroscopy Materials Science See 3+ \u00a0 \u00a0 See less Skills  Science Scanning Electron... Photolithography AFM MEMS Characterization Sputtering Microfabrication Nanotechnology Etching Thin Films Microfluidics Nanofabrication Electron Beam... CVD Nanomaterials Spectroscopy Materials Science See 3+ \u00a0 \u00a0 See less Science Scanning Electron... Photolithography AFM MEMS Characterization Sputtering Microfabrication Nanotechnology Etching Thin Films Microfluidics Nanofabrication Electron Beam... CVD Nanomaterials Spectroscopy Materials Science See 3+ \u00a0 \u00a0 See less Science Scanning Electron... Photolithography AFM MEMS Characterization Sputtering Microfabrication Nanotechnology Etching Thin Films Microfluidics Nanofabrication Electron Beam... CVD Nanomaterials Spectroscopy Materials Science See 3+ \u00a0 \u00a0 See less Education University of Louisville PhD,  Electrical Engineering 2008  \u2013 2011 University of Louisville Master of Science (MS),  Electrical Engineering 2004  \u2013 2008 University of Louisville PhD,  Electrical Engineering 2008  \u2013 2011 University of Louisville PhD,  Electrical Engineering 2008  \u2013 2011 University of Louisville PhD,  Electrical Engineering 2008  \u2013 2011 University of Louisville Master of Science (MS),  Electrical Engineering 2004  \u2013 2008 University of Louisville Master of Science (MS),  Electrical Engineering 2004  \u2013 2008 University of Louisville Master of Science (MS),  Electrical Engineering 2004  \u2013 2008 ", "Summary Specialties: Solidworks, AutoCAD, PRO/E, Trace, Solar Systems Engineering, COSMOS Summary Specialties: Solidworks, AutoCAD, PRO/E, Trace, Solar Systems Engineering, COSMOS Specialties: Solidworks, AutoCAD, PRO/E, Trace, Solar Systems Engineering, COSMOS Specialties: Solidworks, AutoCAD, PRO/E, Trace, Solar Systems Engineering, COSMOS Experience Process TD Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) LAB ASSISTANT San Jose State University May 2008  \u2013  May 2009  (1 year 1 month) fall 2008-spring 2009 \nWorked as lab/student assistant in mechanical workshop to help the students in their project work and maintaining workshop machines and tools. Mechanical Engineer Gujarat Otofilt May 2004  \u2013  June 2007  (3 years 2 months) Worked as a junior mechanical design engineer in a firm designing and manufacturing, industrial filers and strainers used for any kind of air, gas, water, oil and other different fluids with CS, SS and alloy steel as material using AutoCAD Software. Process TD Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Process TD Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) LAB ASSISTANT San Jose State University May 2008  \u2013  May 2009  (1 year 1 month) fall 2008-spring 2009 \nWorked as lab/student assistant in mechanical workshop to help the students in their project work and maintaining workshop machines and tools. LAB ASSISTANT San Jose State University May 2008  \u2013  May 2009  (1 year 1 month) fall 2008-spring 2009 \nWorked as lab/student assistant in mechanical workshop to help the students in their project work and maintaining workshop machines and tools. Mechanical Engineer Gujarat Otofilt May 2004  \u2013  June 2007  (3 years 2 months) Worked as a junior mechanical design engineer in a firm designing and manufacturing, industrial filers and strainers used for any kind of air, gas, water, oil and other different fluids with CS, SS and alloy steel as material using AutoCAD Software. Mechanical Engineer Gujarat Otofilt May 2004  \u2013  June 2007  (3 years 2 months) Worked as a junior mechanical design engineer in a firm designing and manufacturing, industrial filers and strainers used for any kind of air, gas, water, oil and other different fluids with CS, SS and alloy steel as material using AutoCAD Software. Skills Solidworks AutoCAD Finite Element Analysis Engineering CAD Materials Labview Manufacturing Matlab HVAC ANSYS Simulations Pro Engineer C SMT Machines Die Attach JMP Semiconductor Packaging Design of Experiments Characterization Failure Analysis Semiconductors SolidWorks PTC Creo See 9+ \u00a0 \u00a0 See less Skills  Solidworks AutoCAD Finite Element Analysis Engineering CAD Materials Labview Manufacturing Matlab HVAC ANSYS Simulations Pro Engineer C SMT Machines Die Attach JMP Semiconductor Packaging Design of Experiments Characterization Failure Analysis Semiconductors SolidWorks PTC Creo See 9+ \u00a0 \u00a0 See less Solidworks AutoCAD Finite Element Analysis Engineering CAD Materials Labview Manufacturing Matlab HVAC ANSYS Simulations Pro Engineer C SMT Machines Die Attach JMP Semiconductor Packaging Design of Experiments Characterization Failure Analysis Semiconductors SolidWorks PTC Creo See 9+ \u00a0 \u00a0 See less Solidworks AutoCAD Finite Element Analysis Engineering CAD Materials Labview Manufacturing Matlab HVAC ANSYS Simulations Pro Engineer C SMT Machines Die Attach JMP Semiconductor Packaging Design of Experiments Characterization Failure Analysis Semiconductors SolidWorks PTC Creo See 9+ \u00a0 \u00a0 See less Education San Jose State University MS,  Mechanical Engineering 2007  \u2013 2009 Activities and Societies:\u00a0 ASME San Jose State University M.S,  Mechanical Engineering; Design Engineering 2007  \u2013 2009 Relevant coursework: Finite Element Analysis, Computer Aided Design, Advanced Finite Element Analysis, Advance Stress Analysis, Rigid Body Dynamics, Solar System Engineering and HVAC. Hemchandracharya North Gujarat University B.S,  Mechanical Engineering 2003  \u2013 2007 MK San Jose State University MS,  Mechanical Engineering 2007  \u2013 2009 Activities and Societies:\u00a0 ASME San Jose State University MS,  Mechanical Engineering 2007  \u2013 2009 Activities and Societies:\u00a0 ASME San Jose State University MS,  Mechanical Engineering 2007  \u2013 2009 Activities and Societies:\u00a0 ASME San Jose State University M.S,  Mechanical Engineering; Design Engineering 2007  \u2013 2009 Relevant coursework: Finite Element Analysis, Computer Aided Design, Advanced Finite Element Analysis, Advance Stress Analysis, Rigid Body Dynamics, Solar System Engineering and HVAC. San Jose State University M.S,  Mechanical Engineering; Design Engineering 2007  \u2013 2009 Relevant coursework: Finite Element Analysis, Computer Aided Design, Advanced Finite Element Analysis, Advance Stress Analysis, Rigid Body Dynamics, Solar System Engineering and HVAC. San Jose State University M.S,  Mechanical Engineering; Design Engineering 2007  \u2013 2009 Relevant coursework: Finite Element Analysis, Computer Aided Design, Advanced Finite Element Analysis, Advance Stress Analysis, Rigid Body Dynamics, Solar System Engineering and HVAC. Hemchandracharya North Gujarat University B.S,  Mechanical Engineering 2003  \u2013 2007 Hemchandracharya North Gujarat University B.S,  Mechanical Engineering 2003  \u2013 2007 Hemchandracharya North Gujarat University B.S,  Mechanical Engineering 2003  \u2013 2007 MK MK MK "]}