-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cordiccart2pol is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (14 downto 0);
    y : IN STD_LOGIC_VECTOR (14 downto 0);
    r : OUT STD_LOGIC_VECTOR (14 downto 0);
    r_ap_vld : OUT STD_LOGIC;
    theta : OUT STD_LOGIC_VECTOR (14 downto 0);
    theta_ap_vld : OUT STD_LOGIC );
end;


architecture behav of cordiccart2pol is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cordiccart2pol_cordiccart2pol,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=1000.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.873750,HLS_SYN_LAT=14,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=780,HLS_SYN_LUT=1597,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv10_100 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_const_lv10_380 : STD_LOGIC_VECTOR (9 downto 0) := "1110000000";
    constant ap_const_lv10_80 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_const_lv14_3ADA : STD_LOGIC_VECTOR (13 downto 0) := "11101011011010";
    constant ap_const_lv14_13FC : STD_LOGIC_VECTOR (13 downto 0) := "01001111111100";
    constant ap_const_lv14_2C04 : STD_LOGIC_VECTOR (13 downto 0) := "10110000000100";
    constant ap_const_lv14_526 : STD_LOGIC_VECTOR (13 downto 0) := "00010100100110";
    constant ap_const_lv14_382A : STD_LOGIC_VECTOR (13 downto 0) := "11100000101010";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv11_406 : STD_LOGIC_VECTOR (10 downto 0) := "10000000110";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv8_C0 : STD_LOGIC_VECTOR (7 downto 0) := "11000000";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv14_3FE0 : STD_LOGIC_VECTOR (13 downto 0) := "11111111100000";
    constant ap_const_lv14_20 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_F8 : STD_LOGIC_VECTOR (7 downto 0) := "11111000";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv11_5E4 : STD_LOGIC_VECTOR (10 downto 0) := "10111100100";
    constant ap_const_lv11_5EC : STD_LOGIC_VECTOR (10 downto 0) := "10111101100";
    constant ap_const_lv15_4DBC : STD_LOGIC_VECTOR (14 downto 0) := "100110110111100";
    constant ap_const_lv15_3244 : STD_LOGIC_VECTOR (14 downto 0) := "011001001000100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_fu_148_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1203 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_cordic_V_35_fu_168_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_35_reg_1208 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_32_fu_176_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_32_reg_1215 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_reg_1222 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1228 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_cordic_V_4_fu_212_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_4_reg_1234 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal y_cordic_V_4_fu_219_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_4_reg_1240 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_22_reg_1246 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_23_reg_1251 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_3_reg_1256 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_cordic_V_7_fu_280_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_7_reg_1263 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal y_cordic_V_7_fu_287_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_7_reg_1269 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_24_reg_1275 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_25_reg_1280 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_reg_1285 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1291 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_cordic_V_10_fu_356_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_10_reg_1296 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal y_cordic_V_10_fu_363_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_10_reg_1302 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_26_reg_1308 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_27_reg_1313 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_reg_1318 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_1324 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_cordic_V_13_fu_432_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_13_reg_1329 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal y_cordic_V_13_fu_439_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_13_reg_1335 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_28_reg_1342 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_29_reg_1347 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_reg_1352 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_cordic_V_14_fu_485_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_14_reg_1358 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal y_cordic_V_15_fu_495_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_15_reg_1363 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_16_fu_500_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_16_reg_1368 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_31_reg_1374 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_reg_1379 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal x_cordic_V_17_fu_562_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_17_reg_1385 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_17_fu_567_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_17_reg_1390 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_18_fu_573_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_18_reg_1395 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_18_fu_578_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_18_reg_1400 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln36_5_fu_600_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln36_5_reg_1405 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_reg_1410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal x_cordic_V_20_fu_652_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_20_reg_1416 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_20_fu_658_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_20_reg_1421 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_21_fu_664_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_21_reg_1426 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_21_fu_670_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_21_reg_1431 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_13_reg_1436 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1441 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal x_cordic_V_23_fu_730_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_23_reg_1447 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_23_fu_736_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_23_reg_1452 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_24_fu_742_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_24_reg_1457 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_24_fu_748_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_24_reg_1462 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_15_reg_1467 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1472 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal x_cordic_V_26_fu_808_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_26_reg_1478 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_26_fu_814_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_26_reg_1483 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_27_fu_820_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_27_reg_1488 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_27_fu_826_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_27_reg_1493 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_17_reg_1498 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_1503 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal x_cordic_V_29_fu_886_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_29_reg_1509 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_29_fu_892_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_29_reg_1514 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_30_fu_898_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_30_reg_1519 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_30_fu_904_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_30_reg_1524 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_19_reg_1529 : STD_LOGIC_VECTOR (0 downto 0);
    signal theta_out_V_2_fu_932_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal theta_out_V_2_reg_1534 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal select_ln1697_fu_939_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln1697_reg_1539 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln1697_4_fu_946_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln1697_4_reg_1544 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln1697_13_fu_953_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1697_13_reg_1549 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1697_16_fu_960_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln1697_16_reg_1554 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln1697_19_fu_967_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1697_19_reg_1559 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1697_22_fu_974_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1697_22_reg_1564 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_reg_1569 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_cordic_V_32_fu_1013_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_32_reg_1574 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_33_fu_1019_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_33_reg_1579 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln36_fu_1033_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln36_reg_1584 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln36_1_fu_1045_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln36_1_reg_1589 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal add_ln36_3_fu_1054_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln36_3_reg_1594 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln36_7_fu_1067_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln36_7_reg_1599 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_3_reg_1604 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_reg_1609 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1394_fu_1125_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1394_reg_1614 : STD_LOGIC_VECTOR (14 downto 0);
    signal theta_out_V_3_fu_1142_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal theta_out_V_3_reg_1619 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal x_cordic_V_fu_156_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_fu_162_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_3_fu_208_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_36_fu_200_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_2_fu_204_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_fu_254_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_1_fu_257_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_6_fu_270_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_5_fu_260_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_6_fu_275_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_5_fu_265_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_2_fu_330_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_3_fu_333_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_9_fu_346_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_8_fu_336_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_9_fu_351_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_8_fu_341_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_4_fu_406_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_5_fu_409_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_12_fu_422_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_11_fu_412_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_12_fu_427_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_11_fu_417_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_6_fu_474_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_7_fu_477_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_15_fu_490_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_cordic_V_14_fu_480_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_9_fu_517_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_cordic_V_16_fu_532_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_30_fu_537_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1534_8_fu_547_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_9_fu_551_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_11_fu_584_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1697_10_fu_592_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1697_7_fu_524_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_cordic_V_19_fu_611_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_32_fu_616_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_cordic_V_19_fu_606_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_33_fu_630_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1534_10_fu_626_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_11_fu_640_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_22_fu_689_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_34_fu_694_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_cordic_V_22_fu_684_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_35_fu_708_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1534_12_fu_704_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_13_fu_718_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_25_fu_767_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_36_fu_772_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_cordic_V_25_fu_762_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_37_fu_786_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1534_14_fu_782_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_15_fu_796_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_cordic_V_28_fu_845_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_38_fu_850_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal x_cordic_V_28_fu_840_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_39_fu_864_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1534_16_fu_860_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_17_fu_874_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal theta_out_V_1_fu_925_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal theta_out_V_fu_918_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal y_cordic_V_31_fu_986_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_40_fu_991_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_cordic_V_31_fu_981_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_18_fu_1001_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_21_fu_1025_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln36_fu_1041_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln36_2_fu_1050_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln36_1_fu_1059_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln36_6_fu_1062_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_cordic_V_34_fu_1072_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_1_fu_1077_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_2_fu_1091_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1534_19_fu_1087_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_20_fu_1101_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln36_fu_1131_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln36_fu_1139_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln36_4_fu_1134_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1534_22_fu_1151_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln1394_fu_1154_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_21_fu_1148_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_22_fu_1169_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln55_fu_1176_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln36_2_fu_1166_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln55_fu_1184_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                add_ln1394_reg_1614 <= add_ln1394_fu_1125_p2;
                    add_ln36_1_reg_1589(7 downto 4) <= add_ln36_1_fu_1045_p2(7 downto 4);
                    add_ln36_3_reg_1594(13 downto 1) <= add_ln36_3_fu_1054_p2(13 downto 1);
                    add_ln36_7_reg_1599(10 downto 1) <= add_ln36_7_fu_1067_p2(10 downto 1);
                r_3_reg_1604 <= x_cordic_V_34_fu_1072_p3(14 downto 6);
                r_V_reg_1609 <= x_cordic_V_34_fu_1072_p3(14 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                    add_ln36_5_reg_1405(9 downto 8) <= add_ln36_5_fu_600_p2(9 downto 8);
                tmp_10_reg_1379 <= y_cordic_V_16_fu_532_p3(14 downto 14);
                x_cordic_V_17_reg_1385 <= x_cordic_V_17_fu_562_p2;
                x_cordic_V_18_reg_1395 <= x_cordic_V_18_fu_573_p2;
                y_cordic_V_17_reg_1390 <= y_cordic_V_17_fu_567_p2;
                y_cordic_V_18_reg_1400 <= y_cordic_V_18_fu_578_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                r_V_22_reg_1246 <= y_cordic_V_4_fu_219_p3(14 downto 1);
                r_V_23_reg_1251 <= x_cordic_V_4_fu_212_p3(14 downto 1);
                tmp_3_reg_1256 <= y_cordic_V_4_fu_219_p3(14 downto 14);
                x_cordic_V_4_reg_1234 <= x_cordic_V_4_fu_212_p3;
                y_cordic_V_4_reg_1240 <= y_cordic_V_4_fu_219_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                r_V_24_reg_1275 <= y_cordic_V_7_fu_287_p3(14 downto 2);
                r_V_25_reg_1280 <= x_cordic_V_7_fu_280_p3(14 downto 2);
                tmp_4_reg_1285 <= y_cordic_V_7_fu_287_p3(14 downto 14);
                tmp_5_reg_1291 <= y_cordic_V_7_fu_287_p3(14 downto 14);
                x_cordic_V_7_reg_1263 <= x_cordic_V_7_fu_280_p3;
                y_cordic_V_7_reg_1269 <= y_cordic_V_7_fu_287_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                r_V_26_reg_1308 <= y_cordic_V_10_fu_363_p3(14 downto 3);
                r_V_27_reg_1313 <= x_cordic_V_10_fu_356_p3(14 downto 3);
                tmp_6_reg_1318 <= y_cordic_V_10_fu_363_p3(14 downto 14);
                tmp_7_reg_1324 <= y_cordic_V_10_fu_363_p3(14 downto 14);
                x_cordic_V_10_reg_1296 <= x_cordic_V_10_fu_356_p3;
                y_cordic_V_10_reg_1302 <= y_cordic_V_10_fu_363_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                r_V_28_reg_1342 <= y_cordic_V_13_fu_439_p3(14 downto 4);
                r_V_29_reg_1347 <= x_cordic_V_13_fu_432_p3(14 downto 4);
                tmp_8_reg_1352 <= y_cordic_V_13_fu_439_p3(14 downto 14);
                x_cordic_V_13_reg_1329 <= x_cordic_V_13_fu_432_p3;
                y_cordic_V_13_reg_1335 <= y_cordic_V_13_fu_439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                r_V_31_reg_1374 <= x_cordic_V_16_fu_500_p3(14 downto 5);
                x_cordic_V_16_reg_1368 <= x_cordic_V_16_fu_500_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                    select_ln1697_13_reg_1549(7) <= select_ln1697_13_fu_953_p3(7);
                    select_ln1697_16_reg_1554(13 downto 6) <= select_ln1697_16_fu_960_p3(13 downto 6);
                    select_ln1697_19_reg_1559(7 downto 5) <= select_ln1697_19_fu_967_p3(7 downto 5);
                    select_ln1697_22_reg_1564(7 downto 4) <= select_ln1697_22_fu_974_p3(7 downto 4);
                    select_ln1697_4_reg_1544(2 downto 1) <= select_ln1697_4_fu_946_p3(2 downto 1);    select_ln1697_4_reg_1544(10) <= select_ln1697_4_fu_946_p3(10);
                    select_ln1697_reg_1539(1) <= select_ln1697_fu_939_p3(1);    select_ln1697_reg_1539(3) <= select_ln1697_fu_939_p3(3);    select_ln1697_reg_1539(5) <= select_ln1697_fu_939_p3(5);    select_ln1697_reg_1539(13 downto 11) <= select_ln1697_fu_939_p3(13 downto 11);
                    select_ln36_reg_1584(3) <= select_ln36_fu_1033_p3(3);
                    theta_out_V_2_reg_1534(13 downto 1) <= theta_out_V_2_fu_932_p3(13 downto 1);
                tmp_20_reg_1569 <= y_cordic_V_31_fu_986_p3(14 downto 14);
                x_cordic_V_32_reg_1574 <= x_cordic_V_32_fu_1013_p2;
                x_cordic_V_33_reg_1579 <= x_cordic_V_33_fu_1019_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                    theta_out_V_3_reg_1619(13 downto 1) <= theta_out_V_3_fu_1142_p2(13 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                tmp_12_reg_1410 <= y_cordic_V_19_fu_611_p3(14 downto 14);
                tmp_13_reg_1436 <= y_cordic_V_19_fu_611_p3(14 downto 14);
                x_cordic_V_20_reg_1416 <= x_cordic_V_20_fu_652_p2;
                x_cordic_V_21_reg_1426 <= x_cordic_V_21_fu_664_p2;
                y_cordic_V_20_reg_1421 <= y_cordic_V_20_fu_658_p2;
                y_cordic_V_21_reg_1431 <= y_cordic_V_21_fu_670_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                tmp_14_reg_1441 <= y_cordic_V_22_fu_689_p3(14 downto 14);
                tmp_15_reg_1467 <= y_cordic_V_22_fu_689_p3(14 downto 14);
                x_cordic_V_23_reg_1447 <= x_cordic_V_23_fu_730_p2;
                x_cordic_V_24_reg_1457 <= x_cordic_V_24_fu_742_p2;
                y_cordic_V_23_reg_1452 <= y_cordic_V_23_fu_736_p2;
                y_cordic_V_24_reg_1462 <= y_cordic_V_24_fu_748_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                tmp_16_reg_1472 <= y_cordic_V_25_fu_767_p3(14 downto 14);
                tmp_17_reg_1498 <= y_cordic_V_25_fu_767_p3(14 downto 14);
                x_cordic_V_26_reg_1478 <= x_cordic_V_26_fu_808_p2;
                x_cordic_V_27_reg_1488 <= x_cordic_V_27_fu_820_p2;
                y_cordic_V_26_reg_1483 <= y_cordic_V_26_fu_814_p2;
                y_cordic_V_27_reg_1493 <= y_cordic_V_27_fu_826_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                tmp_18_reg_1503 <= y_cordic_V_28_fu_845_p3(14 downto 14);
                tmp_19_reg_1529 <= y_cordic_V_28_fu_845_p3(14 downto 14);
                x_cordic_V_29_reg_1509 <= x_cordic_V_29_fu_886_p2;
                x_cordic_V_30_reg_1519 <= x_cordic_V_30_fu_898_p2;
                y_cordic_V_29_reg_1514 <= y_cordic_V_29_fu_892_p2;
                y_cordic_V_30_reg_1524 <= y_cordic_V_30_fu_904_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                tmp_1_reg_1222 <= y_cordic_V_32_fu_176_p3(14 downto 14);
                tmp_2_reg_1228 <= y_cordic_V_32_fu_176_p3(14 downto 14);
                tmp_reg_1203 <= x(14 downto 14);
                x_cordic_V_35_reg_1208 <= x_cordic_V_35_fu_168_p3;
                y_cordic_V_32_reg_1215 <= y_cordic_V_32_fu_176_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_8_reg_1352 = ap_const_lv1_0))) then
                y_cordic_V_14_reg_1358 <= y_cordic_V_14_fu_485_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_8_reg_1352 = ap_const_lv1_1))) then
                y_cordic_V_15_reg_1363 <= y_cordic_V_15_fu_495_p2;
            end if;
        end if;
    end process;
    add_ln36_5_reg_1405(7 downto 0) <= "10000000";
    theta_out_V_2_reg_1534(0) <= '0';
    select_ln1697_reg_1539(0) <= '0';
    select_ln1697_reg_1539(2 downto 2) <= "0";
    select_ln1697_reg_1539(4 downto 4) <= "0";
    select_ln1697_reg_1539(10 downto 6) <= "00000";
    select_ln1697_4_reg_1544(0) <= '0';
    select_ln1697_4_reg_1544(9 downto 3) <= "0000000";
    select_ln1697_13_reg_1549(6 downto 0) <= "1000000";
    select_ln1697_16_reg_1554(5 downto 0) <= "100000";
    select_ln1697_19_reg_1559(4 downto 0) <= "10000";
    select_ln1697_22_reg_1564(3 downto 0) <= "1000";
    select_ln36_reg_1584(2 downto 0) <= "100";
    select_ln36_reg_1584(10 downto 4) <= "1011110";
    add_ln36_1_reg_1589(3 downto 0) <= "1000";
    add_ln36_3_reg_1594(0) <= '0';
    add_ln36_7_reg_1599(0) <= '0';
    theta_out_V_3_reg_1619(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1394_fu_1125_p2 <= std_logic_vector(signed(sext_ln1534_19_fu_1087_p1) + signed(sext_ln1534_20_fu_1101_p1));
    add_ln36_1_fu_1045_p2 <= std_logic_vector(unsigned(add_ln36_fu_1041_p2) + unsigned(select_ln1697_22_reg_1564));
    add_ln36_2_fu_1050_p2 <= std_logic_vector(unsigned(theta_out_V_2_reg_1534) + unsigned(select_ln1697_reg_1539));
    add_ln36_3_fu_1054_p2 <= std_logic_vector(unsigned(add_ln36_2_fu_1050_p2) + unsigned(select_ln1697_16_reg_1554));
    add_ln36_4_fu_1134_p2 <= std_logic_vector(unsigned(add_ln36_3_reg_1594) + unsigned(sext_ln36_fu_1131_p1));
    add_ln36_5_fu_600_p2 <= std_logic_vector(unsigned(select_ln1697_10_fu_592_p3) + unsigned(select_ln1697_7_fu_524_p3));
    add_ln36_6_fu_1062_p2 <= std_logic_vector(signed(sext_ln36_1_fu_1059_p1) + signed(select_ln1697_4_reg_1544));
    add_ln36_7_fu_1067_p2 <= std_logic_vector(unsigned(select_ln36_reg_1584) + unsigned(add_ln36_6_fu_1062_p2));
    add_ln36_fu_1041_p2 <= std_logic_vector(unsigned(select_ln1697_13_reg_1549) + unsigned(select_ln1697_19_reg_1559));
    add_ln55_fu_1184_p2 <= std_logic_vector(unsigned(select_ln55_fu_1176_p3) + unsigned(sext_ln36_2_fu_1166_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    r <= std_logic_vector(unsigned(sub_ln1394_fu_1154_p2) - unsigned(sext_ln1534_21_fu_1148_p1));
    r_1_fu_1077_p4 <= x_cordic_V_34_fu_1072_p3(14 downto 1);
    r_2_fu_1091_p4 <= x_cordic_V_34_fu_1072_p3(14 downto 3);
    r_V_30_fu_537_p4 <= y_cordic_V_16_fu_532_p3(14 downto 5);
    r_V_32_fu_616_p4 <= y_cordic_V_19_fu_611_p3(14 downto 6);
    r_V_33_fu_630_p4 <= x_cordic_V_19_fu_606_p3(14 downto 6);
    r_V_34_fu_694_p4 <= y_cordic_V_22_fu_689_p3(14 downto 7);
    r_V_35_fu_708_p4 <= x_cordic_V_22_fu_684_p3(14 downto 7);
    r_V_36_fu_772_p4 <= y_cordic_V_25_fu_767_p3(14 downto 8);
    r_V_37_fu_786_p4 <= x_cordic_V_25_fu_762_p3(14 downto 8);
    r_V_38_fu_850_p4 <= y_cordic_V_28_fu_845_p3(14 downto 9);
    r_V_39_fu_864_p4 <= x_cordic_V_28_fu_840_p3(14 downto 9);
    r_V_40_fu_991_p4 <= y_cordic_V_31_fu_986_p3(14 downto 10);

    r_ap_vld_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            r_ap_vld <= ap_const_logic_1;
        else 
            r_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1697_10_fu_592_p3 <= 
        ap_const_lv10_380 when (tmp_11_fu_584_p3(0) = '1') else 
        ap_const_lv10_80;
    select_ln1697_13_fu_953_p3 <= 
        ap_const_lv8_C0 when (tmp_13_reg_1436(0) = '1') else 
        ap_const_lv8_40;
    select_ln1697_16_fu_960_p3 <= 
        ap_const_lv14_3FE0 when (tmp_15_reg_1467(0) = '1') else 
        ap_const_lv14_20;
    select_ln1697_19_fu_967_p3 <= 
        ap_const_lv8_F0 when (tmp_17_reg_1498(0) = '1') else 
        ap_const_lv8_10;
    select_ln1697_22_fu_974_p3 <= 
        ap_const_lv8_F8 when (tmp_19_reg_1529(0) = '1') else 
        ap_const_lv8_8;
    select_ln1697_4_fu_946_p3 <= 
        ap_const_lv11_406 when (tmp_7_reg_1324(0) = '1') else 
        ap_const_lv11_0;
    select_ln1697_7_fu_524_p3 <= 
        ap_const_lv10_300 when (tmp_9_fu_517_p3(0) = '1') else 
        ap_const_lv10_100;
    select_ln1697_fu_939_p3 <= 
        ap_const_lv14_382A when (tmp_5_reg_1291(0) = '1') else 
        ap_const_lv14_0;
    select_ln36_fu_1033_p3 <= 
        ap_const_lv11_5E4 when (tmp_21_fu_1025_p3(0) = '1') else 
        ap_const_lv11_5EC;
    select_ln55_fu_1176_p3 <= 
        ap_const_lv15_4DBC when (tmp_22_fu_1169_p3(0) = '1') else 
        ap_const_lv15_3244;
        sext_ln1534_10_fu_626_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_32_fu_616_p4),15));

        sext_ln1534_11_fu_640_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_33_fu_630_p4),15));

        sext_ln1534_12_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_34_fu_694_p4),15));

        sext_ln1534_13_fu_718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_35_fu_708_p4),15));

        sext_ln1534_14_fu_782_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_36_fu_772_p4),15));

        sext_ln1534_15_fu_796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_37_fu_786_p4),15));

        sext_ln1534_16_fu_860_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_38_fu_850_p4),15));

        sext_ln1534_17_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_39_fu_864_p4),15));

        sext_ln1534_18_fu_1001_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_40_fu_991_p4),15));

        sext_ln1534_19_fu_1087_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_1_fu_1077_p4),15));

        sext_ln1534_1_fu_257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_23_reg_1251),15));

        sext_ln1534_20_fu_1101_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_2_fu_1091_p4),15));

        sext_ln1534_21_fu_1148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_3_reg_1604),15));

        sext_ln1534_22_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_reg_1609),15));

        sext_ln1534_2_fu_330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_24_reg_1275),15));

        sext_ln1534_3_fu_333_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_25_reg_1280),15));

        sext_ln1534_4_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_26_reg_1308),15));

        sext_ln1534_5_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_27_reg_1313),15));

        sext_ln1534_6_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_28_reg_1342),15));

        sext_ln1534_7_fu_477_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_29_reg_1347),15));

        sext_ln1534_8_fu_547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_30_fu_537_p4),15));

        sext_ln1534_9_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_31_reg_1374),15));

        sext_ln1534_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_22_reg_1246),15));

        sext_ln36_1_fu_1059_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln36_5_reg_1405),11));

        sext_ln36_2_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(theta_out_V_3_reg_1619),15));

        sext_ln36_fu_1131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln36_1_reg_1589),14));

    sub_ln1394_fu_1154_p2 <= std_logic_vector(unsigned(add_ln1394_reg_1614) - unsigned(sext_ln1534_22_fu_1151_p1));
    theta <= 
        add_ln55_fu_1184_p2 when (tmp_reg_1203(0) = '1') else 
        sext_ln36_2_fu_1166_p1;

    theta_ap_vld_assign_proc : process(ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            theta_ap_vld <= ap_const_logic_1;
        else 
            theta_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    theta_out_V_1_fu_925_p3 <= 
        ap_const_lv14_2C04 when (tmp_2_reg_1228(0) = '1') else 
        ap_const_lv14_526;
    theta_out_V_2_fu_932_p3 <= 
        theta_out_V_1_fu_925_p3 when (tmp_3_reg_1256(0) = '1') else 
        theta_out_V_fu_918_p3;
    theta_out_V_3_fu_1142_p2 <= std_logic_vector(unsigned(zext_ln36_fu_1139_p1) + unsigned(add_ln36_4_fu_1134_p2));
    theta_out_V_fu_918_p3 <= 
        ap_const_lv14_3ADA when (tmp_2_reg_1228(0) = '1') else 
        ap_const_lv14_13FC;
    tmp_11_fu_584_p3 <= y_cordic_V_16_fu_532_p3(14 downto 14);
    tmp_21_fu_1025_p3 <= y_cordic_V_31_fu_986_p3(14 downto 14);
    tmp_22_fu_1169_p3 <= y(14 downto 14);
    tmp_9_fu_517_p3 <= y_cordic_V_13_reg_1335(14 downto 14);
    tmp_fu_148_p3 <= x(14 downto 14);
    x_cordic_V_10_fu_356_p3 <= 
        x_cordic_V_9_fu_346_p2 when (tmp_4_reg_1285(0) = '1') else 
        x_cordic_V_8_fu_336_p2;
    x_cordic_V_11_fu_412_p2 <= std_logic_vector(unsigned(x_cordic_V_10_reg_1296) + unsigned(sext_ln1534_4_fu_406_p1));
    x_cordic_V_12_fu_422_p2 <= std_logic_vector(unsigned(x_cordic_V_10_reg_1296) - unsigned(sext_ln1534_4_fu_406_p1));
    x_cordic_V_13_fu_432_p3 <= 
        x_cordic_V_12_fu_422_p2 when (tmp_6_reg_1318(0) = '1') else 
        x_cordic_V_11_fu_412_p2;
    x_cordic_V_14_fu_480_p2 <= std_logic_vector(unsigned(x_cordic_V_13_reg_1329) + unsigned(sext_ln1534_6_fu_474_p1));
    x_cordic_V_15_fu_490_p2 <= std_logic_vector(unsigned(x_cordic_V_13_reg_1329) - unsigned(sext_ln1534_6_fu_474_p1));
    x_cordic_V_16_fu_500_p3 <= 
        x_cordic_V_15_fu_490_p2 when (tmp_8_reg_1352(0) = '1') else 
        x_cordic_V_14_fu_480_p2;
    x_cordic_V_17_fu_562_p2 <= std_logic_vector(unsigned(x_cordic_V_16_reg_1368) + unsigned(sext_ln1534_8_fu_547_p1));
    x_cordic_V_18_fu_573_p2 <= std_logic_vector(unsigned(x_cordic_V_16_reg_1368) - unsigned(sext_ln1534_8_fu_547_p1));
    x_cordic_V_19_fu_606_p3 <= 
        x_cordic_V_18_reg_1395 when (tmp_10_reg_1379(0) = '1') else 
        x_cordic_V_17_reg_1385;
    x_cordic_V_20_fu_652_p2 <= std_logic_vector(unsigned(x_cordic_V_19_fu_606_p3) + unsigned(sext_ln1534_10_fu_626_p1));
    x_cordic_V_21_fu_664_p2 <= std_logic_vector(unsigned(x_cordic_V_19_fu_606_p3) - unsigned(sext_ln1534_10_fu_626_p1));
    x_cordic_V_22_fu_684_p3 <= 
        x_cordic_V_21_reg_1426 when (tmp_12_reg_1410(0) = '1') else 
        x_cordic_V_20_reg_1416;
    x_cordic_V_23_fu_730_p2 <= std_logic_vector(unsigned(x_cordic_V_22_fu_684_p3) + unsigned(sext_ln1534_12_fu_704_p1));
    x_cordic_V_24_fu_742_p2 <= std_logic_vector(unsigned(x_cordic_V_22_fu_684_p3) - unsigned(sext_ln1534_12_fu_704_p1));
    x_cordic_V_25_fu_762_p3 <= 
        x_cordic_V_24_reg_1457 when (tmp_14_reg_1441(0) = '1') else 
        x_cordic_V_23_reg_1447;
    x_cordic_V_26_fu_808_p2 <= std_logic_vector(unsigned(x_cordic_V_25_fu_762_p3) + unsigned(sext_ln1534_14_fu_782_p1));
    x_cordic_V_27_fu_820_p2 <= std_logic_vector(unsigned(x_cordic_V_25_fu_762_p3) - unsigned(sext_ln1534_14_fu_782_p1));
    x_cordic_V_28_fu_840_p3 <= 
        x_cordic_V_27_reg_1488 when (tmp_16_reg_1472(0) = '1') else 
        x_cordic_V_26_reg_1478;
    x_cordic_V_29_fu_886_p2 <= std_logic_vector(unsigned(x_cordic_V_28_fu_840_p3) + unsigned(sext_ln1534_16_fu_860_p1));
    x_cordic_V_30_fu_898_p2 <= std_logic_vector(unsigned(x_cordic_V_28_fu_840_p3) - unsigned(sext_ln1534_16_fu_860_p1));
    x_cordic_V_31_fu_981_p3 <= 
        x_cordic_V_30_reg_1519 when (tmp_18_reg_1503(0) = '1') else 
        x_cordic_V_29_reg_1509;
    x_cordic_V_32_fu_1013_p2 <= std_logic_vector(unsigned(x_cordic_V_31_fu_981_p3) + unsigned(sext_ln1534_18_fu_1001_p1));
    x_cordic_V_33_fu_1019_p2 <= std_logic_vector(unsigned(x_cordic_V_31_fu_981_p3) - unsigned(sext_ln1534_18_fu_1001_p1));
    x_cordic_V_34_fu_1072_p3 <= 
        x_cordic_V_33_reg_1579 when (tmp_20_reg_1569(0) = '1') else 
        x_cordic_V_32_reg_1574;
    x_cordic_V_35_fu_168_p3 <= 
        x_cordic_V_fu_156_p2 when (tmp_fu_148_p3(0) = '1') else 
        x;
    x_cordic_V_36_fu_200_p2 <= std_logic_vector(unsigned(y_cordic_V_32_reg_1215) + unsigned(x_cordic_V_35_reg_1208));
    x_cordic_V_3_fu_208_p2 <= std_logic_vector(unsigned(x_cordic_V_35_reg_1208) - unsigned(y_cordic_V_32_reg_1215));
    x_cordic_V_4_fu_212_p3 <= 
        x_cordic_V_3_fu_208_p2 when (tmp_1_reg_1222(0) = '1') else 
        x_cordic_V_36_fu_200_p2;
    x_cordic_V_5_fu_260_p2 <= std_logic_vector(unsigned(x_cordic_V_4_reg_1234) + unsigned(sext_ln1534_fu_254_p1));
    x_cordic_V_6_fu_270_p2 <= std_logic_vector(unsigned(x_cordic_V_4_reg_1234) - unsigned(sext_ln1534_fu_254_p1));
    x_cordic_V_7_fu_280_p3 <= 
        x_cordic_V_6_fu_270_p2 when (tmp_3_reg_1256(0) = '1') else 
        x_cordic_V_5_fu_260_p2;
    x_cordic_V_8_fu_336_p2 <= std_logic_vector(unsigned(x_cordic_V_7_reg_1263) + unsigned(sext_ln1534_2_fu_330_p1));
    x_cordic_V_9_fu_346_p2 <= std_logic_vector(unsigned(x_cordic_V_7_reg_1263) - unsigned(sext_ln1534_2_fu_330_p1));
    x_cordic_V_fu_156_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(x));
    y_cordic_V_10_fu_363_p3 <= 
        y_cordic_V_9_fu_351_p2 when (tmp_4_reg_1285(0) = '1') else 
        y_cordic_V_8_fu_341_p2;
    y_cordic_V_11_fu_417_p2 <= std_logic_vector(unsigned(y_cordic_V_10_reg_1302) - unsigned(sext_ln1534_5_fu_409_p1));
    y_cordic_V_12_fu_427_p2 <= std_logic_vector(unsigned(y_cordic_V_10_reg_1302) + unsigned(sext_ln1534_5_fu_409_p1));
    y_cordic_V_13_fu_439_p3 <= 
        y_cordic_V_12_fu_427_p2 when (tmp_6_reg_1318(0) = '1') else 
        y_cordic_V_11_fu_417_p2;
    y_cordic_V_14_fu_485_p2 <= std_logic_vector(unsigned(y_cordic_V_13_reg_1335) - unsigned(sext_ln1534_7_fu_477_p1));
    y_cordic_V_15_fu_495_p2 <= std_logic_vector(unsigned(y_cordic_V_13_reg_1335) + unsigned(sext_ln1534_7_fu_477_p1));
    y_cordic_V_16_fu_532_p3 <= 
        y_cordic_V_15_reg_1363 when (tmp_8_reg_1352(0) = '1') else 
        y_cordic_V_14_reg_1358;
    y_cordic_V_17_fu_567_p2 <= std_logic_vector(unsigned(y_cordic_V_16_fu_532_p3) - unsigned(sext_ln1534_9_fu_551_p1));
    y_cordic_V_18_fu_578_p2 <= std_logic_vector(unsigned(y_cordic_V_16_fu_532_p3) + unsigned(sext_ln1534_9_fu_551_p1));
    y_cordic_V_19_fu_611_p3 <= 
        y_cordic_V_18_reg_1400 when (tmp_10_reg_1379(0) = '1') else 
        y_cordic_V_17_reg_1390;
    y_cordic_V_20_fu_658_p2 <= std_logic_vector(unsigned(y_cordic_V_19_fu_611_p3) - unsigned(sext_ln1534_11_fu_640_p1));
    y_cordic_V_21_fu_670_p2 <= std_logic_vector(unsigned(y_cordic_V_19_fu_611_p3) + unsigned(sext_ln1534_11_fu_640_p1));
    y_cordic_V_22_fu_689_p3 <= 
        y_cordic_V_21_reg_1431 when (tmp_12_reg_1410(0) = '1') else 
        y_cordic_V_20_reg_1421;
    y_cordic_V_23_fu_736_p2 <= std_logic_vector(unsigned(y_cordic_V_22_fu_689_p3) - unsigned(sext_ln1534_13_fu_718_p1));
    y_cordic_V_24_fu_748_p2 <= std_logic_vector(unsigned(y_cordic_V_22_fu_689_p3) + unsigned(sext_ln1534_13_fu_718_p1));
    y_cordic_V_25_fu_767_p3 <= 
        y_cordic_V_24_reg_1462 when (tmp_14_reg_1441(0) = '1') else 
        y_cordic_V_23_reg_1452;
    y_cordic_V_26_fu_814_p2 <= std_logic_vector(unsigned(y_cordic_V_25_fu_767_p3) - unsigned(sext_ln1534_15_fu_796_p1));
    y_cordic_V_27_fu_826_p2 <= std_logic_vector(unsigned(y_cordic_V_25_fu_767_p3) + unsigned(sext_ln1534_15_fu_796_p1));
    y_cordic_V_28_fu_845_p3 <= 
        y_cordic_V_27_reg_1493 when (tmp_16_reg_1472(0) = '1') else 
        y_cordic_V_26_reg_1483;
    y_cordic_V_29_fu_892_p2 <= std_logic_vector(unsigned(y_cordic_V_28_fu_845_p3) - unsigned(sext_ln1534_17_fu_874_p1));
    y_cordic_V_2_fu_204_p2 <= std_logic_vector(unsigned(y_cordic_V_32_reg_1215) - unsigned(x_cordic_V_35_reg_1208));
    y_cordic_V_30_fu_904_p2 <= std_logic_vector(unsigned(y_cordic_V_28_fu_845_p3) + unsigned(sext_ln1534_17_fu_874_p1));
    y_cordic_V_31_fu_986_p3 <= 
        y_cordic_V_30_reg_1524 when (tmp_18_reg_1503(0) = '1') else 
        y_cordic_V_29_reg_1514;
    y_cordic_V_32_fu_176_p3 <= 
        y_cordic_V_fu_162_p2 when (tmp_fu_148_p3(0) = '1') else 
        y;
    y_cordic_V_4_fu_219_p3 <= 
        x_cordic_V_36_fu_200_p2 when (tmp_1_reg_1222(0) = '1') else 
        y_cordic_V_2_fu_204_p2;
    y_cordic_V_5_fu_265_p2 <= std_logic_vector(unsigned(y_cordic_V_4_reg_1240) - unsigned(sext_ln1534_1_fu_257_p1));
    y_cordic_V_6_fu_275_p2 <= std_logic_vector(unsigned(y_cordic_V_4_reg_1240) + unsigned(sext_ln1534_1_fu_257_p1));
    y_cordic_V_7_fu_287_p3 <= 
        y_cordic_V_6_fu_275_p2 when (tmp_3_reg_1256(0) = '1') else 
        y_cordic_V_5_fu_265_p2;
    y_cordic_V_8_fu_341_p2 <= std_logic_vector(unsigned(y_cordic_V_7_reg_1269) - unsigned(sext_ln1534_3_fu_333_p1));
    y_cordic_V_9_fu_351_p2 <= std_logic_vector(unsigned(y_cordic_V_7_reg_1269) + unsigned(sext_ln1534_3_fu_333_p1));
    y_cordic_V_fu_162_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(y));
    zext_ln36_fu_1139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln36_7_reg_1599),14));
end behav;
