#	Computer Architecture



open-source instruction set architecture (ISA):
+ [MIPS Open](https://www.mips.com/mipsopen/) initiative
 	- https://www.mipsopen.com/



support for:
+ yottascale computing, yottaFLOPS, YFLOPS
+ zettascale computing, zettaFLOPS, ZFLOPS
+ exascale computing, exaFLOPS, EFLOPS
+ petascale computing, petaFLOPS, PFLOPS
+ terascale computing, teraFLOPS, TFLOPS
+ gigascale computing, gigaFLOPS, GFLOPS


Measure performance in terms of:
+ floating-point operations per clock cycle per core





Skill set for roles in computer architecture (i.e., computer architects or microarchitects), from microarchitecture design (or, processor architecture design), performance analysis and workload characterizations of microarchitecture designs - in the context of design space exploration and benchmarking, and hardware/software co-design of (domain-specific) computer systems:
+ skill set:
	- hyperscale cloud and edge computing
+ skill set:
	- Be part of a team that owns equipment performance necessary to meet current and future manufacturing requirements.
	- RTL design from taking product specification to defining micro-architecture, block specification, and developing IP.
	- Hands-on work and drive various phases of RTL2GDS flow including with synthesis, logic equivalency, and timing constraint development
	- Interact with Place and Route, Static Timing Analysis to drive best implementation for floor planning, clock tree design, timing closure, and low power
	- Work with verification for coverage improvement and design debug
	- Knowledge of memory interface protocols, such as SPI and DDR
	- Bachelor’s or higher degree in Electrical or Computer Engineering or Computer Science required
	- Minimum 5 years’ experience in digital design or MS/PhD degree with relevant course work preferred.
	- Proficient in scripting languages, e.g. Tcl and Python
	- Strong communication skill and a team player
	- Unquestionable ethics – treats people with respect; keeps commitments; inspires the trust of others; works with integrity
	- Commitment to our core values of Leadership, Innovation, Communication, Persistence, Enthusiasm, and Respect
+ trace-driven development and execution-driven simulation model development
+ massively parallel computing systems
+ performance simulation engineering, use of industry-standard benchmarks, such as:
	- SPEC 2006
	- SPEC 2017
	- Coremark
	- CoreMark-Pro
+ skill set:
	- Implementations of the RISC-V vector (RVV) extensions
	- evaluate vector implementations:
		* RISC-V RVV, compare with vector benchmarks
		* SIMD
		* ARM NEON
		* PowerPC AltiVec
		* MIPS MSA
		* Intel MMX/SSE/AVX
		* implement software on VLIW/SIMD architectures, such as DSP processors, GPUs, SIMD
			+ SIMD instruction-level parallelism
			+ VLIW instruction-level parallelism
		* know about:
			+ Dhrystone
			+ CoreMark
			+ SPEC
				- SPECCPU2017
				- SPECjbb2015
			+ EEMBC
			+ MLPerf
			+ LMBench
			+ STREAM
			+ cloud workloads
				- Memcached
				- NGINX
				- MySQL
				- Redis
				- Cassandra
				- HBase
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
















#	VLSI Design, VLSI Verification, VLSI validation, and VLSI testing



##	Integrated Device Manufacturers (IDMs) & Semiconductor IP Core Vendors



+ [From Wikipedia, list of integrated device manufacturers (IDMs)](https://en.wikipedia.org/wiki/Integrated_device_manufacturer)
+ [From Wikipedia, list of semiconductor IP core vendors](https://en.wikipedia.org/wiki/List_of_semiconductor_IP_core_vendors)
	- analog-to-digital converters, ADCs
	- broadband modem and error correction
	- digital-to-analog converters, DACs
	- Digital Signal Processors
	- DRAM
		* DRAM controllers
		* DRAM PHYs
		* High-Bandwidth Memory - HBM PHYs
		* Hybrid Memory Cube - HMC Controllers
		* ***physical interface (PHY)***
	- Communication IP
		* Network-on-Chip (NoC) / On-Chip Interconnect
		* Bluetooth SW Stack, Link Layer and PHY
		* Ethernet PHY
	- General purpose microprocessors
	- Graphic Processing Units (GPUs)
	- FPGA
	- HDMI
	- ISP
	- I/O pad libraries
	- On-chip SRAMs
	- Phase Locked Loops (PLLs)
	- Power Management
	- Serial ATA (SATA) controllers
	- Standard cell libraries
	- Video processors and computer graphics
+ [From Wikipedia, list of the top semiconductor companies in terms of the most revenue](https://en.wikipedia.org/wiki/Semiconductor_industry)
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 














List(s) of companies in the semiconductor industry:
+ Electronic System Design Alliance (ESD Alliance) members: https://www.semi.org/en/communities/esda/membership-directory
	- SEMI: http://www.semi.org/en/Membership/MemberDirectory
+ Silicon Integration Initiative, Inc.: https://si2.org/member-directory/
+ Accellera Systems Initiative: https://www.accellera.org/about/members
+ Global Semiconductor Alliance: https://www.gsaglobal.org/membership/
	- Their membership directory cannot be accessed, unless you are an employee of their member companies.
	- This is a list of fabless IC design companies.
+ Semiconductor Research Corporation: https://www.src.org/src/member/roster/
+ Semiconductor Industry Association: https://www.semiconductors.org/about/members/
+ MIPI Allliance: https://www.mipi.org/membership/all-member-directory
+ SNIA: https://www.snia.org/member_com/member_directory
+ TechJobsCafe: https://techjobscafe.com/employer_top.php
+ defunct resources:
	- list from SEMATECH.


















##	Skills for VLSI Design



+ ***Noise, crosstalk, POCV, AOCV, MMMC, and other timing checks applied for deep submicron IC designs***
+ Deep understanding of ***timing corners, operating modes, OCV, cross-talk, noise, signoff criteria***.
+ skill set:
	- Flex Logix is seeking a EFLX RTL/Frontend Design Engineer to join our team. You will be responsible for developing/migrating the RTL of the eFPGA and the next-generation InferX solutions. 
	- The candidate must be able to work in the architecture/frontend stage of silicon development: specification, coding, some verification, and some synthesis support for the
		* Flex-Logix in-house interconnect switch/bitcell modeling. 
		* eFPGA reconfigurable building block (RBB), block memory (BRAM), and IP netlist. 
		* InferX reconfigurable tensor processor block. 
		* InferX high-speed configurator. 
		* MBIST/Repair RTL generation for memory IPs. 
	- BS/MSEE/CE/CS with a minimum of 3 years of experience in RTL design or functional verification. 
	- Experience with starting designs from scratch. 
	- Extensive experience coding Verilog, running simulation, and debugging simulation failure. 
	- Experience interfacing with internal and 3rd party IP suppliers. 
	- Experience running Lint, CDC, and other static quality checks. 
	- Working knowledge of System Verilog. 
	- Experience scripting in Python or Perl. 
	- Work effectively with the verification team to deliver a high-quality RTL which is easy to maintain, scalable, and with high-speed performance. 
	- Must be passionate about doing this job: wanting to change the world and work hard doing it. 
	- Knowledge of computer architecture, especially in systolic arrays. 
	- Familiarity with memory architecture in SoCs - Experience with DDR and PCIe standards. 
	- Experience with FPGA design and emulation. 
	- Experience with FPGA and ASIC EDA tools. 
	- Experience interfacing with back-end teams (silicon engineering). 
	- Familiarity with C or C++ coding. 
	- Experience with DMA, DDR controllers, NoC configuration, and other 3rd party IP. 
	- Logic/physical synthesis of RTL.
+ skill set:
	- The Design Engineer primary job function is to work with team members to design and develop the digital modules from the concept to tape out or release for FPGA.  This position will be part of our Hardware Development group. The Senior Digital Design Engineer needs to be able to start from the requirements, develop a feasible micro architecture, implement the function using RTL language, verify the functionality, and follow up until completion of the product.
	- Understand the requirements, gather the relevant information, and develop a solution.
	- Use RTL language to design the digital functional modules.
	- Use simulation tools to check the functionalities of the designs in RTL and gate level.
	- Collaborate with other team members to define a verification methodology and a test plan
	- Write clear documentation of the designs.
	- BS/MS in Electrical Engineering or related degree or certification required
	- 5+ years of experience in digital logic design
	- Fluent in Verilog and SystemVerilog
	- Knowledge of CPU and SRAM based SoC components and system busses (AXI, AHB, APB) is strongly desired
	- Knowledge of standard SoC interfaces (SPI, I2C, etc.…) and high-speed IO protocols (PCIe, USB, DDR) is a plus
	- Good skills in Python and shell scripting are desired
	- Good debugging skills, and well experienced with VCS/Verdi or similar toolsets
+ skill set:
	- As an IC Design Engineer, you will work with the circuit design, software engineering, business development unit and potentially customer to define and design the Efinix’s IP and system to meet customers’ requirements. Also, you will be creating the IP and system documentations.
	- Work on the definition, design, verification, and documentation for Efinix’s custom IP and custom system development.
	- Work on multiple aspects of IC design such as schematic creation at transistor level, RTL development, logic verification, circuit spice simulation, synthesis, timing closure, and characterization.
	- Work with top level design team and software engineering team to integrates the custom IP/design into the full chip netlist and the Efinix’s software.
	- Work on the timing libraries, verification models, design models and the integration of these collaterals into the development kits.
	- Work with architect and project manager team in understanding the IP requirements and generate the necessary specification and design.
	- Support the Application team and potentially customer for any design related questions, debug and correction.
	- Bachelor’s Degree in Engineering (Electronic/Computer Engineering) or equivalent
	- Working experience in IC design and IP development using FPGA/ASIC design principle/techniques.
	- RTL coding skills and languages including VHDL/Verilog
	- Experience in IP integration in chip and/or subsystems
	- Experience with FPGA design tools such as Xilinx Vivado or Altera Quartus
	- Laboratory use of highspeed spectrum analyzer, logic analyzer and related tools will be a plus
	- Excellent problem solving and analytical skills
	- Excellent verbal and written communication skill in English
	- Ability to work in a fast-paced global team environment
+ skill set:
	- RISC-V SoC Design Engineer
	- Involve definition, design, verification, and documentation for SoC (System on a Chip) development.
	- Component- & system-level RTL design, and system-level integration.
	- Develop and carry out firmware & hardware testing.
	- Translate the system level requirements to FPGA system implementation
	- Experience in FPGAs & related tools flow
	- Experience in RTL & system-level verification, and FPGA hardware testing.
	- Experience in system interconnect bus (e.g.: AXI, AHB, AVMM).
	- Experience in embedded software development on BareMetal, RTOS or Linux or bootloaders will be added advantage.
+ in-chip monitoring, and in-chip monitoring IP, for advanced chip node designs
+ skill set for signal/power integrity analysis:
	- HyperLynx.
	- SPICE
	- ANSYS
	- channel modeling
	- PDN methodology development
	- simultaneous switching analysis
	- crosstalk reduction
	- EMI reduction and shielding
+ knowledge of memory interfaces, such as DDR and LPDDR
+ skill set:
	- Expertise in critical path modeling using different models (RC, C, Pi, ladder, distributive, etc.)
	- Fundamental know-how of bit cell and its characteristics (SNM, WM, Cell current, Standby current, data retention, etc.)
+ A solid comprehension of logic blocks common in CPU clusters such as prefetchers, DMA engines, caches, coherence protocols, NoCs, and/or bus interfaces.
+ skill set:
	- Experience with PCIe Controller and PHY IPs
	- Experience with AXI interface
	- Knowledge of I/O protocols such as SMBus, PCI Express, UART
+ skill set:
	- Experience in die to die communication, in high speed SERDES or similar
	- Experience in industrial standard ASIC/SOC CAD tools for simulation, synthesis, debug, timing analysis and power estimation
	- Experience in deadlock and livelock analysis
+ skill set:
	- Own or assist in the development of key modules in uncore blocks like NoC, debug or D2D communications.
	- Perform performance studies, including area and power estimation.
	- Write microarchitecture specifications
	- Work with design verification team to draft test plans, debug test failures and to ensure functional correctness
	- Synthesize RTL to logic gates using standard CAD tools and build timing and area constraints
	- Interact closely with physical design team to guarantee proper backend implementation
	- Support Silicon bringup and diagnostics
	- Support simulation and emulation infrastructure
	- BS/MS in CS/EE or related technical field
	- +5 years in ASIC/SOC design and Verilog RTL coding experience
	- Completed ASIC/SOC design projects with successful tapeouts
	- Knowledge of logic design principles along with timing and power implications
	- Experience in die to die communication, in high speed SERDES or similar
	- Experience in industrial standard ASIC/SOC CAD tools for simulation, synthesis, debug, timing analysis and power estimation
	- Experience in deadlock and livelock analysis
	- Excellent verbal and written communication skills
	- Experience in Python and/or bash scripts
+ skill set:
	- We are looking for an RTL designer to do high speed digital design for a RISC-V based processor. This is an opportunity to do world-class ASIC work on advanced process technologies.
	- Designer will take blocks through the entire front end design process including:
	- Creating specification based on architectural/system requirements
	- Defining and documenting micro-architectural solution
	- Implementing the RTL Verilog code
	- Collaborating with verification to develop an appropriate testplan to verify the implementation, debug any issues, and ensure testing coverage is complete
	- Collaborating with physical design to resolve timing, area, power, and routing issues in the implementation
	- Supporting post-silicon bring up in resolving any issues that arise in the designer’s block
	- Designer will participate in internal reviews to ensure adherence to the company’s design processes and guidelines and to improve those processes and guidelines
	- In order to deliver top quality chips, we must work cross-functionally. The candidate will work closely with all parts of engineering: Architecture, Verification, Physical Design, Post-Silicon Bring Up, and Program Management
	- We are a results-driven team. The candidate must accurately predict schedules and track their own progress and identify appropriate cross-functional requirements
	- MS in Electrical Engineering or equivalent
	- 2+ years ASIC design experience
	- Experience with RISC-V based systems or similar.
	- Strong knowledge of the main core processors sub-systems and concepts, pipelines, data and instruction caches, scoreboards, etc.
	- Strong knowledge of ASIC and/or FPGA design methodology and should be well versed in Verilog, front-end design, simulation, synthesis, timing, power analysis and verification CAD tools
+ skill set:
	- Sr. Staff SoC Front End Engineer (San Diego, CA) - Multiple positions
	- Responsible for the integration and verification of complex SoC architectures for a broad range of applications. 
	- Master’s or equivalent in Electrical Engineering or related & 7-10 yrs experience in job or in related jobs. Ph.D. is a plus.
	- Strong background in logic design and verification with experience in synthesis, static timing analysis, and equivalence checking
	- Solid fundamental knowledge of DFT and digital testing methods including scan compression, BIST, and JTAG
	- Experience in SoC bus architectures, like AMBA (CHI, ACE, AXI),  CoreConnect, PSF, etc.
	- Proficiency in developing RTL code in Verilog and/or System Verilog
	- Network-on-Chip (NoC) is a plus.
	- Innovative and willing to brake common BKMs methods and flows. 
+ skill set:
	- Experience in communication protocols (e.g. PCIe)
	- Experience interfacing with memory systems (e.g. HBM/DDR5)
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.












###	Skills for VLSI Architects


Sets of skills for VLSI architects, and electronic system-level designers (including engineers who work on virtual prototyping)
+ skill set:
	- C++ Embedded / Semiconductor Experts For SoC Modeling - Virtual Prototyping (2 - 15 Years)
	- Strong Expertise in C, C++, OOPS, Data Structures, Algorithms
	- And industry experience in any of the following:
		* Embedded Software, Device Drivers, Firmware, BSP
		* Semiconductor SoC Design / Verification 
	- These ESL Methodologies augments the traditional RTL-GDS System on Chip (SoC) Design Flow and enables advanced techniques: Pre-silicon firmware, Architecture Analysis - Power / Performance Optimization & HW-SW partitioning, Designing at an abstraction level above RTL, SoC / System Level Simulation. It enables innovative electronics products.
	- Development of fast simulation models / virtual prototypes of SoC & electronics systems
	- Developing SystemC/TLM2.0 based models of IP blocks, CPU, SoC, System
	- Firmware bring-up on Virtual Prototype
	- Verification of models at IP & SoC level
	- Develop regress able self checking test suites using C/ARM assembly.
	- Develop System Level Flows and Methodologies using virtual prototypes
	- Support the firmware teams in effectively using the virtual prototypes 
	- Strong Expertise in C++, Data structures, Algorithms, OOPs concepts
	- Familiarity with the functional specification of SoC / Microcontrollers at the register level
	- SoC architecture, Peripherals, Bus protocols, Interfaces
	- Experience in either of the following:
		* 1. Device drivers, Firmware, HAL, Embedded application development
		* 2. SoC Verification - System Verilog, UVM
	- Willing to learn SystemC based ESL methodologies
	- Using simulators, Virtual Prototype for embedded software development
	- Exposure to CPU architecture (ARM, RISC-V), Instruction Set Simulator (ISS)
	- Familiarity with the functional specification of SoC / Microcontrollers at register level
	- Understanding of: System on Chip (SoC) architecture, Semiconductor IP, bus protocols, chip interfaces, communication protocols, design and verification concepts 
	- SystemC modeling
+ skill set:
	- SystemC modeling experts for Virtual Prototype development, verification & deployment
	- We are looking for professionals with 2 – 15 years experience in SoC Modeling Domain for various positions: Engineers, Sr. Engineers, Staff engineers, Architects
	- Virtual Prototype development for SoC and Electronics Systems for the purpose of embedded software development
	- Developing SystemC/TLM2.0 based models of IP blocks, CPU, SoC, System
	- Defining transaction level models of non memory mapped interfaces (I2C, SPI, USB, CAN, Ethernet etc)
	- Porting the embedded operating system (Linux, VXWorks, Android ) on the virtual prototype, developing the device drivers etc.
	- Verification of models at IP & SoC level
	- Develop regress able self checking test suites using C/ARM assembly.
	- Develop System Level Flows and Methodologies using virtual prototypes
	- Support the firmware teams in effectively using the virtual prototypes 
	- Proficiency in C / C++ , Data structures, Algorithms, OOPS concepts
	- Experience in developing SystemC, TLM based models for the virtual platform of a SoC
	- Expertise in creating Virtual Prototype of SoC or electronics system 
	- Experience in using Virtual Prototype tools (Synopsys Virtualizer, Windriver SIMICS etc..)
	- Experience in using CPU Models: ARM Fast Models, Imperas CPU Models, RISC-V Open Source ISS, QEMU
	- Validation of virtual prototypes, writing bare metal tests, Embedded tool chain, assembly language, debugging knowledge, embedded Linux 
	- Software driven verification of SoC & Virtual Prototypes
	- Knowledge of Microprocessor, Microcontrollers, SoC architecture, bus protocols etc.
	- Knowledge of Computer and Processor Arch (including Caches, MMU, Pipeline)
	- Should have exposure to quality processes for project execution, delivery, communication with client
	- IP-XACT, SystemRDL, Python, UML
	- Exposure to IoT, Automotive, Mobile or Networking domain 
	- Experience in using Virtual Prototype tools (Synopsys Virtualizer, Windriver SIMICS etc..)
	- Experience in using CPU Models: ARM Fast Models, Imperas CPU Models, RISC-V Open Source ISS
+ skill set:
	- SoC Architect (Boston, Bay Area, Austin or Remote)
	- At Lightmatter, we are building chips for artificial intelligence computing. Our architecture leverages unique properties of light to enable fast and efficient inference and training engines. If you're a collaborative engineer or scientist who has a passion for innovation, solving challenging technical problems and doing impactful work...work like building the world's first optical computers, consider joining the team at Lightmatter!
	- We are seeking a motivated and dedicated hands-on SoC Architect to help develop an ASIC for our next-generation artificial intelligence computing architecture alongside a team of world-class scientists and engineers.
	- In this role, you will be defining the architecture components for a ground-breaking AI accelerator with emphasis on delivering a high performance while maintaining a low power consumption. You will be part of a team that integrates our high performance photonics compute core into a custom machine learning accelerator SoC. You will also work closely with our software and analog teams to define and optimize the features needed to accelerate the next generation of machine learning algorithms.
	- Join a tight-knit team where each individual’s contributions directly influence the success of the company and product. You'll have the opportunity to build a new kind of computer from the ground up and to solve groundbreaking challenges along the way. Work with people who love to build and who thrive in technically diverse environments where great ideas are prioritized.
	- Define the architecture for Lightmatter's products: Envise and Passage.
	- Author, review, and validate architectural specifications.
	- Actively collaborate with the hardware and software teams to perform trade-off analysis between power and performance for AI workloads on the proposed architecture.
	- With other architects, engage in problem solving and contributing with novel architectural ideas.
	- MS degree in Computer Science, Computer Engineering, or Electrical Engineering
	- 8+ years of experience in ASIC architecture with emphasis on low-power design
	- Ability to lead and collaborate in cross-disciplinary team
	- Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields
	- Ability to react to change and thrive in a fast-paced (startup) environment
	- Experience influencing decisions in a matrix environment
	- Meaningful deep knowledge of processor design, accelerators, networks, and/or memory hierarchies
	- Demonstrate strong problem solving skills in problems that do not have obvious solutions
	- PhD degree in Computer Science, Computer Engineering, or Electrical Engineering
	- Experience in leading a low-power architecture project from start to commercial volume chip production in an advanced node
	- Experience in post-silicon measurement with the goal of correlating with pre-silicon power forecast
	- Demonstrated technical innovations with impact on AI or high-performance computing
















###	Skills for Energy-Efficient VLSI Design




+ skill set:
	- Sifive is looking for Power Architects to propose innovations to improve performance, reduce power, and reduce cost of the next generation of IPs used across a wide array of industries and applications. Perform detailed analytical studies of power and performance tradeoffs. Define and Develop specifications for power management solutions for internal and external consumption. ***Drive functional implementation of Idle/Sleep Power states (C-States), Dynamic Power states (P-States) and reset and retention. Define Power Management debug strategies and test plan. Drive UPF coding and debug for all new power features.***
	- Defining the power budget/spec for IPs, and coming up with new micro architecture initiatives, rolling up of the power numbers and maintaining the chip power dashboard for various applications.
	- Use existing workflows to analyze Energy and make high ROI RTL modifications to improve Energy.
	- Work with logic teams to determine the correct functionality or enhance functionality for power reduction.
	- Select and run a wide variety of workloads for power analysis.
	- Develop IP power model on new architecture design, providing power data for performance/power/area treads-offs.
	- Work with multi-functional teams on improving power modeling.
	- Bachelor or Master’s degree (or equivalent experience)
	- 10+ years of experience with silicon power management architecture techniques.
	- Requires broad understanding of multiple system areas and requires interfaces with Architecture, Design, and Pre - Silicon Validation teams for improving test content
	- ***Functional knowledge of Idle/Sleep Power states (C-States), Dynamic Perf states (P-States) and reset and retention.***
	- Knowledge of multi cluster architectures and power management.
	- Proficient on running silicon content on pre-silicon platforms such as emulation or FPGA for power measurements and validation
	- Deep understanding of power principles and tradeoffs.
	- Strong interpersonal and teamwork skills.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.










###	Skills for VLSI Design for Wireless and Wired Communication ICs



+ Bus interface knowledge like AXI or PCIE
+ Knowledge of high-speed protocols such as PCI Express, CXL, DDR and HBM, Ethernet, USB, and MIPI
+ Possess a full understanding of PCIe or USB/DP design and design verification.
+ Knowledge of one or more of protocols: Ethernet/AMBA (AMBA2, AXI, CHI)/ SD/eMMC/USB/ DDR/PCIe MIPI/DSC. Knowledge of Ethernet protocol will be plus.
+ skill set:
	- Understand Standard Specifications/ the functional specifications/ feature enhancements for the product and create micro-architecture and detailed design for some of the components of the Test Environment for the DesignWare family of synthesizable cores in protocol areas such as Ethernet/DSC/AMBA (AMBA2, AXI, CHI)/ SD/eMMC/DDR/PCIe/ USB/ MIPI
	- Verification of IP Cores or SoC Designs for Set Top Boxes, Mobile handsets, Smart Devices, etc.
	- Knowledge of one or more of protocols: Ethernet/AMBA (AMBA2, AXI, CHI)/ SD/eMMC/USB/ DDR/PCIe MIPI/DSC. Knowledge of Ethernet protocol will be plus.
	- Hands on experience with creating detailed design of components of Test Environment from Functional Specifications/ Test Environment Specifications. The TE must have used methodologies such as UVM, OVM
+ skill set:
	- Associate Staff Engineer- Modem Design
	- 
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.





















###	Skills for FPGA-based Digital Circuit and System Design



+ Designs may include interface logic for control, high speed serial busses (PCIe, Aurora, Ethernet), power and control circuits.
+ skill set:
	- FPGA Engineer
	- We are looking to hire an Engineer with experience in both software and hardware design to help us build our FPGA-based applications. 
	- We're big believers in the ability of tools to make programming faster, more pleasant, and more reliable. We apply these same principles to our FPGA Engineering work, and we’re looking for people who are interested in using programming language technology to improve the process of designing, testing, and validating hardware designs. ***We use Hardcaml, an OCaml library for succinctly describing hardware in RTL. Hardcaml is tightly integrated into our development environment, so you’ll also gain lots of exposure to the libraries and tools that are foundational to our internal systems. No previous knowledge of Hardcaml is required.***
	- In this role, you’ll work on the ground-up design and implementation of new FPGA applications, and help extend and refine the high-level synthesis and testing tools that we use internally. ***Your day-to-day work will predominantly involve OCaml & Hardcaml, for both RTL design and testing/integration, but you can also expect to work with some Verilog and C.*** While you don’t need to have worked with OCaml specifically, a good background in some typed functional language is a plus.
	- We don’t expect you to have a background in OCaml, finance, or any other specific field—we’re looking for smart programmers who will approach hardware design with a software engineering mindset. We’re more interested in how you think and learn than what you currently know. You should be:
	- A top-notch programmer with a love for technology
	- Comfortable with a software programming language
	- Intellectually curious, collaborative, and eager to learn
	- Humble and unafraid to ask questions and admit mistakes
	- ***Experienced with a Hardware Description (or Construction) language (VHDL, Verilog, Chisel, Pymtl, or other), for both writing and testing hardware designs***
	- Experienced working with FPGA vendor tools (Vivado or Quartus)
	- Experienced with building a working FPGA project through an academic, professional, or personal project
	- Interested in learning how to use FPGAs in the context of networking
	- Fluency in English required
+ skill set:
	- FPGA Engineer
	- We are looking for an FPGA Engineer to help us design, test, and deploy advanced hardware accelerators. You will be part of the ultra-low latency team, but you’ll also have the chance to work with people in areas across the firm, including trading, networking, and research infrastructure.
	- We are big believers in the ability of tools to improve the productivity, reliability, and day-to-day joy of hardware engineering. That’s why ***we created Hardcaml, a hardware development toolchain embedded in OCaml***.
	- ***While we don’t expect you to know OCaml (we can teach it to you), we are looking for hardware engineers who are excited about the advantages that better tools can bring and as a result are willing to try new things. We are also looking for a particular mix of skills and experience***:
	- Practical experience of RTL design and testing
	- Experience with back-end tooling like Vivado and Quartus
	- ***An interest in using software engineering techniques to improve the hardware design process and experience programming in a high-level language (e.g., Python, C++, Java, Haskell, etc.)***
	- Experience with PCIe, SERDES integration, and high-performance Ethernet/InfiniBand are a plus
	- Experience working on trading-related applications is a plus
	- Fluency in English is required
	- Base salary is $250,000 - $300,000.
+ skill set:
	- FPGA Engineer
	- We are looking to hire an Engineer with experience in both software and hardware design to help us build our FPGA-based applications. 
	- We're big believers in the ability of tools to make programming faster, more pleasant, and more reliable. We apply these same principles to our FPGA Engineering work, and we’re looking for people who are interested in using programming language technology to improve the process of designing, testing, and validating hardware designs. We use Hardcaml, an OCaml library for succinctly describing hardware in RTL. Hardcaml is tightly integrated into our development environment, so you’ll also gain lots of exposure to the libraries and tools that are foundational to our internal systems. No previous knowledge of Hardcaml is required.
	- In this role, you’ll work on the ground-up design and implementation of new FPGA applications, and help extend and refine the high-level synthesis and testing tools that we use internally. Your day-to-day work will predominantly involve OCaml & Hardcaml, for both RTL design and testing/integration, but you can also expect to work with some Verilog and C. While you don’t need to have worked with OCaml specifically, a good background in some typed functional language is a plus.
	- We don’t expect you to have a background in OCaml, finance, or any other specific field—we’re looking for smart programmers who will approach hardware design with a software engineering mindset. We’re more interested in how you think and learn than what you currently know.
	- A top-notch programmer with a love for technology
	- Comfortable with a software programming language
	- Intellectually curious, collaborative, and eager to learn
	- Humble and unafraid to ask questions and admit mistakes
	- Experienced with a Hardware Description (or Construction) language (VHDL, Verilog, Chisel, Pymtl, or other), for both writing and testing hardware designs
	- Experienced working with FPGA vendor tools (Vivado or Quartus)
	- Experienced with building a working FPGA project through an academic, professional, or personal project
	- Interested in learning how to use FPGAs in the context of networking
	- Fluent in English
+ skill set:
	- FPGA Engineer
	- We are looking to hire an FPGA Engineer to help us design, test and deploy advanced hardware accelerators. You’ll be part of the ultra low latency team, but you’ll have the opportunity to collaborate with people in areas across the firm, including trading, networking, and research infrastructure.
	- We’re big believers in the ability of tools to improve the productivity, reliability, and day to day joy of hardware engineering. That’s why we created Hardcaml, a hardware development toolchain embedded in OCaml. We don’t expect you to know OCaml (we’ll teach you here), but we are looking for hardware engineers who are excited about the advantages that better tools can bring, and as a result willing to try new things.
	- In terms of qualifications, we’re looking for someone with:
	- Practical experience of RTL design and testing
	- Experience with backend tooling like Vivado and Quartus
	- An interest in using software engineering techniques to improve the hardware design process, and experience programming in some high-level language (Python, C++, Java, Haskell, etc.)
	- Fluency in English is required
	- Beyond that, experience with PCIe, SERDES integration, and high performance ethernet/infiniband are all a plus, as is experience working on trading-related applications.
+ skill set:
	- FPGA Engineer
	- Our goal is to give you a real sense of what it’s like to work at Jane Street full time. Over the course of your internship, you will explore ways to approach and solve exciting problems within your field of interest through fun and challenging classes, interactive sessions, and group discussions—and then you will have the chance to put those lessons to practical use.
	- As an intern, you are paired with full-time employees who act as mentors, collaborating with you on real-world projects we actually need done. When you’re not working on your project, you will have plenty of time to use our office amenities, physical and virtual educational resources, attend guest speakers and social events, and engage with the parts of our work that excite you the most.
	- If you’ve never thought about a career in finance, you’re in good company. Many of us were in the same position before working here. If you have a curious mind, a collaborative spirit, and a passion for solving interesting problems, we have a feeling you’ll fit right in.
	- In this internship, you’ll learn how we use tools to make programming faster, more pleasant, and more reliable. We apply these same principles to our FPGA Engineering work, and we're looking for people who are interested in using programming language technology to improve the process of designing, testing, and validating hardware designs. We use Hardcaml, an OCaml library for succinctly describing hardware in RTL. Hardcaml is tightly integrated into our development environment, so you’ll also gain lots of exposure to the libraries and tools that are foundational to our internal systems. No previous knowledge of Hardcaml is required.
	- During the program, you’ll dive deep on one project, mentored closely by the full-time employees who helped design it. Some intern projects consider big-picture questions that we’re still trying to figure out, while others involve building something new. Your mentors will help you gain a better understanding of the wide range of problems we solve every day.  We expect interns to build FPGA applications from concept to a working design; your projects will predominantly involve OCaml & Hardcaml, for both RTL design and testing/integration.
	- If you’d like to learn more, you can read about our interview process, meet some of our newest hires, or check out our OCaml All The Way Down talk and Programmable Hardware podcast episode.
	- We don’t expect you to have a background in finance, OCaml, functional programming, or any other specific field—we’re looking for smart people who enjoy solving interesting problems. We’re more interested in how you think and learn than what you currently know.
	- Intending to start full-time employment by Summer 2024
	- Comfortable with a software programming language
	- Experienced with a Hardware Description (or Construction) language (VHDL, Verilog, Chisel, Pymtl, or other), for both writing and testing hardware designs
	- Experienced working with FPGA vendor tools - Vivado or Quartus
	- Experienced with building a working FPGA project through an academic, professional, or personal project
	- Interested in learning how to use FPGAs in the context of networking
	- Fluency in English required
	- https://www.janestreet.com/tech-talks/ocaml-all-the-way-down/
	- https://www.youtube.com/watch?v=X1cgRXhpQLY
	- https://signalsandthreads.com/programmable-hardware/
	- https://open.spotify.com/show/3ig6FgIbASpqJbc9chD2CI?si=P6f7wcvqRE6TINfAWN6XBw&nd=1
	- https://blog.janestreet.com/applying-to-jane-street/
	- https://www.janestreet.com/join-jane-street/get-to-know-us/
+ skill set:
	- FPGA Design Verification Staff Engineer
	- As part of Accenture's Industry X, the Silicon Design group is a diverse team of world class silicon engineers. We have 100+ years of cumulative hands on experience in architecture, logic design, verification, physical design, emulation and firmware . We use the latest silicon technologies and processes to help our clients create well-designed solutions to highly complex challenges. We are designing and developing next-generation, high performance SoCs, supporting our clients in their drive to deliver their product vision to their users. We are involved in all aspects of chip design from definition and architecture through to verification and signoff. Accenture engineers are true "Silicon to SW" Partners, allowing a new breed of companies in the semiconductor ecosystem to innovate in an unparalleled time to market.
	- Whether at our Silicon Design Center in Phoenix or at one of our other locations you will get to collaborate and innovate with the world's leading product development companies. In our dynamic fast-paced environment you will get to make the impossible possible.
	- Accenture is invested in our team member's growth and provide many opportunities for training and skills expansion.
	- Hands on experience to write synthesizable RTL for FPGA based systems
	- Integrating first-party and third-party IPs into a larger system and maintaining it through fast transitions
	- Build vendor-neutral FPGA/RTL designs intended to prototype ASIC implementations
	- Familiarity with Xilinx, Altera FPGA's ( ( Vivado , Quartus, etc.)
	- Perform FPGA design verification and validation using advanced RTL verification techniques
	- Design FPGA's through the life cycle including: Architecture development, micro architecture, algorithm implementation, synthesizable Verilog code generation
	- Perform FPGA Design Implementation: Constraint driven FPGA Synthesis, place and route, static timing analysis and optimize FPGAs for timing closure
	- Collaborate in a team environment across multiple engineering disciplines and with researchers
	- Generate design review and deliverable documentation including review packages, block diagrams, interface control documents, test procedures, requirements verification matrices, and test plans/procedures
	- Proficient in control and use of a variety of test equipment including Oscilloscopes, Spectrum Analyzers, and Signal Generators
	- Bachelor's Degree or equivalent (12 years) work experience (If an, Associate's Degree with 6 years of work experience)
	- 3 years of experience with FPGA or RTL Design
	- Proficient in Verilog coding for synthesis
	- Demonstrated ability to analyze and debug FPGA firmware and related hardware issues
	- Solid technical writing skills and ability to communicate complex technical concepts/solutions both inside and outside of the organization.
	- In depth working knowledge and experience with vendor specific FPGA tools ( Vivado , Quartus, etc.)
	- Circuit design experience in one or more of these areas: high speed differential circuits, microcontrollers, microprocessors, firmware, display engineering, digital signal processing, real-time image processing, camera modules, knowledge of CIS-2, MIPI C/D-PHY, I2C/I3C, and advanced interface standard
	- Programming experience in C and/or C++
	- Experience using industry standard FPGA tools to bring up initial system, integrate peripheral components, and test and debug design
	- Programming experience in one or more scripting languages: Python, tcl , shell scripts, or equivalent EDA tool scripting languages
	- Experience with agile RTL or HLS methodologies such as Vivado HLS, Catapult HLS, Chisel, PyMTL , Stratus HLS, or others
	- Proven track record of successfully deploying FPGA solutions across production systems or research prototypes
	- BOOT Linux OS on top of the platform (FPGA)
	- For the state of Colorado only , the range of starting pay for this role is $72,400 - $134,999 and information on benefits offered is here.
+ skill set:
	- FPGA Engineer Internship, May-August
	- Our goal is to give you a real sense of what it’s like to work at Jane Street full time. Over the course of your internship, you will explore ways to approach and solve exciting problems within your field of interest through fun and challenging classes, interactive sessions, and group discussions—and then you will have the chance to put those lessons to practical use.
	- As an intern, you are paired with full-time employees who act as mentors, collaborating with you on real-world projects we actually need done. When you’re not working on your project, you will have plenty of time to use our office amenities, physical and virtual educational resources, attend guest speakers and social events, and engage with the parts of our work that excite you the most.
	- If you’ve never thought about a career in finance, you’re in good company. Many of us were in the same position before working here. If you have a curious mind, a collaborative spirit, and a passion for solving interesting problems, we have a feeling you’ll fit right in.
	- In this internship, you’ll learn how we use tools to make programming faster, more pleasant, and more reliable. We apply these same principles to our FPGA Engineering work, and we're looking for people who are interested in using programming language technology to improve the process of designing, testing, and validating hardware designs. We use Hardcaml, an OCaml library for succinctly describing hardware in RTL. Hardcaml is tightly integrated into our development environment, so you’ll also gain lots of exposure to the libraries and tools that are foundational to our internal systems. No previous knowledge of Hardcaml is required.
	- During the program, you’ll dive deep on one project, mentored closely by the full-time employees who helped design it. Some intern projects consider big-picture questions that we’re still trying to figure out, while others involve building something new. Your mentors will help you gain a better understanding of the wide range of problems we solve every day.  We expect interns to build FPGA applications from concept to a working design; your projects will predominantly involve OCaml & Hardcaml, for both RTL design and testing/integration.
	- If you’d like to learn more, you can read about our interview process, meet some of our newest hires, or check out our OCaml All The Way Down talk and Programmable Hardware podcast episode.
	- https://blog.janestreet.com/applying-to-jane-street/
	- https://www.janestreet.com/join-jane-street/get-to-know-us/
	- https://www.janestreet.com/tech-talks/ocaml-all-the-way-down/
	- https://signalsandthreads.com/programmable-hardware/
	- We don’t expect you to have a background in finance, OCaml, functional programming, or any other specific field—we’re looking for smart people who enjoy solving interesting problems. We’re more interested in how you think and learn than what you currently know. 
	- Intending to start full-time employment by Summer 2025
	- Comfortable with a software programming language
	- Experienced with a Hardware Description (or Construction) language (VHDL, Verilog, Chisel, Pymtl, or other), for both writing and testing hardware designs
	- Experienced working with FPGA vendor tools - Vivado or Quartus
	- Experienced with building a working FPGA project through an academic, professional, or personal project
	- Interested in learning how to use FPGAs in the context of networking
	- Fluency in English required
	- Base salary is $250,000.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.













###	Skills for IP-based Digital Circuit and System Design




+ skill set:
	- As a Staff IP Design Engineer, you will work with the circuit design, software engineering, business development units, and potentially customers to define and design the Efinix’s IP and IP systems to meet customer’s requirements. Also, you will create the IP and IP system documentation.
	- Location: Penang, Malaysia
	- Work on the definition, design, verification, and documentation for Efinix’s IP and system development.
	- Work on multiple aspects of IP design such as RTL development, verification, synthesis, timing closure, and characterization.
	- Work with the software team on the timing libraries, verification models, design models, and the integration of these items into the development kits.
	- Work with business development team to understand customers' IP requirements and generate the necessary specifications and design.
	- Support the Applications team and potentially customers in integrating the IP into their system.
	- Bachelor’s Degree in Engineering (Electronic/Computer Engineering) or equivalent.
	- 5-8 years of working experience in IC design and IP development using FPGA/ASIC design principle/techniques.
	- RTL coding skills and languages including VHDL/Verilog HDL.
	- Experience in IP integration in chip and/or subsystems.
	- Experience with FPGA design tools such as Xilinx Vivado or Altera Quartus is a plus.
	- Excellent problem solving and analytical skills.
	- Excellent verbal and written communications ability in English.
	- Ability to work in a fast-paced global team environment.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
























###	Skills for IC Layout Designers



+ skill set:
	- IC Cell Layout Designer (San Diego, CA) - Mid to senior level
	- Responsible for supporting the development of high-performance custom digital standard-cells to be used in the deployment of Chronos proprietary technology. The engineers will be involved in design and verifications using latest advanced FinFET technology nodes. 
	- Hands-on experience with FinFET CMOS technologies (≤ 10nm).
	- Experience with the layout of high performance custom digital standard-cells.
	- Experience with full library characterization and deployment.
	- Experience with Cadence, Mentor and Synopsys suite of design tools (Virtuoso Schematic and Layout, Calibre, etc.).
	- Good understanding of engineering principles, such as matching, shielding, high-speed layout techniques.
	- Ability to work in close collaboration with the designers to achieve a fully optimized layout and with other layout engineers for seamless integration in a digital flow.
	- Good knowledge of device reliability mechanisms, electromigration, latch-up, guard-rings, DNW, IO-Ring building, STI, ESD, parasitics optimization and advanced process effects such as LOD and LDE.
	- Experience with scripting languages such as: skill, perl, python, etc.
	- Self-motivated and creative candidate open to learn new skills and being able to work in a dynamic start-up environment.
	- Number of years of experience: 5+






##	Skills Sets for Mixed-Signal IC Design


Skill sets for mixed-signal IC design:
+ Digital/Mixed Signal HW Design Engineer · Keysight Technologies · United States
	- As a Digital/Mixed Signal HW Design Engineer in product R&D, you will play a key role in defining and developing Signal Source products, and you will have the opportunity to directly contribute to the success of Keysight. You will work with engineers from diverse areas of expertise to create complete solutions for our customers. The product R&D team is made up of electrical, mechanical, FPGA, firmware, and software engineers, who all work together with our planning and marketing departments to transform designs into final products.
	- In this position you will be designing, laying out, turning, testing, and troubleshooting hardware. You will work with simulation tools and design tools to implement your ideas, then test and troubleshoot the hardware using state of the art test and measurement equipment. As the leader in test and measurement, all our designs leverage cutting edge technology to make the best possible products for our customers.
	- Develop, design, simulate, measure, and troubleshoot the boards and modules used to control and manage complex test and measurement systems.
	- Accomplish design goals through simulation and testing.
	- May include interface logic for control, high speed serial busses (PCIe, Aurora, Ethernet), power and control circuits.
	- Specific focus on design and implementation of PXIe based ARB and Digitizer products.
	- Schematic capture and coordination with board layout resources to produce operational modules.
	- Assist in instrument architecture decisions with other engineers to select vendors and components and troubleshoot and fix problems.
	- Collaboration with multi-discipline engineering team (HW, FW, ME, SW).
	- Work with cross-functional teams to turn concepts into reality.
	- Solve design problems found in prototypes, pilot units, and production units.
	- Verification that final designs meet all environmental, regulatory and safety standards.
	- Collaboration with other functional areas such as marketing and manufacturing.
	- Document designs including the design goals, the core concepts of the design, the theory of operation, the details of the design, and troubleshooting techniques.
	- Support the transition of the design to full production and delivery.
	- BS, MS or PhD in Electrical Engineering or Computer Engineering
	- Minimum of 3 years of experience of demonstrated experience designing, verifying, and debugging analog and digital circuits.
	- Strong knowledge of digital hardware design, data conversion and digital signal processing.
	- An understanding of Analog, RF/uW, and Mixed signal circuit design and power supply distribution concepts.
	- Understanding of circuit theory, transmission line theory, and high-speed signal fundamentals.
	- Circuit Design Simulation (LTSpice, Cadence, Hyperlynx, Spice, PSpice).
	- Experience with CAD/CAE design tools and familiarity with schematic capture and PCB layout tools and techniques.
	- Printed circuit board design experience including experience with high-speed signal integrity.
	- Experience with designing for EMC and debugging related issues.
	- Measurement experience in one or more of the following areas: signal analyzers, signal generators, I/Q modulation and demodulation, phase noise measurements, and vector network analysis.
	- Background in hands-on debug and validation experience in a lab environment.
	- Good analytical problem-solving skills.
	- Ability to work independently and tackle challenging tasks.
	- Ability to effectively communicate ideas and concepts, both written and verbally.
	- Willingness to expand skill set.
	- Able to work in a fast-paced environment with multiple and sometimes conflicting priorities.
	- This position requires access to technology and/or technical data that is subject to U.S. export controls. You must be a U.S. citizen, lawful permanent resident of the U.S., protected individual under 8 U.S.C. 1324b(a)(3), or eligible to obtain required authorizations from the U.S. Government.
+ skill set:
	- Sr. Mixed Signal Digital Design Engineer
	- At Lightmatter, we are building chips for artificial intelligence computing. Our architecture leverages unique properties of light to enable fast and efficient inference and training engines. If you're a collaborative engineer who has a passion for innovation, solving challenging technical problems and doing impactful work - work like building the world's first optical computers, consider joining the team at Lightmatter!
	- We are seeking motivated Mixed Signal Hardware Design Engineer to help develop our Passage photonics interconnect products for our next-generation artificial intelligence computing architecture alongside a team of world-class scientists and engineers.
	- In this role, you will be designing the digital components for ground-breaking AI accelerators and photonic interconnects with emphasis on delivering a high performance while maintaining a low power consumption. You will work closely with our photonics and analog teams to design and optimize the features needed to make photonic compute products a reality.
	- Join a tight-knit team where each individual’s contributions directly influence the success of the company and product. You'll have the opportunity to build a new kind of computer from the ground up and to solve groundbreaking challenges along the way. Work with people who love to build and who thrive in technically diverse environments where great ideas are prioritized.
	- Develop digital designs for advanced photonic interconnect and photonic compute products.
	- Create micro-architecture and implement RTL for control of photonic communication and compute technologies within digital designs
	- Work with analog and photonic architects to define functionality and write specifications
	- Work with design verification and physical design teams to achieve functionally-correct, low power, performant designs.
	- 8 years of related experience with a Bachelor’s degree; or 6 years and a Master’s degree in Electrical or Computer Engineering (or related fields)
	- Experience in digital RTL design in a mixed signal environment
	- Experience with complex state machines for mixed signal control logic.
	- System level knowledge of ADCs, DACs or other analog components.
	- MS degree in Electrical or Computer Engineering (or related fields)
	- Experience with optical interconnect or compute designs
	- Experience with SerDes interfaces for direct optical attach
+ skill set:
	- Senior Analog/Mixed-Signal IC Design Engineer (Boston)
	- Lightmatter builds chips for artificial intelligence computing. Our architecture leverages the unique properties of light to enable fast and efficient inference and training engines. If you're a collaborative engineer or scientist who has a passion for innovation, solving challenging technical problems, and doing impactful work...work like building the world's first optical computers, consider joining the team at Lightmatter!
	- In this role, you will be a key member of the analog team architecting the world's first photonic computers. This is fundamentally an interdisciplinary team, and outside-the-box thinking is the daily norm. You will need both deep expertise in mixed-signal and analog design and breadth across other engineering disciplines, such as photonics and digital electronics, semiconductor device physics, thermal/packaging, and machine learning. The successful candidate will demonstrate an eagerness to refresh and grow their competency in these areas.
	- Support micro-architecture development with chip architects by conducting feasibility studies
	- Collaborate with members of our design engineering teams (system, digital, analog, photonics) to define electrical requirements
	- Design analog/mixed-signal circuits with a focus on noise such as amplifiers, power conditioning, data converters, bandgap, and more
	- Document design simulations and verifications towards formal design reviews
	- Drive block-level floorplan, mask design views, and their reviews
	- Run post-layout and mixed-signal top-level simulations to validate integration
	- Define production and bench-level test plans
	- Validate performances of the circuits in the lab
	- BS with 8+ years of experience, MS with 6+ years of relevant experience, OR Ph.D. with 3+ years of experience
	- Semiconductor industry experience in Analog/Mixed-signal IC design
	- Solid understanding of CMOS device characteristics, noise, mismatch, linearity, and design trade-offs
	- Experience designing analog blocks such as comparator, op-amp, reference/bias generation, switched-cap
	- Experience in advanced FinFET process nodes is a plus
	- Experience with Cadence Design Environment
	- Experience testing analog circuits in a lab environment
	- Ability to work collaboratively with people across multiple functional areas






















##	Skills for VLSI CAD Engineers and VLSI/Hardware DevOps


+ Proficiency with EDA tools: FC, DC, ICC2, StarRC, Primetime, ICV, Redhawk, mPower, etc.
+ skill set:
	- Familiar with scripting or programming (Python, Terraform, etc) with the ability to demonstrate a robust technical background.
+ skill set:
	- Hardware Automation Engineer
	- The employee will own hardware design automation and flows for the core technology team at Achronix.
	- Develop and maintain Python tools for hardware design automation and analysis
	- Develop and support processes for bug tracking, continuous integration and hardware regression testing using a combination of internally-developed scripts and third-party tools
	- Monitor regression environment for systematic issues and facilitate health checks (e.g., system/disk performance, rolling out script/tool/plugin updates)
	- Identify infrastructure optimizations and validate them using data-driven processes
	- Identify areas for improvement in the engineering process and design and develop scripts to implement these improvements
	- Drive efforts to improve the visibility into the design process to catch errors earlier and implement automated error checking
	- Collaborate with external teams to drive standardization of engineering processes and methodologies across organizations
	- Excellent programming and debugging skills in Python
	- Excellent Unix/Linux knowledge
	- Able to build complex Python tools from scratch as needed
	- Experience profiling and optimizing scripts, both for performance and portability
	- Strong understanding of version control systems – e.g. perforce, git, mercurial
	- Experience with CI/CD tools is a plus – e.g., Jenkins, TravisCI, Buildbot
	- Familiarity with grid engine or job scheduler tools – e.g. SGE, LSF
	- Familiarity with circuit/ASIC design process and FPGAs is a plus
	- Familiarity with object-oriented programming concepts is a plus
	- Well organized with excellent communication skills; ability to operate without direct supervision and collaborate efficiently with other team members
	- BS/MS in Electrical Engineering or Computer Science + 2-6 years' experience
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.














##	Skills for Physical Design Engineers



Skills for Physical Design Engineers (in the context of VLSI CAD):
+ skill set:
	- Flex Logix is looking for Physical Design Engineer-SOC engineers to join our growing team. 
	- Generate block level static timing constraints. 
	- Build IP floor-plan including pin placement, partitions and power grid. 
	- Develop and validate high performance low power clock network guidelines. 
	- Perform block level place and route and close the design to meet timing, area and power constraints. 
	- Generate and Implement ECOs to fix timing, noise and EM IR violations. 
	- Run Physical design verification flow at chip/block level and provide guidelines to fix LVS/DRC violations to other designers. 
	- Participate in establishing CAD and physical design methodologies for correct construction designs.
	- Bachelors or Master’s Degree in EE/CS required. 
	- 5+ years of Physical Design experience on IP and/or SOC designs.
	- Experience in developing and implementing Power-grid and Clock specifications.
	- Deep knowledge about industry standards and practices in Physical Design, including Physically aware synthesis, Floor-planning, and Place & Route.
	- Deep understanding of scripting languages such as Perl/Tcl, solid understanding of Extraction and STA methodology and tools. 
	- Deep understanding of Physical Design Verification methodology to debug LVS/DRC issues at chip/block level.
	- Strong understanding of all aspects of Physical construction, Integration and Physical Verification.
	- Knowledge of Basic HDL languages like Verilog to be able to work with logic design teams for timing fixes.
	- Familiar with power intent definition, implementation and verification flows.
	- Familiar with power analysis and optimization methods.
	- Power user of industry standard Physical Design & Synthesis tools.
+ skill set:
	- Flex Logix is looking for nMAX Physical Design Lead Engineer to join our team.
	- Generate block level static timing constraints. 
	- Build IP floor-plan including pin placement, partitions and power grid. 
	- Develop and validate high performance low power clock network guidelines. 
	- Perform block level place and route and close the design to meet timing, area and power constraints. 
	- Generate and Implement ECOs to fix timing, noise and EM IR violations. 
	- Run Physical design verification flow at chip/block level and provide guidelines to fix LVS/DRC violations to other designers. 
	- Participate in establishing CAD and physical design methodologies for correct construction designs.
	- Bachelors or Master’s Degree in EE/CS required. 
	- 5+ years of Physical Design experience on IP and/or SOC designs.
	- Strong understanding of all aspects of Physical construction, Integration and Physical Verification.
	- Knowledge of basic HDL languages like Verilog to be able to work with logic design teams for timing fixes.
	- Deep understanding of scripting languages such as Perl/Tcl, solid understanding of Extraction and STA methodology and tools. 
	- Deep understanding of Physical Design Verification methodology to debug LVS/DRC issues at chip/block level.
	- Deep knowledge about industry standards and practices in physical design, including physically aware synthesis, floor-planning, and place & route.
	- Experience in developing and implementing Power-grid and Clock specifications.
	- Familiar with power intent definition, implementation and verification flows.
	- Familiar with power analysis and optimization methods.
	- Power user of industry standard Physical Design & Synthesis tools.
+ skill set:
	- Senior Physical Design Engineer
	- Candidate must have 7-10 years of experiences in place & route. Tasks including but not limited to the following:
	- Develop the physical development flow
	- Floor Plan, Power Plan, Place & Route, Clock Tree synthesis, timing/SI closure of blocks & full chip
	- Padring, RDL development
	- DRC/LVS
	- IR/EM analys
	- DFT knowledge is a plus
	- Excellent communication with internal team and customers






























##	Information for IC Design

+ [ECE 423/523 -- CMOS Integrated Circuits II](https://web.engr.oregonstate.edu/~moon/ece423/cadence/)
+ https://cdadic.oregonstate.edu/people/moon-un-ku
+ [Center for Design of Analog-Digital Integrated Circuits](https://cdadic.oregonstate.edu/overview)
+ https://web.engr.oregonstate.edu/~moon/ece323/
	- Grade courses by the effort that student's put into the class/course, and measure the effort in decibels.
+ http://www.stin.kobe-u.ac.jp/en/outline/member/Nagata_en.html



