{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717145099984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717145099984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 16:44:59 2024 " "Processing started: Fri May 31 16:44:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717145099984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717145099984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU16bit -c CPU16bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU16bit -c CPU16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717145099984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1717145100276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU16bit " "Found entity 1: CPU16bit" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100296 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep mux_div_reg.v(4) " "Verilog HDL Attribute warning at mux_div_reg.v(4): overriding existing value for attribute \"keep\"" {  } { { "mux_div_reg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_div_reg.v" 4 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145100296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_div_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_div_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_div_reg " "Found entity 1: mux_div_reg" {  } { { "mux_div_reg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_div_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ans.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_ans.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ans " "Found entity 1: mux_ans" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim/testtop.v 1 1 " "Found 1 design units, including 1 entities, in source file sim/testtop.v" { { "Info" "ISGN_ENTITY_NAME" "1 testtop " "Found entity 1: testtop" {  } { { "sim/testtop.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/sim/testtop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "a1_8trs.v(20) " "Verilog HDL information at a1_8trs.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "a1_8trs.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/a1_8trs.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1717145100306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a1_8trs.v 1 1 " "Found 1 design units, including 1 entities, in source file a1_8trs.v" { { "Info" "ISGN_ENTITY_NAME" "1 a1_8trs " "Found entity 1: a1_8trs" {  } { { "a1_8trs.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/a1_8trs.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led.v(29) " "Verilog HDL information at led.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "led.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/led.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1717145100306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_module " "Found entity 1: led_module" {  } { { "led.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/led.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/key.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_v.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMP_V " "Found entity 1: CMP_V" {  } { { "CMP_V.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CMP_V.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrreg.v 1 1 " "Found 1 design units, including 1 entities, in source file instrreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrReg " "Found entity 1: instrReg" {  } { { "instrReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/instrReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "workreg.v 1 1 " "Found 1 design units, including 1 entities, in source file workreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 workReg " "Found entity 1: workReg" {  } { { "workReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/workReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftReg " "Found entity 1: shiftReg" {  } { { "shiftReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/shiftReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ar7.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_ar7.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_AR7 " "Found entity 1: REG_AR7" {  } { { "REG_AR7.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/REG_AR7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programreg.v 1 1 " "Found 1 design units, including 1 entities, in source file programreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 programReg " "Found entity 1: programReg" {  } { { "programReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/programReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrreg.v 1 1 " "Found 1 design units, including 1 entities, in source file addrreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 addrReg " "Found entity 1: addrReg" {  } { { "addrReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/addrReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ram " "Found entity 1: memory_ram" {  } { { "memory_ram.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/memory_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100316 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep Contrlblock.v(106) " "Verilog HDL Attribute warning at Contrlblock.v(106): overriding existing value for attribute \"keep\"" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 106 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145100326 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "noprune Contrlblock.v(115) " "Verilog HDL Attribute warning at Contrlblock.v(115): overriding existing value for attribute \"noprune\"" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 115 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145100326 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Contrlblock.v(121) " "Verilog HDL information at Contrlblock.v(121): always construct contains both blocking and non-blocking assignments" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1717145100326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contrlblock.v 1 1 " "Found 1 design units, including 1 entities, in source file contrlblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contrlblock " "Found entity 1: Contrlblock" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkstep.v 1 1 " "Found 1 design units, including 1 entities, in source file clkstep.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkstep " "Found entity 1: clkstep" {  } { { "clkstep.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkstep.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connection.v 1 1 " "Found 1 design units, including 1 entities, in source file connection.v" { { "Info" "ISGN_ENTITY_NAME" "1 connection " "Found entity 1: connection" {  } { { "connection.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/connection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmod.v 1 1 " "Found 1 design units, including 1 entities, in source file testmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 testmod " "Found entity 1: testmod" {  } { { "testmod.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/testmod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU16bit " "Elaborating entity \"CPU16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717145100835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrReg addrReg:b2v_addrReg " "Elaborating entity \"addrReg\" for hierarchy \"addrReg:b2v_addrReg\"" {  } { { "CPU16bit.v" "b2v_addrReg" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer buffer:b2v_buffer " "Elaborating entity \"buffer\" for hierarchy \"buffer:b2v_buffer\"" {  } { { "CPU16bit.v" "b2v_buffer" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contrlblock Contrlblock:b2v_inst " "Elaborating entity \"Contrlblock\" for hierarchy \"Contrlblock:b2v_inst\"" {  } { { "CPU16bit.v" "b2v_inst" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100866 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "muxFlag Contrlblock.v(348) " "Verilog HDL Always Construct warning at Contrlblock.v(348): variable \"muxFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1717145100866 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "muxsel Contrlblock.v(389) " "Verilog HDL Always Construct warning at Contrlblock.v(389): variable \"muxsel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 389 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1717145100866 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSel Contrlblock.v(121) " "Verilog HDL Always Construct warning at Contrlblock.v(121): inferring latch(es) for variable \"aluSel\", which holds its previous value in one or more paths through the always construct" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1717145100866 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftSel Contrlblock.v(121) " "Verilog HDL Always Construct warning at Contrlblock.v(121): inferring latch(es) for variable \"shiftSel\", which holds its previous value in one or more paths through the always construct" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1717145100866 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regSel Contrlblock.v(121) " "Verilog HDL Always Construct warning at Contrlblock.v(121): inferring latch(es) for variable \"regSel\", which holds its previous value in one or more paths through the always construct" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1717145100866 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdsel Contrlblock.v(121) " "Verilog HDL Always Construct warning at Contrlblock.v(121): inferring latch(es) for variable \"mdsel\", which holds its previous value in one or more paths through the always construct" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1717145100866 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdsel Contrlblock.v(121) " "Inferred latch for \"mdsel\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100876 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSel\[0\] Contrlblock.v(121) " "Inferred latch for \"regSel\[0\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100876 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSel\[1\] Contrlblock.v(121) " "Inferred latch for \"regSel\[1\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100876 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSel\[2\] Contrlblock.v(121) " "Inferred latch for \"regSel\[2\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100876 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftSel\[0\] Contrlblock.v(121) " "Inferred latch for \"shiftSel\[0\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100876 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftSel\[1\] Contrlblock.v(121) " "Inferred latch for \"shiftSel\[1\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100876 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftSel\[2\] Contrlblock.v(121) " "Inferred latch for \"shiftSel\[2\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100876 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSel\[0\] Contrlblock.v(121) " "Inferred latch for \"aluSel\[0\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100876 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSel\[1\] Contrlblock.v(121) " "Inferred latch for \"aluSel\[1\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100876 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSel\[2\] Contrlblock.v(121) " "Inferred latch for \"aluSel\[2\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100876 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSel\[3\] Contrlblock.v(121) " "Inferred latch for \"aluSel\[3\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100876 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:b2v_inst1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:b2v_inst1\"" {  } { { "CPU16bit.v" "b2v_inst1" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_AR7 REG_AR7:b2v_inst11 " "Elaborating entity \"REG_AR7\" for hierarchy \"REG_AR7:b2v_inst11\"" {  } { { "CPU16bit.v" "b2v_inst11" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ans mux_ans:b2v_inst17 " "Elaborating entity \"mux_ans\" for hierarchy \"mux_ans:b2v_inst17\"" {  } { { "CPU16bit.v" "b2v_inst17" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mux_ans.v(18) " "Verilog HDL assignment warning at mux_ans.v(18): truncated value with size 16 to match size of target (15)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c mux_ans.v(11) " "Verilog HDL Always Construct warning at mux_ans.v(11): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] mux_ans.v(11) " "Inferred latch for \"c\[0\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] mux_ans.v(11) " "Inferred latch for \"c\[1\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] mux_ans.v(11) " "Inferred latch for \"c\[2\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] mux_ans.v(11) " "Inferred latch for \"c\[3\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] mux_ans.v(11) " "Inferred latch for \"c\[4\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] mux_ans.v(11) " "Inferred latch for \"c\[5\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] mux_ans.v(11) " "Inferred latch for \"c\[6\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] mux_ans.v(11) " "Inferred latch for \"c\[7\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] mux_ans.v(11) " "Inferred latch for \"c\[8\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] mux_ans.v(11) " "Inferred latch for \"c\[9\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] mux_ans.v(11) " "Inferred latch for \"c\[10\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] mux_ans.v(11) " "Inferred latch for \"c\[11\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] mux_ans.v(11) " "Inferred latch for \"c\[12\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] mux_ans.v(11) " "Inferred latch for \"c\[13\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] mux_ans.v(11) " "Inferred latch for \"c\[14\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] mux_ans.v(11) " "Inferred latch for \"c\[15\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] mux_ans.v(11) " "Inferred latch for \"c\[16\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] mux_ans.v(11) " "Inferred latch for \"c\[17\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] mux_ans.v(11) " "Inferred latch for \"c\[18\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] mux_ans.v(11) " "Inferred latch for \"c\[19\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] mux_ans.v(11) " "Inferred latch for \"c\[20\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] mux_ans.v(11) " "Inferred latch for \"c\[21\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] mux_ans.v(11) " "Inferred latch for \"c\[22\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] mux_ans.v(11) " "Inferred latch for \"c\[23\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] mux_ans.v(11) " "Inferred latch for \"c\[24\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] mux_ans.v(11) " "Inferred latch for \"c\[25\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] mux_ans.v(11) " "Inferred latch for \"c\[26\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] mux_ans.v(11) " "Inferred latch for \"c\[27\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] mux_ans.v(11) " "Inferred latch for \"c\[28\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] mux_ans.v(11) " "Inferred latch for \"c\[29\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145100896 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ram memory_ram:b2v_inst18 " "Elaborating entity \"memory_ram\" for hierarchy \"memory_ram:b2v_inst18\"" {  } { { "CPU16bit.v" "b2v_inst18" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_ram:b2v_inst18\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\"" {  } { { "memory_ram.v" "altsyncram_component" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/memory_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_ram:b2v_inst18\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\"" {  } { { "memory_ram.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/memory_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_ram:b2v_inst18\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA7X16.mif " "Parameter \"init_file\" = \"DATA7X16.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100916 ""}  } { { "memory_ram.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/memory_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717145100916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_62j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_62j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_62j1 " "Found entity 1: altsyncram_62j1" {  } { { "db/altsyncram_62j1.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_62j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145100966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145100966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_62j1 memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated " "Elaborating entity \"altsyncram_62j1\" for hierarchy \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quatusii/install/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145100966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_va92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_va92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_va92 " "Found entity 1: altsyncram_va92" {  } { { "db/altsyncram_va92.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_va92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145101006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145101006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_va92 memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1 " "Elaborating entity \"altsyncram_va92\" for hierarchy \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\"" {  } { { "db/altsyncram_62j1.tdf" "altsyncram1" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_62j1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_62j1.tdf" "mgl_prim2" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_62j1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_62j1.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_62j1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145101296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011313 " "Parameter \"NODE_NAME\" = \"1380011313\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101296 ""}  } { { "db/altsyncram_62j1.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_62j1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717145101296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connection connection:b2v_inst19 " "Elaborating entity \"connection\" for hierarchy \"connection:b2v_inst19\"" {  } { { "CPU16bit.v" "b2v_inst19" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrReg instrReg:b2v_inst2 " "Elaborating entity \"instrReg\" for hierarchy \"instrReg:b2v_inst2\"" {  } { { "CPU16bit.v" "b2v_inst2" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkstep clkstep:b2v_inst3 " "Elaborating entity \"clkstep\" for hierarchy \"clkstep:b2v_inst3\"" {  } { { "CPU16bit.v" "b2v_inst3" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tb tb:b2v_inst4 " "Elaborating entity \"tb\" for hierarchy \"tb:b2v_inst4\"" {  } { { "CPU16bit.v" "b2v_inst4" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101326 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BP1 tb.v(15) " "Output port \"BP1\" at tb.v(15) has no driver" {  } { { "tb.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/tb.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1717145101326 "|CPU16bit|tb:b2v_inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DS_DP tb.v(21) " "Output port \"DS_DP\" at tb.v(21) has no driver" {  } { { "tb.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/tb.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1717145101326 "|CPU16bit|tb:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_module tb:b2v_inst4\|led_module:led_ct " "Elaborating entity \"led_module\" for hierarchy \"tb:b2v_inst4\|led_module:led_ct\"" {  } { { "tb.v" "led_ct" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/tb.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "workReg workReg:b2v_inst6 " "Elaborating entity \"workReg\" for hierarchy \"workReg:b2v_inst6\"" {  } { { "CPU16bit.v" "b2v_inst6" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst7 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst7\"" {  } { { "CPU16bit.v" "b2v_inst7" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftReg shiftReg:b2v_inst8 " "Elaborating entity \"shiftReg\" for hierarchy \"shiftReg:b2v_inst8\"" {  } { { "CPU16bit.v" "b2v_inst8" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_div_reg mux_div_reg:b2v_inst9 " "Elaborating entity \"mux_div_reg\" for hierarchy \"mux_div_reg:b2v_inst9\"" {  } { { "CPU16bit.v" "b2v_inst9" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programReg programReg:b2v_programReg " "Elaborating entity \"programReg\" for hierarchy \"programReg:b2v_programReg\"" {  } { { "CPU16bit.v" "b2v_programReg" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145101326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_lmo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_lmo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_lmo " "Found entity 1: sld_ela_trigger_lmo" {  } { { "db/sld_ela_trigger_lmo.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/sld_ela_trigger_lmo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145101616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145101616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_cpu16bit_auto_signaltap_0_1_5662.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_cpu16bit_auto_signaltap_0_1_5662.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_CPU16bit_auto_signaltap_0_1_5662 " "Found entity 1: sld_reserved_CPU16bit_auto_signaltap_0_1_5662" {  } { { "db/sld_reserved_cpu16bit_auto_signaltap_0_1_5662.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/sld_reserved_cpu16bit_auto_signaltap_0_1_5662.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145101656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145101656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cmk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cmk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cmk " "Found entity 1: cmpr_cmk" {  } { { "db/cmpr_cmk.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_cmk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145101800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145101800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pkk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pkk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pkk " "Found entity 1: cmpr_pkk" {  } { { "db/cmpr_pkk.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_pkk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145101840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145101840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qkk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qkk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qkk " "Found entity 1: cmpr_qkk" {  } { { "db/cmpr_qkk.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_qkk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145101910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145101910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2424 " "Found entity 1: altsyncram_2424" {  } { { "db/altsyncram_2424.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_2424.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145102720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145102720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145102826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145102826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145102886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145102886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ii " "Found entity 1: cntr_1ii" {  } { { "db/cntr_1ii.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cntr_1ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145102966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145102966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145103006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145103006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145103066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145103066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145103136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145103136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145103176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145103176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145103236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145103236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145103286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145103286 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145103356 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1717145105394 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[0\] mux_ans:b2v_inst17\|c\[0\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[0\]\" to the node \"mux_ans:b2v_inst17\|c\[0\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[1\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[1\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[1\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[2\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[2\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[2\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[3\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[3\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[3\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[4\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[4\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[4\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[5\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[5\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[5\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[6\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[6\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[6\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[7\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[7\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[7\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[8\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[8\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[8\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[9\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[9\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[9\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[10\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[10\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[10\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[11\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[11\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[11\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[12\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[12\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[12\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[13\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[13\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[13\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[14\] mux_ans:b2v_inst17\|c\[29\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[14\]\" to the node \"mux_ans:b2v_inst17\|c\[29\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[15\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[15\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[15\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145105474 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1717145105474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[0\] " "Latch mux_ans:b2v_inst17\|c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux4t1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux4t1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105474 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[8\] " "Latch mux_ans:b2v_inst17\|c\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105474 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[4\] " "Latch mux_ans:b2v_inst17\|c\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105474 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[12\] " "Latch mux_ans:b2v_inst17\|c\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[2\] " "Latch mux_ans:b2v_inst17\|c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[1\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[1\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[10\] " "Latch mux_ans:b2v_inst17\|c\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[6\] " "Latch mux_ans:b2v_inst17\|c\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[14\] " "Latch mux_ans:b2v_inst17\|c\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[1\] " "Latch mux_ans:b2v_inst17\|c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[1\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[1\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[9\] " "Latch mux_ans:b2v_inst17\|c\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[5\] " "Latch mux_ans:b2v_inst17\|c\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[13\] " "Latch mux_ans:b2v_inst17\|c\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[3\] " "Latch mux_ans:b2v_inst17\|c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[11\] " "Latch mux_ans:b2v_inst17\|c\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[7\] " "Latch mux_ans:b2v_inst17\|c\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[15\] " "Latch mux_ans:b2v_inst17\|c\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[16\] " "Latch mux_ans:b2v_inst17\|c\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[17\] " "Latch mux_ans:b2v_inst17\|c\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[18\] " "Latch mux_ans:b2v_inst17\|c\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[19\] " "Latch mux_ans:b2v_inst17\|c\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[20\] " "Latch mux_ans:b2v_inst17\|c\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[21\] " "Latch mux_ans:b2v_inst17\|c\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[22\] " "Latch mux_ans:b2v_inst17\|c\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[23\] " "Latch mux_ans:b2v_inst17\|c\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[24\] " "Latch mux_ans:b2v_inst17\|c\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[25\] " "Latch mux_ans:b2v_inst17\|c\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[26\] " "Latch mux_ans:b2v_inst17\|c\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[27\] " "Latch mux_ans:b2v_inst17\|c\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[1\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[1\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[28\] " "Latch mux_ans:b2v_inst17\|c\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[1\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[1\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[29\] " "Latch mux_ans:b2v_inst17\|c\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux4t1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux4t1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|mdsel " "Latch Contrlblock:b2v_inst\|mdsel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux2 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux2" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|regSel\[2\] " "Latch Contrlblock:b2v_inst\|regSel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux9 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux9" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|regSel\[1\] " "Latch Contrlblock:b2v_inst\|regSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux9 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux9" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|regSel\[0\] " "Latch Contrlblock:b2v_inst\|regSel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux9 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux9" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|aluSel\[3\] " "Latch Contrlblock:b2v_inst\|aluSel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.incPC1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.incPC1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|aluSel\[1\] " "Latch Contrlblock:b2v_inst\|aluSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.incPC1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.incPC1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|aluSel\[0\] " "Latch Contrlblock:b2v_inst\|aluSel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux6 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux6" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|aluSel\[2\] " "Latch Contrlblock:b2v_inst\|aluSel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.incPC1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.incPC1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|shiftSel\[1\] " "Latch Contrlblock:b2v_inst\|shiftSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux6 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux6" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145105484 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contrlblock:b2v_inst\|muxsel\[3\] Contrlblock:b2v_inst\|muxsel\[3\]~_emulated Contrlblock:b2v_inst\|muxsel\[3\]~1 " "Register \"Contrlblock:b2v_inst\|muxsel\[3\]\" is converted into an equivalent circuit using register \"Contrlblock:b2v_inst\|muxsel\[3\]~_emulated\" and latch \"Contrlblock:b2v_inst\|muxsel\[3\]~1\"" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1717145105484 "|CPU16bit|Contrlblock:b2v_inst|muxsel[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contrlblock:b2v_inst\|muxsel\[2\] Contrlblock:b2v_inst\|muxsel\[2\]~_emulated Contrlblock:b2v_inst\|muxsel\[2\]~6 " "Register \"Contrlblock:b2v_inst\|muxsel\[2\]\" is converted into an equivalent circuit using register \"Contrlblock:b2v_inst\|muxsel\[2\]~_emulated\" and latch \"Contrlblock:b2v_inst\|muxsel\[2\]~6\"" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1717145105484 "|CPU16bit|Contrlblock:b2v_inst|muxsel[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contrlblock:b2v_inst\|muxsel\[1\] Contrlblock:b2v_inst\|muxsel\[1\]~_emulated Contrlblock:b2v_inst\|muxsel\[1\]~11 " "Register \"Contrlblock:b2v_inst\|muxsel\[1\]\" is converted into an equivalent circuit using register \"Contrlblock:b2v_inst\|muxsel\[1\]~_emulated\" and latch \"Contrlblock:b2v_inst\|muxsel\[1\]~11\"" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1717145105484 "|CPU16bit|Contrlblock:b2v_inst|muxsel[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contrlblock:b2v_inst\|muxsel\[0\] Contrlblock:b2v_inst\|muxsel\[0\]~_emulated Contrlblock:b2v_inst\|muxsel\[0\]~16 " "Register \"Contrlblock:b2v_inst\|muxsel\[0\]\" is converted into an equivalent circuit using register \"Contrlblock:b2v_inst\|muxsel\[0\]~_emulated\" and latch \"Contrlblock:b2v_inst\|muxsel\[0\]~16\"" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1717145105484 "|CPU16bit|Contrlblock:b2v_inst|muxsel[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1717145105484 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DS_DP GND " "Pin \"DS_DP\" is stuck at GND" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717145105741 "|CPU16bit|DS_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "BP1 GND " "Pin \"BP1\" is stuck at GND" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717145105741 "|CPU16bit|BP1"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxans\[15\] GND " "Pin \"muxans\[15\]\" is stuck at GND" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717145105741 "|CPU16bit|muxans[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1717145105741 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145105899 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1717145106825 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1717145106895 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1717145106895 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1717145110220 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145110370 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1717145112744 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1717145112744 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717145112794 "|CPU16bit|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1717145112794 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145112874 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top " "Ignored assignments for entity \"top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145113044 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1717145113044 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/output_files/CPU16bit.map.smsg " "Generated suppressed messages file D:/WORK_SPCAE/QuatusII_Project/cpu_v1/output_files/CPU16bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1717145113094 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 225 229 0 0 4 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 225 of its 229 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1717145113674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717145113714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145113714 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3944 " "Implemented 3944 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717145114165 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717145114165 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3741 " "Implemented 3741 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717145114165 ""} { "Info" "ICUT_CUT_TM_RAMS" "130 " "Implemented 130 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1717145114165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717145114165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717145114205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 16:45:14 2024 " "Processing ended: Fri May 31 16:45:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717145114205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717145114205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717145114205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717145114205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717145115425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717145115425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 16:45:15 2024 " "Processing started: Fri May 31 16:45:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717145115425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717145115425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU16bit -c CPU16bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU16bit -c CPU16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717145115425 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717145115475 ""}
{ "Info" "0" "" "Project  = CPU16bit" {  } {  } 0 0 "Project  = CPU16bit" 0 0 "Fitter" 0 0 1717145115475 ""}
{ "Info" "0" "" "Revision = CPU16bit" {  } {  } 0 0 "Revision = CPU16bit" 0 0 "Fitter" 0 0 1717145115475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717145115603 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU16bit EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"CPU16bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717145115623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717145115643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717145115643 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717145115863 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717145116020 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717145116020 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717145116020 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717145116020 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 10167 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717145116020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 10169 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717145116020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 10171 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717145116020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 10173 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717145116020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 10175 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717145116020 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717145116020 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717145116030 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1717145116030 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "53 68 " "No exact pin location assignment(s) for 53 pins of 68 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[0\] " "Pin com_out\[0\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[0] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[0\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[1\] " "Pin com_out\[1\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[1] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[1\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[2\] " "Pin com_out\[2\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[2] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[2\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[3\] " "Pin com_out\[3\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[3] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[3\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[4\] " "Pin com_out\[4\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[4] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[4\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[5\] " "Pin com_out\[5\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[5] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[5\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[6\] " "Pin com_out\[6\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[6] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[6\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[7\] " "Pin com_out\[7\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[7] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[7\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[8\] " "Pin com_out\[8\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[8] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[8\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[9\] " "Pin com_out\[9\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[9] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[9\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[10\] " "Pin com_out\[10\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[10] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[10\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[11\] " "Pin com_out\[11\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[11] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[11\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[12\] " "Pin com_out\[12\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[12] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[12\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[13\] " "Pin com_out\[13\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[13] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[13\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[14\] " "Pin com_out\[14\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[14] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[14\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "com_out\[15\] " "Pin com_out\[15\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { com_out[15] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com_out\[15\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 57 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { com_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[0\] " "Pin databus\[0\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[0] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[0\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[1\] " "Pin databus\[1\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[1] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[1\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[2\] " "Pin databus\[2\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[2] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[2\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[3\] " "Pin databus\[3\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[3] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[3\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[4\] " "Pin databus\[4\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[4] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[4\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[5\] " "Pin databus\[5\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[5] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[5\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[6\] " "Pin databus\[6\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[6] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[6\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[7\] " "Pin databus\[7\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[7] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[7\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[8\] " "Pin databus\[8\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[8] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[8\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[9\] " "Pin databus\[9\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[9] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[9\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[10\] " "Pin databus\[10\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[10] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[10\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[11\] " "Pin databus\[11\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[11] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[11\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[12\] " "Pin databus\[12\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[12] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[12\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[13\] " "Pin databus\[13\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[13] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[13\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[14\] " "Pin databus\[14\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[14] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[14\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "databus\[15\] " "Pin databus\[15\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { databus[15] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[15\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 58 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[0\] " "Pin muxans\[0\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[0] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[0\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[1\] " "Pin muxans\[1\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[1] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[1\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[2\] " "Pin muxans\[2\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[2] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[2\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[3\] " "Pin muxans\[3\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[3] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[3\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[4\] " "Pin muxans\[4\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[4] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[4\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[5\] " "Pin muxans\[5\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[5] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[5\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[6\] " "Pin muxans\[6\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[6] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[6\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[7\] " "Pin muxans\[7\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[7] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[7\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[8\] " "Pin muxans\[8\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[8] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[8\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[9\] " "Pin muxans\[9\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[9] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[9\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[10\] " "Pin muxans\[10\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[10] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[10\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[11\] " "Pin muxans\[11\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[11] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[11\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[12\] " "Pin muxans\[12\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[12] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[12\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[13\] " "Pin muxans\[13\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[13] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[13\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[14\] " "Pin muxans\[14\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[14] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[14\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxans\[15\] " "Pin muxans\[15\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { muxans[15] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxans\[15\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxans[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Pin state\[0\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { state[0] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state\[0\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 60 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Pin state\[1\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { state[1] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state\[1\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 60 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Pin state\[2\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { state[2] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state\[2\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 60 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[3\] " "Pin state\[3\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { state[3] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state\[3\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 60 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[4\] " "Pin state\[4\] not assigned to an exact location on the device" {  } { { "d:/quatusii/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatusii/install/quartus/bin64/pin_planner.ppl" { state[4] } } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state\[4\]" } } } } { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 60 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717145116210 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1717145116210 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "TimeQuest Timing Analyzer is analyzing 43 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1717145116550 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1717145116550 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1717145116550 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1717145116550 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1717145116550 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU16bit.sdc " "Synopsys Design Constraints File file not found: 'CPU16bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717145116570 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_SYSTEM " "Node: CLK_SYSTEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1717145116580 "|CPU16bit|CLK_SYSTEM"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkdiv:b2v_inst1\|STEP " "Node: clkdiv:b2v_inst1\|STEP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1717145116580 "|CPU16bit|clkdiv:b2v_inst1|STEP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkstep:b2v_inst3\|SYNTHESIZED_WIRE_5 " "Node: clkstep:b2v_inst3\|SYNTHESIZED_WIRE_5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1717145116580 "|CPU16bit|clkstep:b2v_inst3|SYNTHESIZED_WIRE_5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkstep:b2v_inst3\|SYNTHESIZED_WIRE_6 " "Node: clkstep:b2v_inst3\|SYNTHESIZED_WIRE_6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1717145116580 "|CPU16bit|clkstep:b2v_inst3|SYNTHESIZED_WIRE_6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Contrlblock:b2v_inst\|current_state.mux1 " "Node: Contrlblock:b2v_inst\|current_state.mux1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1717145116580 "|CPU16bit|Contrlblock:b2v_inst|current_state.mux1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Contrlblock:b2v_inst\|current_state.mux9 " "Node: Contrlblock:b2v_inst\|current_state.mux9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1717145116580 "|CPU16bit|Contrlblock:b2v_inst|current_state.mux9"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Contrlblock:b2v_inst\|current_state.adds2 " "Node: Contrlblock:b2v_inst\|current_state.adds2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1717145116580 "|CPU16bit|Contrlblock:b2v_inst|current_state.adds2"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1717145116590 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1717145116590 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1717145116590 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1717145116590 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1717145116590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1717145116590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1717145116590 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1717145116590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_SYSTEM~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK_SYSTEM~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717145116672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkstep:b2v_inst3\|SYNTHESIZED_WIRE_4 " "Destination node clkstep:b2v_inst3\|SYNTHESIZED_WIRE_4" {  } { { "clkstep.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkstep.v" 32 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkstep:b2v_inst3|SYNTHESIZED_WIRE_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 915 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116672 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1717145116672 ""}  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 43 0 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_SYSTEM~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 10156 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717145116672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717145116672 ""}  } { { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 2758 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717145116672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYNTHESIZED_WIRE_4  " "Automatically promoted node SYNTHESIZED_WIRE_4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717145116672 ""}  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 97 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNTHESIZED_WIRE_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 1389 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717145116672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv:b2v_inst1\|STEP  " "Automatically promoted node clkdiv:b2v_inst1\|STEP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717145116672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:b2v_inst1\|STEP~0 " "Destination node clkdiv:b2v_inst1\|STEP~0" {  } { { "clkdiv.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkdiv.v" 5 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:b2v_inst1|STEP~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 2052 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116672 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1717145116672 ""}  } { { "clkdiv.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkdiv.v" 5 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:b2v_inst1|STEP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 1262 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717145116672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkstep:b2v_inst3\|SYNTHESIZED_WIRE_5  " "Automatically promoted node clkstep:b2v_inst3\|SYNTHESIZED_WIRE_5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNTHESIZED_WIRE_8 " "Destination node SYNTHESIZED_WIRE_8" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 101 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNTHESIZED_WIRE_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 1391 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux_ans:b2v_inst17\|c\[1\]~83 " "Destination node mux_ans:b2v_inst17\|c\[1\]~83" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux_ans:b2v_inst17|c[1]~83 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 1947 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux_ans:b2v_inst17\|c\[15\]~84 " "Destination node mux_ans:b2v_inst17\|c\[15\]~84" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux_ans:b2v_inst17|c[15]~84 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 1953 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux_ans:b2v_inst17\|c\[17\]~88 " "Destination node mux_ans:b2v_inst17\|c\[17\]~88" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux_ans:b2v_inst17|c[17]~88 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 1996 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux_ans:b2v_inst17\|c\[28\]~91 " "Destination node mux_ans:b2v_inst17\|c\[28\]~91" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux_ans:b2v_inst17|c[28]~91 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 2015 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contrlblock:b2v_inst\|muxinc_Flag " "Destination node Contrlblock:b2v_inst\|muxinc_Flag" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 106 0 0 } } { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Contrlblock:b2v_inst\|muxinc_Flag" } } } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contrlblock:b2v_inst|muxinc_Flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkstep:b2v_inst3\|SYNTHESIZED_WIRE_6 " "Destination node clkstep:b2v_inst3\|SYNTHESIZED_WIRE_6" {  } { { "clkstep.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkstep.v" 65 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkstep:b2v_inst3|SYNTHESIZED_WIRE_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 916 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkstep:b2v_inst3\|SYNTHESIZED_WIRE_1~0 " "Destination node clkstep:b2v_inst3\|SYNTHESIZED_WIRE_1~0" {  } { { "clkstep.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkstep.v" 33 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkstep:b2v_inst3|SYNTHESIZED_WIRE_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 2034 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNTHESIZED_WIRE_14 " "Destination node SYNTHESIZED_WIRE_14" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 107 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNTHESIZED_WIRE_14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 1390 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux_ans:b2v_inst17\|c\[12\]~93 " "Destination node mux_ans:b2v_inst17\|c\[12\]~93" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux_ans:b2v_inst17|c[12]~93 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 2348 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1717145116682 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1717145116682 ""}  } { { "clkstep.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkstep.v" 52 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkstep:b2v_inst3|SYNTHESIZED_WIRE_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 914 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717145116682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYNTHESIZED_WIRE_14  " "Automatically promoted node SYNTHESIZED_WIRE_14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[76\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[76\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_signaltap.vhd" 289 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 4629 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[76\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[76\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_signaltap.vhd" 289 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[76] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 4743 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1717145116682 ""}  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 107 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNTHESIZED_WIRE_14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 1390 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717145116682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYNTHESIZED_WIRE_1  " "Automatically promoted node SYNTHESIZED_WIRE_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""}  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 94 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNTHESIZED_WIRE_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 1388 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717145116682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYNTHESIZED_WIRE_10  " "Automatically promoted node SYNTHESIZED_WIRE_10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""}  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 103 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNTHESIZED_WIRE_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 1393 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717145116682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkstep:b2v_inst3\|SYNTHESIZED_WIRE_6  " "Automatically promoted node clkstep:b2v_inst3\|SYNTHESIZED_WIRE_6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkstep:b2v_inst3\|SYNTHESIZED_WIRE_1~0 " "Destination node clkstep:b2v_inst3\|SYNTHESIZED_WIRE_1~0" {  } { { "clkstep.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkstep.v" 33 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkstep:b2v_inst3|SYNTHESIZED_WIRE_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 2034 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNTHESIZED_WIRE_4 " "Destination node SYNTHESIZED_WIRE_4" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 97 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNTHESIZED_WIRE_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 1389 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkstep:b2v_inst3\|DFF_inst3 " "Destination node clkstep:b2v_inst3\|DFF_inst3" {  } { { "clkstep.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkstep.v" 35 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkstep:b2v_inst3|DFF_inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 913 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNTHESIZED_WIRE_1 " "Destination node SYNTHESIZED_WIRE_1" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 94 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNTHESIZED_WIRE_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 1388 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNTHESIZED_WIRE_10 " "Destination node SYNTHESIZED_WIRE_10" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 103 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNTHESIZED_WIRE_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 1393 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1717145116682 ""}  } { { "clkstep.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkstep.v" 65 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkstep:b2v_inst3|SYNTHESIZED_WIRE_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 916 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717145116682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Contrlblock:b2v_inst\|WideOr6~0  " "Automatically promoted node Contrlblock:b2v_inst\|WideOr6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717145116682 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 129 -1 0 } } { "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatusii/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contrlblock:b2v_inst|WideOr6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 0 { 0 ""} 0 2313 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717145116682 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717145117162 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717145117162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717145117162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717145117162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717145117172 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717145117172 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717145117172 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717145117182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717145117252 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1717145117252 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717145117252 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "53 unused 2.5V 0 53 0 " "Number of I/O pins in group: 53 (unused VREF, 2.5V VCCIO, 0 input, 53 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1717145117262 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1717145117262 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1717145117262 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 4 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717145117262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717145117262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717145117262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717145117262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 2 11 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717145117262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717145117262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717145117262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 9 3 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717145117262 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1717145117262 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1717145117262 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADCLK " "Node \"ADCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADCSN " "Node \"ADCSN\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCSN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDAT " "Node \"ADDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDI " "Node \"EPCS_ASDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA " "Node \"EPCS_DATA\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCS " "Node \"EPCS_NCS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_NCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EP_DCLK " "Node \"EP_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EP_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CLK " "Node \"FLASH_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CS " "Node \"FLASH_CS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DI " "Node \"FLASH_DI\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DO " "Node \"FLASH_DO\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TCK " "Node \"F_TCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TDI " "Node \"F_TDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TDO " "Node \"F_TDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TMS " "Node \"F_TMS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TMS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H_SYNC " "Node \"H_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA " "Node \"IRDA\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY1 " "Node \"KEY1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY2 " "Node \"KEY2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY3 " "Node \"KEY3\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD " "Node \"RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A0 " "Node \"SDRAM_A0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A1 " "Node \"SDRAM_A1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A10 " "Node \"SDRAM_A10\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A11 " "Node \"SDRAM_A11\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A12 " "Node \"SDRAM_A12\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A2 " "Node \"SDRAM_A2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A3 " "Node \"SDRAM_A3\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A4 " "Node \"SDRAM_A4\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A5 " "Node \"SDRAM_A5\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A6 " "Node \"SDRAM_A6\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A7 " "Node \"SDRAM_A7\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A8 " "Node \"SDRAM_A8\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A9 " "Node \"SDRAM_A9\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA0 " "Node \"SDRAM_BA0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA1 " "Node \"SDRAM_BA1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CAS_N " "Node \"SDRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CKE " "Node \"SDRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CLK " "Node \"SDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CS_N " "Node \"SDRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ0 " "Node \"SDRAM_DQ0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ1 " "Node \"SDRAM_DQ1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ10 " "Node \"SDRAM_DQ10\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ11 " "Node \"SDRAM_DQ11\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ12 " "Node \"SDRAM_DQ12\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ13 " "Node \"SDRAM_DQ13\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ14 " "Node \"SDRAM_DQ14\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ15 " "Node \"SDRAM_DQ15\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ2 " "Node \"SDRAM_DQ2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ3 " "Node \"SDRAM_DQ3\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ4 " "Node \"SDRAM_DQ4\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ5 " "Node \"SDRAM_DQ5\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ6 " "Node \"SDRAM_DQ6\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ7 " "Node \"SDRAM_DQ7\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ8 " "Node \"SDRAM_DQ8\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ9 " "Node \"SDRAM_DQ9\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQMH " "Node \"SDRAM_DQMH\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQMH" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQML " "Node \"SDRAM_DQML\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQML" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_RAS_N " "Node \"SDRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_WE_N " "Node \"SDRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TXD " "Node \"TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[0\] " "Node \"V_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[1\] " "Node \"V_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[2\] " "Node \"V_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[3\] " "Node \"V_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[4\] " "Node \"V_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[0\] " "Node \"V_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[1\] " "Node \"V_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[2\] " "Node \"V_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[3\] " "Node \"V_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[4\] " "Node \"V_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[5\] " "Node \"V_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[0\] " "Node \"V_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[1\] " "Node \"V_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[2\] " "Node \"V_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[3\] " "Node \"V_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[4\] " "Node \"V_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_SYNC " "Node \"V_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatusii/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717145117472 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1717145117472 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717145117472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717145118027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717145118467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717145118517 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717145119411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717145119411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717145119947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1717145121117 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717145121117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717145121405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1717145121405 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1717145121405 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717145121405 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1717145121483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717145121523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717145121793 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717145121835 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717145122213 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717145122823 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1717145123273 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/output_files/CPU16bit.fit.smsg " "Generated suppressed messages file D:/WORK_SPCAE/QuatusII_Project/cpu_v1/output_files/CPU16bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717145123543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 96 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6192 " "Peak virtual memory: 6192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717145124225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 16:45:24 2024 " "Processing ended: Fri May 31 16:45:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717145124225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717145124225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717145124225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717145124225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717145125314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717145125314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 16:45:25 2024 " "Processing started: Fri May 31 16:45:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717145125314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717145125314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU16bit -c CPU16bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU16bit -c CPU16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717145125314 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717145125892 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717145125916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717145126111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 16:45:26 2024 " "Processing ended: Fri May 31 16:45:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717145126111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717145126111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717145126111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717145126111 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717145126703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717145127313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717145127313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 16:45:27 2024 " "Processing started: Fri May 31 16:45:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717145127313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717145127313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU16bit -c CPU16bit " "Command: quartus_sta CPU16bit -c CPU16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717145127313 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1717145127373 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top " "Ignored assignments for entity \"top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145127510 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1717145127510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1717145127580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717145127600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717145127600 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "TimeQuest Timing Analyzer is analyzing 43 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1717145127859 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1717145127920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1717145127920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1717145127920 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1717145127920 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU16bit.sdc " "Synopsys Design Constraints File file not found: 'CPU16bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1717145127929 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_SYSTEM " "Node: CLK_SYSTEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145127939 "|CPU16bit|CLK_SYSTEM"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkdiv:b2v_inst1\|STEP " "Node: clkdiv:b2v_inst1\|STEP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145127939 "|CPU16bit|clkdiv:b2v_inst1|STEP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkstep:b2v_inst3\|SYNTHESIZED_WIRE_5 " "Node: clkstep:b2v_inst3\|SYNTHESIZED_WIRE_5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145127939 "|CPU16bit|clkstep:b2v_inst3|SYNTHESIZED_WIRE_5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Contrlblock:b2v_inst\|current_state.mux9 " "Node: Contrlblock:b2v_inst\|current_state.mux9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145127939 "|CPU16bit|Contrlblock:b2v_inst|current_state.mux9"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkstep:b2v_inst3\|SYNTHESIZED_WIRE_6 " "Node: clkstep:b2v_inst3\|SYNTHESIZED_WIRE_6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145127939 "|CPU16bit|clkstep:b2v_inst3|SYNTHESIZED_WIRE_6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Contrlblock:b2v_inst\|current_state.adds2 " "Node: Contrlblock:b2v_inst\|current_state.adds2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145127939 "|CPU16bit|Contrlblock:b2v_inst|current_state.adds2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Contrlblock:b2v_inst\|current_state.mux1 " "Node: Contrlblock:b2v_inst\|current_state.mux1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145127939 "|CPU16bit|Contrlblock:b2v_inst|current_state.mux1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1717145128009 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1717145128009 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1717145128009 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1717145128009 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1717145128019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 39.993 " "Worst-case setup slack is 39.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.993               0.000 altera_reserved_tck  " "   39.993               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145128039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145128039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.104 " "Worst-case recovery slack is 48.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.104               0.000 altera_reserved_tck  " "   48.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145128049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.192 " "Worst-case removal slack is 1.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.192               0.000 altera_reserved_tck  " "    1.192               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145128049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.445 " "Worst-case minimum pulse width slack is 49.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.445               0.000 altera_reserved_tck  " "   49.445               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145128049 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1717145128139 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1717145128159 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1717145128566 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_SYSTEM " "Node: CLK_SYSTEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145128716 "|CPU16bit|CLK_SYSTEM"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkdiv:b2v_inst1\|STEP " "Node: clkdiv:b2v_inst1\|STEP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145128716 "|CPU16bit|clkdiv:b2v_inst1|STEP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkstep:b2v_inst3\|SYNTHESIZED_WIRE_5 " "Node: clkstep:b2v_inst3\|SYNTHESIZED_WIRE_5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145128716 "|CPU16bit|clkstep:b2v_inst3|SYNTHESIZED_WIRE_5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Contrlblock:b2v_inst\|current_state.mux9 " "Node: Contrlblock:b2v_inst\|current_state.mux9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145128716 "|CPU16bit|Contrlblock:b2v_inst|current_state.mux9"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkstep:b2v_inst3\|SYNTHESIZED_WIRE_6 " "Node: clkstep:b2v_inst3\|SYNTHESIZED_WIRE_6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145128716 "|CPU16bit|clkstep:b2v_inst3|SYNTHESIZED_WIRE_6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Contrlblock:b2v_inst\|current_state.adds2 " "Node: Contrlblock:b2v_inst\|current_state.adds2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145128716 "|CPU16bit|Contrlblock:b2v_inst|current_state.adds2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Contrlblock:b2v_inst\|current_state.mux1 " "Node: Contrlblock:b2v_inst\|current_state.mux1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145128716 "|CPU16bit|Contrlblock:b2v_inst|current_state.mux1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1717145128716 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1717145128716 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1717145128716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.587 " "Worst-case setup slack is 40.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.587               0.000 altera_reserved_tck  " "   40.587               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145128736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145128736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.379 " "Worst-case recovery slack is 48.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.379               0.000 altera_reserved_tck  " "   48.379               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145128746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.095 " "Worst-case removal slack is 1.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 altera_reserved_tck  " "    1.095               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145128746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.298 " "Worst-case minimum pulse width slack is 49.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.298               0.000 altera_reserved_tck  " "   49.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145128756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145128756 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1717145128856 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_SYSTEM " "Node: CLK_SYSTEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145129066 "|CPU16bit|CLK_SYSTEM"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkdiv:b2v_inst1\|STEP " "Node: clkdiv:b2v_inst1\|STEP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145129066 "|CPU16bit|clkdiv:b2v_inst1|STEP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkstep:b2v_inst3\|SYNTHESIZED_WIRE_5 " "Node: clkstep:b2v_inst3\|SYNTHESIZED_WIRE_5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145129066 "|CPU16bit|clkstep:b2v_inst3|SYNTHESIZED_WIRE_5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Contrlblock:b2v_inst\|current_state.mux9 " "Node: Contrlblock:b2v_inst\|current_state.mux9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145129066 "|CPU16bit|Contrlblock:b2v_inst|current_state.mux9"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkstep:b2v_inst3\|SYNTHESIZED_WIRE_6 " "Node: clkstep:b2v_inst3\|SYNTHESIZED_WIRE_6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145129066 "|CPU16bit|clkstep:b2v_inst3|SYNTHESIZED_WIRE_6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Contrlblock:b2v_inst\|current_state.adds2 " "Node: Contrlblock:b2v_inst\|current_state.adds2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145129066 "|CPU16bit|Contrlblock:b2v_inst|current_state.adds2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Contrlblock:b2v_inst\|current_state.mux1 " "Node: Contrlblock:b2v_inst\|current_state.mux1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717145129066 "|CPU16bit|Contrlblock:b2v_inst|current_state.mux1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1717145129076 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1717145129076 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1717145129076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.588 " "Worst-case setup slack is 45.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.588               0.000 altera_reserved_tck  " "   45.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145129076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145129086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.321 " "Worst-case recovery slack is 49.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.321               0.000 altera_reserved_tck  " "   49.321               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145129086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.503 " "Worst-case removal slack is 0.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 altera_reserved_tck  " "    0.503               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145129096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.448 " "Worst-case minimum pulse width slack is 49.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448               0.000 altera_reserved_tck  " "   49.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717145129096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717145129096 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717145129472 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717145129472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717145129582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 16:45:29 2024 " "Processing ended: Fri May 31 16:45:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717145129582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717145129582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717145129582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717145129582 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717145130701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717145130701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 16:45:30 2024 " "Processing started: Fri May 31 16:45:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717145130701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717145130701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU16bit -c CPU16bit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU16bit -c CPU16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717145130701 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1717145131246 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU16bit_8_1200mv_85c_slow.vo D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/ simulation " "Generated file CPU16bit_8_1200mv_85c_slow.vo in folder \"D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717145131386 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1717145131436 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU16bit_8_1200mv_0c_slow.vo D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/ simulation " "Generated file CPU16bit_8_1200mv_0c_slow.vo in folder \"D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717145131586 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1717145131636 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU16bit_min_1200mv_0c_fast.vo D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/ simulation " "Generated file CPU16bit_min_1200mv_0c_fast.vo in folder \"D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717145131786 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1717145131836 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU16bit.vo D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/ simulation " "Generated file CPU16bit.vo in folder \"D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717145131986 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU16bit_8_1200mv_85c_v_slow.sdo D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/ simulation " "Generated file CPU16bit_8_1200mv_85c_v_slow.sdo in folder \"D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717145132234 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU16bit_8_1200mv_0c_v_slow.sdo D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/ simulation " "Generated file CPU16bit_8_1200mv_0c_v_slow.sdo in folder \"D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717145132494 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU16bit_min_1200mv_0c_v_fast.sdo D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/ simulation " "Generated file CPU16bit_min_1200mv_0c_v_fast.sdo in folder \"D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717145132755 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU16bit_v.sdo D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/ simulation " "Generated file CPU16bit_v.sdo in folder \"D:/WORK_SPCAE/QuatusII_Project/cpu_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717145133005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717145133169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 16:45:33 2024 " "Processing ended: Fri May 31 16:45:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717145133169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717145133169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717145133169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717145133169 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 304 s " "Quartus II Full Compilation was successful. 0 errors, 304 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717145133779 ""}
