DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 5
dmPackageRefs [
]
instances [
(Instance
name "debug_uart_receiver0"
duLibraryName "mopshub_lib"
duName "debug_uart_receiver"
elements [
(GiElement
name "CLKS_PER_BIT"
value "CLKS_PER_BIT"
)
]
mwi 0
uid 219,0
)
(Instance
name "debug_uart_transmitter0"
duLibraryName "mopshub_lib"
duName "debug_uart_transmitter"
elements [
(GiElement
name "CLKS_PER_BIT"
value "CLKS_PER_BIT"
)
]
mwi 0
uid 253,0
)
(Instance
name "fifo_async0"
duLibraryName "mopshub_lib"
duName "fifo_async"
elements [
(GiElement
name "DSIZE"
value "8"
pr "// synopsys template"
apr 0
)
(GiElement
name "ASIZE"
value "15"
)
]
mwi 0
uid 483,0
)
(Instance
name "fifo_async1"
duLibraryName "mopshub_lib"
duName "fifo_async"
elements [
(GiElement
name "DSIZE"
value "8"
pr "// synopsys template"
apr 0
)
(GiElement
name "ASIZE"
value "15"
)
]
mwi 0
uid 777,0
)
(Instance
name "dbg_uart_sm0"
duLibraryName "MOPSHUB_LIB"
duName "debug_uart_sm"
elements [
]
mwi 0
uid 883,0
)
(Instance
name "mux8_1_8bit0"
duLibraryName "mopshub_lib"
duName "mux8_1_8bit"
elements [
]
mwi 0
uid 1056,0
)
(Instance
name "timout_rst1"
duLibraryName "MOPSHUB_LIB"
duName "timeout_rst_module"
elements [
]
mwi 0
uid 2824,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb4"
number "4"
)
]
)
version "32.1"
appVersion "2019.4 (Build 4)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/debug_uart_core/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/debug_uart_core/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/debug_uart_core"
)
(vvPair
variable "d_logical"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/debug_uart_core"
)
(vvPair
variable "date"
value "12/14/23"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "debug_uart_core"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "dcs"
)
(vvPair
variable "graphical_source_date"
value "12/14/23"
)
(vvPair
variable "graphical_source_group"
value "dcs"
)
(vvPair
variable "graphical_source_host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "graphical_source_time"
value "13:35:23"
)
(vvPair
variable "group"
value "dcs"
)
(vvPair
variable "host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "language"
value "Verilog"
)
(vvPair
variable "library"
value "mopshub_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/mopshub_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/mopshub_lib/ps"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/work"
)
(vvPair
variable "library_downstream_QuestaSimSimulator"
value "$HDS_PROJECT_DIR/mopshub_lib/sim"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/mopshub_lib/svassistant"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "debug_uart_core"
)
(vvPair
variable "month"
value "Dec"
)
(vvPair
variable "month_long"
value "December"
)
(vvPair
variable "p"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/debug_uart_core/struct.bd"
)
(vvPair
variable "p_logical"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/debug_uart_core/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "mopshub"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/eda/mentor/2019-20/RHELx86/AMS_2019.4/amsv/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "/eda/cadence/2019-20/RHELx86/XCELIUM_19.03.013/tools/bin"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "/eda/mentor/2019-20/RHELx86/QUESTA-CORE-PRIME_2019.4/questasim/linux_x86_64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:35:23"
)
(vvPair
variable "unit"
value "debug_uart_core"
)
(vvPair
variable "user"
value "dcs"
)
(vvPair
variable "version"
value "2019.4 (Build 4)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Verilog2001LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "37000,60000,54000,61000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "37200,60050,48200,60950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,56000,58000,57000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "54200,56050,58200,56950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "37000,58000,54000,59000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "37200,58050,50700,58950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,58000,37000,59000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "33200,58050,36200,58950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,57000,74000,61000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "54200,57200,65200,58100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,56000,74000,57000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "58200,56050,61700,56950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,56000,54000,58000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "39000,56500,48000,57500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,59000,37000,60000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "33200,59050,35700,59950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,60000,37000,61000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "33200,60050,36700,60950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "37000,59000,54000,60000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "37200,59050,51700,59950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "33000,56000,74000,61000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 219,0
optionalChildren [
*13 (CptPort
uid 203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,625,74000,1375"
)
tg (CPTG
uid 205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 206,0
va (VaSet
font "courier,8,0"
)
xt "75000,550,78500,1450"
st "i_Clock"
blo "75000,1250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "i_Clock"
t "wire"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*14 (CptPort
uid 207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,1625,74000,2375"
)
tg (CPTG
uid 209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 210,0
va (VaSet
font "courier,8,0"
)
xt "75000,1550,81000,2450"
st "i_Rx_Serial"
blo "75000,2250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "i_Rx_Serial"
t "wire"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*15 (CptPort
uid 211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,2625,90750,3375"
)
tg (CPTG
uid 213,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 214,0
va (VaSet
font "courier,8,0"
)
xt "85500,2550,89000,3450"
st "o_Rx_DV"
ju 2
blo "89000,3250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "o_Rx_DV"
t "wire"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*16 (CptPort
uid 215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 216,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,1625,90750,2375"
)
tg (CPTG
uid 217,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 218,0
va (VaSet
font "courier,8,0"
)
xt "80000,1550,89000,2450"
st "o_Rx_Byte : [7:0]"
ju 2
blo "89000,2250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "o_Rx_Byte"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 220,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "74000,-1000,90000,6000"
)
oxt "20000,8000,45000,18000"
ttg (MlTextGroup
uid 221,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*17 (Text
uid 222,0
va (VaSet
font "courier,8,1"
)
xt "79250,3100,85250,4000"
st "mopshub_lib"
blo "79250,3800"
tm "BdLibraryNameMgr"
)
*18 (Text
uid 223,0
va (VaSet
font "courier,8,1"
)
xt "79250,4000,89250,4900"
st "debug_uart_receiver"
blo "79250,4700"
tm "CptNameMgr"
)
*19 (Text
uid 224,0
va (VaSet
font "courier,8,1"
)
xt "79250,4900,89750,5800"
st "debug_uart_receiver0"
blo "79250,5600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 225,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 226,0
text (MLText
uid 227,0
va (VaSet
font "courier,8,0"
)
xt "75000,-900,90000,0"
st "CLKS_PER_BIT = CLKS_PER_BIT  "
)
header ""
)
elements [
(GiElement
name "CLKS_PER_BIT"
value "CLKS_PER_BIT"
)
]
)
viewicon (ZoomableIcon
uid 228,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "74250,4250,75750,5750"
iconName "VerilogFileViewIcon.png"
iconMaskName "VerilogFileViewIcon.msk"
ftype 11
)
ordering 1
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*20 (SaComponent
uid 253,0
optionalChildren [
*21 (CptPort
uid 229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 230,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,-25375,91750,-24625"
)
tg (CPTG
uid 231,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 232,0
va (VaSet
font "courier,8,0"
)
xt "86500,-25450,90000,-24550"
st "i_Clock"
ju 2
blo "90000,-24750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "i_Clock"
t "wire"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*22 (CptPort
uid 233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 234,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,-20375,91750,-19625"
)
tg (CPTG
uid 235,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 236,0
va (VaSet
font "courier,8,0"
)
xt "86500,-20450,90000,-19550"
st "i_Tx_DV"
ju 2
blo "90000,-19750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "i_Tx_DV"
t "wire"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*23 (CptPort
uid 237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 238,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,-21375,91750,-20625"
)
tg (CPTG
uid 239,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 240,0
va (VaSet
font "courier,8,0"
)
xt "81000,-21450,90000,-20550"
st "i_Tx_Byte : [7:0]"
ju 2
blo "90000,-20750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "i_Tx_Byte"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*24 (CptPort
uid 241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 242,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,-20375,75000,-19625"
)
tg (CPTG
uid 243,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 244,0
va (VaSet
font "courier,8,0"
)
xt "76000,-20450,82000,-19550"
st "o_Tx_Active"
blo "76000,-19750"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "o_Tx_Active"
t "wire"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*25 (CptPort
uid 245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 246,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,-21375,75000,-20625"
)
tg (CPTG
uid 247,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 248,0
va (VaSet
font "courier,8,0"
)
xt "76000,-21450,82000,-20550"
st "o_Tx_Serial"
blo "76000,-20750"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "o_Tx_Serial"
t "reg"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*26 (CptPort
uid 249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 250,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,-22375,75000,-21625"
)
tg (CPTG
uid 251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
font "courier,8,0"
)
xt "76000,-22450,80500,-21550"
st "o_Tx_Done"
blo "76000,-21750"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "o_Tx_Done"
t "wire"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
]
shape (Rectangle
uid 254,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "75000,-27000,91000,-19000"
)
oxt "20000,10000,45000,20000"
ttg (MlTextGroup
uid 255,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 256,0
va (VaSet
font "courier,8,1"
)
xt "77250,-24900,83250,-24000"
st "mopshub_lib"
blo "77250,-24200"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 257,0
va (VaSet
font "courier,8,1"
)
xt "77250,-24000,88750,-23100"
st "debug_uart_transmitter"
blo "77250,-23300"
tm "CptNameMgr"
)
*29 (Text
uid 258,0
va (VaSet
font "courier,8,1"
)
xt "77250,-23100,89250,-22200"
st "debug_uart_transmitter0"
blo "77250,-22400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 259,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 260,0
text (MLText
uid 261,0
va (VaSet
font "courier,8,0"
)
xt "76000,-26900,91000,-26000"
st "CLKS_PER_BIT = CLKS_PER_BIT  "
)
header ""
)
elements [
(GiElement
name "CLKS_PER_BIT"
value "CLKS_PER_BIT"
)
]
)
viewicon (ZoomableIcon
uid 262,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "75250,-20750,76750,-19250"
iconName "VerilogFileViewIcon.png"
iconMaskName "VerilogFileViewIcon.msk"
ftype 11
)
ordering 1
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*30 (PortIoOut
uid 337,0
shape (CompositeShape
uid 338,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 339,0
sl 0
ro 90
xt "70000,-21375,71500,-20625"
)
(Line
uid 340,0
sl 0
ro 90
xt "71500,-21000,72000,-21000"
pts [
"72000,-21000"
"71500,-21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 341,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
font "courier,8,0"
)
xt "62000,-21450,69000,-20550"
st "out_tx_serial"
ju 2
blo "69000,-20750"
tm "WireNameMgr"
)
)
)
*31 (PortIoIn
uid 373,0
shape (CompositeShape
uid 374,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 375,0
sl 0
ro 90
xt "95500,-25375,97000,-24625"
)
(Line
uid 376,0
sl 0
ro 90
xt "95000,-25000,95500,-25000"
pts [
"95500,-25000"
"95000,-25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 377,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 378,0
va (VaSet
font "courier,8,0"
)
xt "98000,-25450,102000,-24550"
st "clk_uart"
blo "98000,-24750"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 391,0
lang 5
decl (Decl
n "clk_uart"
t "wire"
preAdd 0
posAdd 0
o 2
suid 7,0
)
declText (MLText
uid 392,0
va (VaSet
font "courier,8,0"
)
xt "2000,2700,13000,3600"
st "wire        clk_uart;
"
)
)
*33 (Net
uid 395,0
lang 5
decl (Decl
n "w_tx_active"
t "wire"
preAdd 0
posAdd 0
o 38
suid 9,0
)
declText (MLText
uid 396,0
va (VaSet
font "courier,8,0"
)
xt "2000,36000,14500,36900"
st "wire        w_tx_active;
"
)
)
*34 (Net
uid 397,0
lang 5
decl (Decl
n "out_tx_serial"
t "wire"
preAdd 0
posAdd 0
o 13
suid 10,0
)
declText (MLText
uid 398,0
va (VaSet
font "courier,8,0"
)
xt "2000,12600,15500,13500"
st "wire        out_tx_serial;
"
)
)
*35 (Net
uid 399,0
lang 5
decl (Decl
n "w_tx_done"
t "wire"
preAdd 0
posAdd 0
o 39
suid 11,0
)
declText (MLText
uid 400,0
va (VaSet
font "courier,8,0"
)
xt "2000,36900,13500,37800"
st "wire        w_tx_done;
"
)
)
*36 (PortIoIn
uid 463,0
shape (CompositeShape
uid 464,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 465,0
sl 0
ro 270
xt "69000,1625,70500,2375"
)
(Line
uid 466,0
sl 0
ro 270
xt "70500,2000,71000,2000"
pts [
"70500,2000"
"71000,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 467,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 468,0
va (VaSet
font "courier,8,0"
)
xt "61500,1550,68000,2450"
st "in_rx_serial"
ju 2
blo "68000,2250"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 469,0
lang 5
decl (Decl
n "in_rx_serial"
t "wire"
preAdd 0
posAdd 0
o 4
suid 16,0
)
declText (MLText
uid 470,0
va (VaSet
font "courier,8,0"
)
xt "2000,4500,15000,5400"
st "wire        in_rx_serial;
"
)
)
*38 (Net
uid 471,0
lang 5
decl (Decl
n "out_rx_dv"
t "wire"
preAdd 0
posAdd 0
o 26
suid 17,0
)
declText (MLText
uid 472,0
va (VaSet
font "courier,8,0"
)
xt "2000,25200,13500,26100"
st "wire        out_rx_dv;
"
)
)
*39 (SaComponent
uid 483,0
optionalChildren [
*40 (CptPort
uid 493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,-375,102000,375"
)
tg (CPTG
uid 495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 496,0
va (VaSet
font "courier,8,0"
)
xt "103000,-450,105000,450"
st "wclk"
blo "103000,250"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "wclk"
t "logic"
o 1
)
)
)
*41 (CptPort
uid 497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 498,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111625,-2750,112375,-2000"
)
tg (CPTG
uid 499,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 500,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "111550,-1000,112450,2000"
st "wrst_n"
ju 2
blo "112250,-1000"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "wrst_n"
t "logic"
o 2
)
)
)
*42 (CptPort
uid 501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 502,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,2625,118750,3375"
)
tg (CPTG
uid 503,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 504,0
va (VaSet
font "courier,8,0"
)
xt "115000,2550,117000,3450"
st "winc"
ju 2
blo "117000,3250"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "winc"
t "logic"
o 3
)
)
)
*43 (CptPort
uid 505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,1625,102000,2375"
)
tg (CPTG
uid 507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 508,0
va (VaSet
font "courier,8,0"
)
xt "103000,1550,114000,2450"
st "wdata : [DSIZE - 1:0]"
blo "103000,2250"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "wdata"
t "logic"
b "[DSIZE - 1:0]"
o 4
)
)
)
*44 (CptPort
uid 509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,3625,118750,4375"
)
tg (CPTG
uid 511,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 512,0
va (VaSet
font "courier,8,0"
)
xt "114500,3550,117000,4450"
st "wfull"
ju 2
blo "117000,4250"
)
)
thePort (LogicalPort
lang 6
m 1
decl (Decl
n "wfull"
t "logic"
o 5
)
)
)
*45 (CptPort
uid 513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,5625,118750,6375"
)
tg (CPTG
uid 515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 516,0
va (VaSet
font "courier,8,0"
)
xt "114000,5550,117000,6450"
st "awfull"
ju 2
blo "117000,6250"
)
)
thePort (LogicalPort
lang 6
m 1
decl (Decl
n "awfull"
t "logic"
o 6
)
)
)
*46 (CptPort
uid 517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 518,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,-1375,118750,-625"
)
tg (CPTG
uid 519,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 520,0
va (VaSet
font "courier,8,0"
)
xt "115000,-1450,117000,-550"
st "rclk"
ju 2
blo "117000,-750"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "rclk"
t "logic"
o 7
)
)
)
*47 (CptPort
uid 521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 522,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110625,-2750,111375,-2000"
)
tg (CPTG
uid 523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 524,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "110550,-1000,111450,2000"
st "rrst_n"
ju 2
blo "111250,-1000"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "rrst_n"
t "logic"
o 8
)
)
)
*48 (CptPort
uid 525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 526,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,1625,118750,2375"
)
tg (CPTG
uid 527,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 528,0
va (VaSet
font "courier,8,0"
)
xt "115000,1550,117000,2450"
st "rinc"
ju 2
blo "117000,2250"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "rinc"
t "logic"
o 9
)
)
)
*49 (CptPort
uid 529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,-375,118750,375"
)
tg (CPTG
uid 531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 532,0
va (VaSet
font "courier,8,0"
)
xt "104000,-450,117000,450"
st "dout_fifo : [DSIZE - 1:0]"
ju 2
blo "117000,250"
)
)
thePort (LogicalPort
lang 6
m 1
decl (Decl
n "dout_fifo"
t "logic"
b "[DSIZE - 1:0]"
o 10
)
)
)
*50 (CptPort
uid 533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,625,118750,1375"
)
tg (CPTG
uid 535,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 536,0
va (VaSet
font "courier,8,0"
)
xt "114000,550,117000,1450"
st "rempty"
ju 2
blo "117000,1250"
)
)
thePort (LogicalPort
lang 6
m 1
decl (Decl
n "rempty"
t "logic"
o 11
)
)
)
*51 (CptPort
uid 537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,4625,118750,5375"
)
tg (CPTG
uid 539,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 540,0
va (VaSet
font "courier,8,0"
)
xt "113500,4550,117000,5450"
st "arempty"
ju 2
blo "117000,5250"
)
)
thePort (LogicalPort
lang 6
m 1
decl (Decl
n "arempty"
t "logic"
o 12
)
)
)
]
shape (Rectangle
uid 484,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "102000,-2000,118000,7000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 485,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
uid 486,0
va (VaSet
font "courier,8,1"
)
xt "107500,4000,113500,4900"
st "mopshub_lib"
blo "107500,4700"
tm "BdLibraryNameMgr"
)
*53 (Text
uid 487,0
va (VaSet
font "courier,8,1"
)
xt "107500,4900,113000,5800"
st "fifo_async"
blo "107500,5600"
tm "CptNameMgr"
)
*54 (Text
uid 488,0
va (VaSet
font "courier,8,1"
)
xt "107500,5800,113500,6700"
st "fifo_async0"
blo "107500,6500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 489,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 490,0
text (MLText
uid 491,0
va (VaSet
font "courier,8,0"
)
xt "102000,3300,112500,6000"
st "// synopsys template
DSIZE = 8   
ASIZE = 15  "
)
header ""
)
elements [
(GiElement
name "DSIZE"
value "8"
pr "// synopsys template"
apr 0
)
(GiElement
name "ASIZE"
value "15"
)
]
)
viewicon (ZoomableIcon
uid 492,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "102250,5250,103750,6750"
iconName "VerilogFileViewIcon.png"
iconMaskName "VerilogFileViewIcon.msk"
ftype 11
)
ordering 1
viewiconposition 0
connectByName 1
archFileType "UNKNOWN"
)
*55 (Net
uid 551,0
lang 5
decl (Decl
n "o_Rx_DV"
t "wire"
preAdd 0
posAdd 0
o 24
suid 21,0
)
declText (MLText
uid 552,0
va (VaSet
font "courier,8,0"
)
xt "2000,23400,12500,24300"
st "wire        o_Rx_DV;
"
)
)
*56 (Net
uid 557,0
lang 5
decl (Decl
n "o_Rx_Byte"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 23
suid 22,0
)
declText (MLText
uid 558,0
va (VaSet
font "courier,8,0"
)
xt "2000,22500,13500,23400"
st "wire [7:0]  o_Rx_Byte;
"
)
)
*57 (HdlText
uid 563,0
optionalChildren [
*58 (EmbeddedText
uid 569,0
commentText (CommentText
uid 570,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 571,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "144000,-3000,162000,2000"
)
oxt "0,0,18000,5000"
text (MLText
uid 572,0
va (VaSet
isHidden 1
fg "26368,26368,26368"
bg "49152,49152,49152"
font "courier,8,0"
)
xt "144200,-2800,161800,1700"
st "
// eb1 1  
initial dout_rdy_fifo_reg  = 1'b0;
initial dout_fifo_reg      = 8'b0;
initial rd_en_data_rx      = 1'b0;
initial rd_en_data_tx      = 1'b0;
initial time_limit_trim         = 32'd25000000;   //corresponds to 25 msec if the FPGA freq is 40Mhz

assign out_rx_byte = dout_fifo_reg;
assign out_rx_dv  = dout_rdy_fifo_reg;
//add read_en signal to overcome the clock Domains issues 
assign wena_w_fifo    = o_Rx_DV  && !fifo_full;
assign rd_en_s_rx     = !rx_fifo_empty;
assign rd_en_s_tx     = !tx_fifo_empty;
assign rst_fifo  = (rst);


always @ (posedge clk_uart)
  if (!rst) rd_en_data_tx       <=1'b0;
  else rd_en_data_tx  <= rd_en_s_tx;  
  
  
always @ (posedge clk_40)
  if (!rst) rd_en_data_rx       <=1'b0;
  else rd_en_data_rx  <= rd_en_s_rx;     
    

always @ (posedge clk_40)
  if (!rst) 
  begin 
  dout_fifo_reg       <=8'b0;
  dout_rdy_fifo_reg   <= 1'b0;
  end
  else
    begin
      if (rd_en_data_rx == 1)      
      begin
        dout_fifo_reg  <= dout8bit ;
        dout_rdy_fifo_reg <= 1'b1;
      end
      else
      begin                  
        dout_fifo_reg  <= dout_fifo_reg; 
        dout_rdy_fifo_reg <= 1'b0;

      end
    end  
















































































"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 564,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "137000,-13000,143000,-2000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 565,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*59 (Text
uid 566,0
va (VaSet
font "courier,8,1"
)
xt "137250,-9900,138750,-9000"
st "eb4"
blo "137250,-9200"
tm "HdlTextNameMgr"
)
*60 (Text
uid 567,0
va (VaSet
font "courier,8,1"
)
xt "137250,-9000,137750,-8100"
st "4"
blo "137250,-8300"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 568,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "137250,-3750,138750,-2250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*61 (Net
uid 583,0
lang 5
decl (Decl
n "rst_fifo"
t "wire"
o 31
suid 23,0
)
declText (MLText
uid 584,0
va (VaSet
font "courier,8,0"
)
xt "2000,29700,13000,30600"
st "wire        rst_fifo;
"
)
)
*62 (Net
uid 609,0
lang 5
decl (Decl
n "clk_40"
t "wire"
preAdd 0
posAdd 0
o 1
suid 25,0
)
declText (MLText
uid 610,0
va (VaSet
font "courier,8,0"
)
xt "2000,1800,12000,2700"
st "wire        clk_40;
"
)
)
*63 (Net
uid 649,0
lang 5
decl (Decl
n "dout8bit"
t "wire"
b "[7:0]"
o 15
suid 29,0
)
declText (MLText
uid 650,0
va (VaSet
font "courier,8,0"
)
xt "2000,15300,13000,16200"
st "wire [7:0]  dout8bit;
"
)
)
*64 (Net
uid 659,0
lang 5
decl (Decl
n "dout_fifo_reg"
t "reg"
b "[7:0]"
o 16
suid 30,0
)
declText (MLText
uid 660,0
va (VaSet
font "courier,8,0"
)
xt "2000,16200,15500,17100"
st "reg [7:0]   dout_fifo_reg;
"
)
)
*65 (Net
uid 681,0
lang 5
decl (Decl
n "dout_rdy_fifo_reg"
t "reg"
o 17
suid 33,0
)
declText (MLText
uid 682,0
va (VaSet
font "courier,8,0"
)
xt "2000,17100,17500,18000"
st "reg         dout_rdy_fifo_reg;
"
)
)
*66 (Net
uid 701,0
lang 5
decl (Decl
n "rst"
t "wire"
preAdd 0
posAdd 0
o 5
suid 35,0
)
declText (MLText
uid 702,0
va (VaSet
font "courier,8,0"
)
xt "2000,5400,10500,6300"
st "wire        rst;
"
)
)
*67 (PortIoIn
uid 703,0
shape (CompositeShape
uid 704,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 705,0
sl 0
ro 270
xt "130000,-12375,131500,-11625"
)
(Line
uid 706,0
sl 0
ro 270
xt "131500,-12000,132000,-12000"
pts [
"131500,-12000"
"132000,-12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 707,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 708,0
va (VaSet
font "courier,8,0"
)
xt "127500,-12450,129000,-11550"
st "rst"
ju 2
blo "129000,-11750"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 769,0
lang 5
decl (Decl
n "wena_w_fifo"
t "wire"
o 40
suid 38,0
)
declText (MLText
uid 770,0
va (VaSet
font "courier,8,0"
)
xt "2000,37800,14500,38700"
st "wire        wena_w_fifo;
"
)
)
*69 (Net
uid 771,0
lang 5
decl (Decl
n "fifo_full"
t "wire"
o 20
suid 39,0
)
declText (MLText
uid 772,0
va (VaSet
font "courier,8,0"
)
xt "2000,19800,13500,20700"
st "wire        fifo_full;
"
)
)
*70 (SaComponent
uid 777,0
optionalChildren [
*71 (CptPort
uid 787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 788,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,-23375,118750,-22625"
)
tg (CPTG
uid 789,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 790,0
va (VaSet
font "courier,8,0"
)
xt "115000,-23450,117000,-22550"
st "wclk"
ju 2
blo "117000,-22750"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "wclk"
t "logic"
o 1
)
)
)
*72 (CptPort
uid 791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 792,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111625,-15000,112375,-14250"
)
tg (CPTG
uid 793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 794,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "111550,-19000,112450,-16000"
st "wrst_n"
blo "112250,-16000"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "wrst_n"
t "logic"
o 2
)
)
)
*73 (CptPort
uid 795,0
ps "OnEdgeStrategy"
shape (Triangle
uid 796,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,-21375,118750,-20625"
)
tg (CPTG
uid 797,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 798,0
va (VaSet
font "courier,8,0"
)
xt "115000,-21450,117000,-20550"
st "winc"
ju 2
blo "117000,-20750"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "winc"
t "logic"
o 3
)
)
)
*74 (CptPort
uid 799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 800,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,-22375,118750,-21625"
)
tg (CPTG
uid 801,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 802,0
va (VaSet
font "courier,8,0"
)
xt "106000,-22450,117000,-21550"
st "wdata : [DSIZE - 1:0]"
ju 2
blo "117000,-21750"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "wdata"
t "logic"
b "[DSIZE - 1:0]"
o 4
)
)
)
*75 (CptPort
uid 803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 804,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,-18375,118750,-17625"
)
tg (CPTG
uid 805,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 806,0
va (VaSet
font "courier,8,0"
)
xt "114500,-18450,117000,-17550"
st "wfull"
ju 2
blo "117000,-17750"
)
)
thePort (LogicalPort
lang 6
m 1
decl (Decl
n "wfull"
t "logic"
o 5
)
)
)
*76 (CptPort
uid 807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 808,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,-16375,118750,-15625"
)
tg (CPTG
uid 809,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 810,0
va (VaSet
font "courier,8,0"
)
xt "114000,-16450,117000,-15550"
st "awfull"
ju 2
blo "117000,-15750"
)
)
thePort (LogicalPort
lang 6
m 1
decl (Decl
n "awfull"
t "logic"
o 6
)
)
)
*77 (CptPort
uid 811,0
ps "OnEdgeStrategy"
shape (Triangle
uid 812,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,-23375,102000,-22625"
)
tg (CPTG
uid 813,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 814,0
va (VaSet
font "courier,8,0"
)
xt "103000,-23450,105000,-22550"
st "rclk"
blo "103000,-22750"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "rclk"
t "logic"
o 7
)
)
)
*78 (CptPort
uid 815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 816,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110625,-15000,111375,-14250"
)
tg (CPTG
uid 817,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 818,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "110550,-19000,111450,-16000"
st "rrst_n"
blo "111250,-16000"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "rrst_n"
t "logic"
o 8
)
)
)
*79 (CptPort
uid 819,0
ps "OnEdgeStrategy"
shape (Triangle
uid 820,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,-20375,118750,-19625"
)
tg (CPTG
uid 821,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 822,0
va (VaSet
font "courier,8,0"
)
xt "115000,-20450,117000,-19550"
st "rinc"
ju 2
blo "117000,-19750"
)
)
thePort (LogicalPort
lang 6
decl (Decl
n "rinc"
t "logic"
o 9
)
)
)
*80 (CptPort
uid 823,0
ps "OnEdgeStrategy"
shape (Triangle
uid 824,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,-21375,102000,-20625"
)
tg (CPTG
uid 825,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 826,0
va (VaSet
font "courier,8,0"
)
xt "103000,-21450,116000,-20550"
st "dout_fifo : [DSIZE - 1:0]"
blo "103000,-20750"
)
)
thePort (LogicalPort
lang 6
m 1
decl (Decl
n "dout_fifo"
t "logic"
b "[DSIZE - 1:0]"
o 10
)
)
)
*81 (CptPort
uid 827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,-19375,118750,-18625"
)
tg (CPTG
uid 829,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 830,0
va (VaSet
font "courier,8,0"
)
xt "114000,-19450,117000,-18550"
st "rempty"
ju 2
blo "117000,-18750"
)
)
thePort (LogicalPort
lang 6
m 1
decl (Decl
n "rempty"
t "logic"
o 11
)
)
)
*82 (CptPort
uid 831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,-17375,118750,-16625"
)
tg (CPTG
uid 833,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 834,0
va (VaSet
font "courier,8,0"
)
xt "113500,-17450,117000,-16550"
st "arempty"
ju 2
blo "117000,-16750"
)
)
thePort (LogicalPort
lang 6
m 1
decl (Decl
n "arempty"
t "logic"
o 12
)
)
)
]
shape (Rectangle
uid 778,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "102000,-24000,118000,-15000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 779,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
uid 780,0
va (VaSet
font "courier,8,1"
)
xt "107500,-19000,113500,-18100"
st "mopshub_lib"
blo "107500,-18300"
tm "BdLibraryNameMgr"
)
*84 (Text
uid 781,0
va (VaSet
font "courier,8,1"
)
xt "107500,-18100,113000,-17200"
st "fifo_async"
blo "107500,-17400"
tm "CptNameMgr"
)
*85 (Text
uid 782,0
va (VaSet
font "courier,8,1"
)
xt "107500,-17200,113500,-16300"
st "fifo_async1"
blo "107500,-16500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 783,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 784,0
text (MLText
uid 785,0
va (VaSet
font "courier,8,0"
)
xt "102000,-19700,112500,-17000"
st "// synopsys template
DSIZE = 8   
ASIZE = 15  "
)
header ""
)
elements [
(GiElement
name "DSIZE"
value "8"
pr "// synopsys template"
apr 0
)
(GiElement
name "ASIZE"
value "15"
)
]
)
viewicon (ZoomableIcon
uid 786,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "102250,-16750,103750,-15250"
iconName "VerilogFileViewIcon.png"
iconMaskName "VerilogFileViewIcon.msk"
ftype 11
)
ordering 1
viewiconposition 0
connectByName 1
archFileType "UNKNOWN"
)
*86 (PortIoIn
uid 865,0
shape (CompositeShape
uid 866,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 867,0
sl 0
ro 90
xt "120500,-1375,122000,-625"
)
(Line
uid 868,0
sl 0
ro 90
xt "120000,-1000,120500,-1000"
pts [
"120500,-1000"
"120000,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 869,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 870,0
va (VaSet
font "courier,8,0"
)
xt "123000,-1450,126000,-550"
st "clk_40"
blo "123000,-750"
tm "WireNameMgr"
)
)
)
*87 (Net
uid 871,0
lang 5
decl (Decl
n "in_tx_byte"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 21
suid 41,0
)
declText (MLText
uid 872,0
va (VaSet
font "courier,8,0"
)
xt "2000,20700,14000,21600"
st "wire [7:0]  in_tx_byte;
"
)
)
*88 (Net
uid 879,0
lang 5
decl (Decl
n "out_rx_byte"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 25
suid 43,0
)
declText (MLText
uid 880,0
va (VaSet
font "courier,8,0"
)
xt "2000,24300,14500,25200"
st "wire [7:0]  out_rx_byte;
"
)
)
*89 (SaComponent
uid 883,0
optionalChildren [
*90 (CptPort
uid 893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 894,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-19375,161000,-18625"
)
tg (CPTG
uid 895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 896,0
va (VaSet
font "courier,8,0"
)
xt "162000,-19450,163500,-18550"
st "clk"
blo "162000,-18750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
o 2
)
)
)
*91 (CptPort
uid 897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 898,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-18375,161000,-17625"
)
tg (CPTG
uid 899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 900,0
va (VaSet
font "courier,8,0"
)
xt "162000,-18450,163500,-17550"
st "rst"
blo "162000,-17750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
o 5
)
)
)
*92 (CptPort
uid 1034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1035,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-15375,161000,-14625"
)
tg (CPTG
uid 1036,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1037,0
va (VaSet
font "courier,8,0"
)
xt "162000,-15450,166500,-14550"
st "out_rx_dv"
blo "162000,-14750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "out_rx_dv"
t "wire"
o 4
suid 12,0
)
)
)
*93 (CptPort
uid 1038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1039,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170625,-20750,171375,-20000"
)
tg (CPTG
uid 1040,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1041,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "170550,-19000,171450,-12000"
st "select_dbg_sm"
ju 2
blo "171250,-19000"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "select_dbg_sm"
t "reg"
o 11
suid 13,0
)
)
)
*94 (CptPort
uid 1234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-14375,161000,-13625"
)
tg (CPTG
uid 1236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1237,0
va (VaSet
font "courier,8,0"
)
xt "162000,-14450,169000,-13550"
st "axi_uart_test"
blo "162000,-13750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "axi_uart_test"
t "wire"
o 1
suid 14,0
)
)
)
*95 (CptPort
uid 1298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1385,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-8375,161000,-7625"
)
tg (CPTG
uid 1300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1301,0
va (VaSet
font "courier,8,0"
)
xt "162000,-8450,170500,-7550"
st "fifo_dbg_out_rdy"
blo "162000,-7750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "fifo_dbg_out_rdy"
t "wire"
o 3
suid 17,0
)
)
)
*96 (CptPort
uid 1302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1303,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-16375,161000,-15625"
)
tg (CPTG
uid 1304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1305,0
va (VaSet
font "courier,8,0"
)
xt "162000,-16450,171000,-15550"
st "fifo_dbg_out_read"
blo "162000,-15750"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "fifo_dbg_out_read"
t "reg"
o 9
suid 18,0
)
)
)
*97 (CptPort
uid 1314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1315,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-11375,161000,-10625"
)
tg (CPTG
uid 1316,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1317,0
va (VaSet
font "courier,8,0"
)
xt "162000,-11450,166000,-10550"
st "in_tx_dv"
blo "162000,-10750"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "in_tx_dv"
t "reg"
o 10
suid 19,0
)
)
)
*98 (CptPort
uid 1318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-12375,161000,-11625"
)
tg (CPTG
uid 1320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1321,0
va (VaSet
font "courier,8,0"
)
xt "162000,-12450,166500,-11550"
st "w_tx_done"
blo "162000,-11750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "w_tx_done"
t "wire"
o 7
suid 20,0
)
)
)
*99 (CptPort
uid 1356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1357,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-17375,161000,-16625"
)
tg (CPTG
uid 1358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1359,0
va (VaSet
font "courier,8,0"
)
xt "162000,-17450,169500,-16550"
st "write_dbg_fifo"
blo "162000,-16750"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "write_dbg_fifo"
t "reg"
o 12
suid 21,0
)
)
)
*100 (CptPort
uid 2095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2096,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "171625,-5000,172375,-4250"
)
tg (CPTG
uid 2097,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2098,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "171550,-13500,172450,-6000"
st "entimeout_uart"
blo "172250,-6000"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "entimeout_uart"
t "reg"
o 8
suid 23,0
)
)
)
*101 (CptPort
uid 2103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2104,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172625,-5000,173375,-4250"
)
tg (CPTG
uid 2105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2106,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "172550,-14000,173450,-6000"
st "timeoutrst_uart"
blo "173250,-6000"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "timeoutrst_uart"
t "wire"
eolc "timeout reset signal to the state machine in case bridge controller is not respoding for a specified time"
o 6
suid 22,0
)
)
)
]
shape (Rectangle
uid 884,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "161000,-20000,182000,-5000"
)
oxt "15000,6000,39000,26000"
ttg (MlTextGroup
uid 885,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 886,0
va (VaSet
font "courier,8,1"
)
xt "170750,-14900,176750,-14000"
st "MOPSHUB_LIB"
blo "170750,-14200"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 887,0
va (VaSet
font "courier,8,1"
)
xt "170750,-14000,177750,-13100"
st "debug_uart_sm"
blo "170750,-13300"
tm "CptNameMgr"
)
*104 (Text
uid 888,0
va (VaSet
font "courier,8,1"
)
xt "170750,-13100,177250,-12200"
st "dbg_uart_sm0"
blo "170750,-12400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 889,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 890,0
text (MLText
uid 891,0
va (VaSet
font "courier,8,0"
)
xt "142000,-14000,142000,-14000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 892,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "161250,-6750,162750,-5250"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*105 (Net
uid 1048,0
lang 5
decl (Decl
n "select_dbg_sm"
t "wire"
o 33
suid 47,0
)
declText (MLText
uid 1049,0
va (VaSet
font "courier,8,0"
)
xt "2000,31500,15500,32400"
st "wire        select_dbg_sm;
"
)
)
*106 (SaComponent
uid 1056,0
optionalChildren [
*107 (CptPort
uid 1066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1067,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162250,-36375,163000,-35625"
)
tg (CPTG
uid 1068,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1069,0
va (VaSet
font "courier,8,0"
)
xt "164000,-36450,165500,-35550"
st "clk"
blo "164000,-35750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
prec "// Port Declarations"
preAdd 0
posAdd 0
o 1
)
)
)
*108 (CptPort
uid 1070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162250,-35375,163000,-34625"
)
tg (CPTG
uid 1072,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1073,0
va (VaSet
font "courier,8,0"
)
xt "164000,-35450,165500,-34550"
st "rst"
blo "164000,-34750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
preAdd 0
posAdd 0
o 2
)
)
)
*109 (CptPort
uid 1074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1075,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "180000,-37375,180750,-36625"
)
tg (CPTG
uid 1076,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1077,0
va (VaSet
font "courier,8,0"
)
xt "172000,-37450,179000,-36550"
st "data0 : [7:0]"
ju 2
blo "179000,-36750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "data0"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 3
)
)
)
*110 (CptPort
uid 1078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1079,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "180000,-36375,180750,-35625"
)
tg (CPTG
uid 1080,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1081,0
va (VaSet
font "courier,8,0"
)
xt "172000,-36450,179000,-35550"
st "data1 : [7:0]"
ju 2
blo "179000,-35750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "data1"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 4
)
)
)
*111 (CptPort
uid 1082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1083,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "180000,-35375,180750,-34625"
)
tg (CPTG
uid 1084,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1085,0
va (VaSet
font "courier,8,0"
)
xt "172000,-35450,179000,-34550"
st "data2 : [7:0]"
ju 2
blo "179000,-34750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "data2"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 5
)
)
)
*112 (CptPort
uid 1086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1087,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "180000,-34375,180750,-33625"
)
tg (CPTG
uid 1088,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1089,0
va (VaSet
font "courier,8,0"
)
xt "172000,-34450,179000,-33550"
st "data3 : [7:0]"
ju 2
blo "179000,-33750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "data3"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 6
)
)
)
*113 (CptPort
uid 1090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1091,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "180000,-33375,180750,-32625"
)
tg (CPTG
uid 1092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1093,0
va (VaSet
font "courier,8,0"
)
xt "172000,-33450,179000,-32550"
st "data4 : [7:0]"
ju 2
blo "179000,-32750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "data4"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 7
)
)
)
*114 (CptPort
uid 1094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1095,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "180000,-32375,180750,-31625"
)
tg (CPTG
uid 1096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1097,0
va (VaSet
font "courier,8,0"
)
xt "172000,-32450,179000,-31550"
st "data5 : [7:0]"
ju 2
blo "179000,-31750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "data5"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 8
)
)
)
*115 (CptPort
uid 1098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1099,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "180000,-31375,180750,-30625"
)
tg (CPTG
uid 1100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1101,0
va (VaSet
font "courier,8,0"
)
xt "172000,-31450,179000,-30550"
st "data6 : [7:0]"
ju 2
blo "179000,-30750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "data6"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 9
)
)
)
*116 (CptPort
uid 1102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1103,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "180000,-30375,180750,-29625"
)
tg (CPTG
uid 1104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1105,0
va (VaSet
font "courier,8,0"
)
xt "172000,-30450,179000,-29550"
st "data7 : [7:0]"
ju 2
blo "179000,-29750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "data7"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 10
)
)
)
*117 (CptPort
uid 1106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162250,-33375,163000,-32625"
)
tg (CPTG
uid 1108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1109,0
va (VaSet
font "courier,8,0"
)
xt "164000,-33450,170000,-32550"
st "sel : [7:0]"
blo "164000,-32750"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "sel"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 11
)
)
)
*118 (CptPort
uid 1110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1111,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162250,-32375,163000,-31625"
)
tg (CPTG
uid 1112,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1113,0
va (VaSet
font "courier,8,0"
)
xt "164000,-32450,172500,-31550"
st "data_out : [7:0]"
blo "164000,-31750"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "data_out"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 13
)
)
)
*119 (CptPort
uid 1114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1115,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170625,-29000,171375,-28250"
)
tg (CPTG
uid 1116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1117,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "170550,-33000,171450,-30000"
st "en_sel"
blo "171250,-30000"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "en_sel"
t "wire"
o 12
suid 13,0
)
)
)
]
shape (Rectangle
uid 1057,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "163000,-38000,180000,-29000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1058,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
uid 1059,0
va (VaSet
font "courier,8,1"
)
xt "165500,-38000,171500,-37100"
st "mopshub_lib"
blo "165500,-37300"
tm "BdLibraryNameMgr"
)
*121 (Text
uid 1060,0
va (VaSet
font "courier,8,1"
)
xt "165500,-37100,171500,-36200"
st "mux8_1_8bit"
blo "165500,-36400"
tm "CptNameMgr"
)
*122 (Text
uid 1061,0
va (VaSet
font "courier,8,1"
)
xt "165500,-36200,172000,-35300"
st "mux8_1_8bit0"
blo "165500,-35500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1062,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1063,0
text (MLText
uid 1064,0
va (VaSet
font "courier,8,0"
)
xt "170500,-47000,170500,-47000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1065,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "163250,-30750,164750,-29250"
iconName "VerilogFileViewIcon.png"
iconMaskName "VerilogFileViewIcon.msk"
ftype 11
)
ordering 1
viewiconposition 0
archFileType "UNKNOWN"
)
*123 (Net
uid 1238,0
lang 5
decl (Decl
n "axi_uart_test"
t "wire"
o 14
suid 59,0
iv "1'b0"
)
declText (MLText
uid 1239,0
va (VaSet
font "courier,8,0"
)
xt "2000,14400,19100,15300"
st "wire        axi_uart_test = 1'b0;
"
)
)
*124 (Net
uid 1258,0
lang 5
decl (Decl
n "sm_dbg_out"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 34
suid 61,0
)
declText (MLText
uid 1259,0
va (VaSet
font "courier,8,0"
)
xt "2000,32400,14000,33300"
st "wire [7:0]  sm_dbg_out;
"
)
)
*125 (Net
uid 1306,0
lang 5
decl (Decl
n "fifo_dbg_out_read"
t "wire"
o 19
suid 65,0
)
declText (MLText
uid 1307,0
va (VaSet
font "courier,8,0"
)
xt "2000,18900,17500,19800"
st "wire        fifo_dbg_out_read;
"
)
)
*126 (Net
uid 1336,0
lang 5
decl (Decl
n "in_tx_dv_sm"
t "wire"
o 22
suid 67,0
)
declText (MLText
uid 1337,0
va (VaSet
font "courier,8,0"
)
xt "2000,21600,14500,22500"
st "wire        in_tx_dv_sm;
"
)
)
*127 (Net
uid 1354,0
lang 5
decl (Decl
n "write_dbg_fifo"
t "wire"
o 41
suid 70,0
)
declText (MLText
uid 1355,0
va (VaSet
font "courier,8,0"
)
xt "2000,38700,16000,39600"
st "wire        write_dbg_fifo;
"
)
)
*128 (Net
uid 1492,0
lang 5
decl (Decl
n "rd_en_s_rx"
t "wire"
o 29
suid 72,0
)
declText (MLText
uid 1493,0
va (VaSet
font "courier,8,0"
)
xt "2000,27900,14000,28800"
st "wire        rd_en_s_rx;
"
)
)
*129 (Net
uid 1494,0
lang 5
decl (Decl
n "rd_en_data_rx"
t "reg"
o 27
suid 73,0
)
declText (MLText
uid 1495,0
va (VaSet
font "courier,8,0"
)
xt "2000,26100,15500,27000"
st "reg         rd_en_data_rx;
"
)
)
*130 (Net
uid 1504,0
lang 5
decl (Decl
n "rd_en_data_tx"
t "reg"
o 28
suid 74,0
)
declText (MLText
uid 1505,0
va (VaSet
font "courier,8,0"
)
xt "2000,27000,15500,27900"
st "reg         rd_en_data_tx;
"
)
)
*131 (Net
uid 1508,0
lang 5
decl (Decl
n "rx_fifo_empty"
t "wire"
o 32
suid 76,0
)
declText (MLText
uid 1509,0
va (VaSet
font "courier,8,0"
)
xt "2000,30600,15500,31500"
st "wire        rx_fifo_empty;
"
)
)
*132 (Net
uid 1510,0
lang 5
decl (Decl
n "tx_fifo_empty"
t "wire"
o 37
suid 77,0
)
declText (MLText
uid 1511,0
va (VaSet
font "courier,8,0"
)
xt "2000,35100,15500,36000"
st "wire        tx_fifo_empty;
"
)
)
*133 (Net
uid 1522,0
lang 5
decl (Decl
n "rd_en_s_tx"
t "wire"
o 30
suid 78,0
)
declText (MLText
uid 1523,0
va (VaSet
font "courier,8,0"
)
xt "2000,28800,14000,29700"
st "wire        rd_en_s_tx;
"
)
)
*134 (Net
uid 1612,0
lang 5
decl (Decl
n "statedeb_spi"
t "wire"
b "[7:0]"
o 12
suid 79,0
)
declText (MLText
uid 1613,0
va (VaSet
font "courier,8,0"
)
xt "2000,11700,15000,12600"
st "wire [7:0]  statedeb_spi;
"
)
)
*135 (Net
uid 1614,0
lang 5
decl (Decl
n "statedeb_can"
t "wire"
b "[7:0]"
o 7
suid 80,0
)
declText (MLText
uid 1615,0
va (VaSet
font "courier,8,0"
)
xt "2000,7200,15000,8100"
st "wire [7:0]  statedeb_can;
"
)
)
*136 (Net
uid 1616,0
lang 5
decl (Decl
n "statedeb_elink_rec"
t "wire"
b "[7:0]"
o 8
suid 81,0
)
declText (MLText
uid 1617,0
va (VaSet
font "courier,8,0"
)
xt "2000,8100,18000,9000"
st "wire [7:0]  statedeb_elink_rec;
"
)
)
*137 (Net
uid 1618,0
lang 5
decl (Decl
n "statedeb_elink_tra"
t "wire"
b "[7:0]"
o 9
suid 82,0
)
declText (MLText
uid 1619,0
va (VaSet
font "courier,8,0"
)
xt "2000,9000,18000,9900"
st "wire [7:0]  statedeb_elink_tra;
"
)
)
*138 (Net
uid 1620,0
lang 5
decl (Decl
n "statedb_can_mux"
t "wire"
b "[7:0]"
o 6
suid 83,0
)
declText (MLText
uid 1621,0
va (VaSet
font "courier,8,0"
)
xt "2000,6300,16500,7200"
st "wire [7:0]  statedb_can_mux;
"
)
)
*139 (Net
uid 1622,0
lang 5
decl (Decl
n "statedeb_osc_trim"
t "wire"
b "[7:0]"
o 11
suid 84,0
)
declText (MLText
uid 1623,0
va (VaSet
font "courier,8,0"
)
xt "2000,10800,17500,11700"
st "wire [7:0]  statedeb_osc_trim;
"
)
)
*140 (Net
uid 1624,0
lang 5
decl (Decl
n "statedeb_main"
t "wire"
b "[7:0]"
o 10
suid 85,0
)
declText (MLText
uid 1625,0
va (VaSet
font "courier,8,0"
)
xt "2000,9900,15500,10800"
st "wire [7:0]  statedeb_main;
"
)
)
*141 (PortIoIn
uid 1628,0
shape (CompositeShape
uid 1629,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1630,0
sl 0
ro 90
xt "186750,-34375,188250,-33625"
)
(Line
uid 1631,0
sl 0
ro 90
xt "186250,-34000,186750,-34000"
pts [
"186750,-34000"
"186250,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1632,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1633,0
va (VaSet
font "courier,8,0"
)
xt "189000,-34450,198000,-33550"
st "statedeb_osc_trim"
blo "189000,-33750"
tm "WireNameMgr"
)
)
)
*142 (PortIoIn
uid 1634,0
shape (CompositeShape
uid 1635,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1636,0
sl 0
ro 90
xt "186750,-33375,188250,-32625"
)
(Line
uid 1637,0
sl 0
ro 90
xt "186250,-33000,186750,-33000"
pts [
"186750,-33000"
"186250,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1638,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1639,0
va (VaSet
font "courier,8,0"
)
xt "189000,-33450,198500,-32550"
st "statedeb_elink_tra"
blo "189000,-32750"
tm "WireNameMgr"
)
)
)
*143 (PortIoIn
uid 1640,0
shape (CompositeShape
uid 1641,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1642,0
sl 0
ro 90
xt "186750,-31375,188250,-30625"
)
(Line
uid 1643,0
sl 0
ro 90
xt "186250,-31000,186750,-31000"
pts [
"186750,-31000"
"186250,-31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1644,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1645,0
va (VaSet
font "courier,8,0"
)
xt "189000,-31450,195500,-30550"
st "statedeb_spi"
blo "189000,-30750"
tm "WireNameMgr"
)
)
)
*144 (PortIoIn
uid 1646,0
shape (CompositeShape
uid 1647,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1648,0
sl 0
ro 90
xt "186750,-32375,188250,-31625"
)
(Line
uid 1649,0
sl 0
ro 90
xt "186250,-32000,186750,-32000"
pts [
"186750,-32000"
"186250,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1650,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1651,0
va (VaSet
font "courier,8,0"
)
xt "189000,-32450,198500,-31550"
st "statedeb_elink_rec"
blo "189000,-31750"
tm "WireNameMgr"
)
)
)
*145 (PortIoIn
uid 1652,0
shape (CompositeShape
uid 1653,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1654,0
sl 0
ro 90
xt "186750,-37375,188250,-36625"
)
(Line
uid 1655,0
sl 0
ro 90
xt "186250,-37000,186750,-37000"
pts [
"186750,-37000"
"186250,-37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1656,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1657,0
va (VaSet
font "courier,8,0"
)
xt "189000,-37450,196000,-36550"
st "statedeb_main"
blo "189000,-36750"
tm "WireNameMgr"
)
)
)
*146 (PortIoIn
uid 1658,0
shape (CompositeShape
uid 1659,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1660,0
sl 0
ro 90
xt "186750,-35375,188250,-34625"
)
(Line
uid 1661,0
sl 0
ro 90
xt "186250,-35000,186750,-35000"
pts [
"186750,-35000"
"186250,-35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1662,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1663,0
va (VaSet
font "courier,8,0"
)
xt "189000,-35450,197000,-34550"
st "statedb_can_mux"
blo "189000,-34750"
tm "WireNameMgr"
)
)
)
*147 (PortIoIn
uid 1664,0
shape (CompositeShape
uid 1665,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1666,0
sl 0
ro 90
xt "186750,-36375,188250,-35625"
)
(Line
uid 1667,0
sl 0
ro 90
xt "186250,-36000,186750,-36000"
pts [
"186750,-36000"
"186250,-36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1668,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1669,0
va (VaSet
font "courier,8,0"
)
xt "189000,-36450,195500,-35550"
st "statedeb_can"
blo "189000,-35750"
tm "WireNameMgr"
)
)
)
*148 (Net
uid 2171,0
lang 5
decl (Decl
n "time_limit_trim"
t "reg"
b "[31:0]"
eolc "//corresponds to 25 msec if the FPGA freq is 40Mhz"
o 35
suid 91,0
)
declText (MLText
uid 2172,0
va (VaSet
font "courier,8,0"
)
xt "2000,33300,42000,34200"
st "reg [31:0]  time_limit_trim; //corresponds to 25 msec if the FPGA freq is 40Mhz
"
)
)
*149 (Net
uid 2191,0
lang 5
decl (Decl
n "timeoutrst_uart"
t "wire"
eolc "timeout reset signal to the state machine in case bridge controller is not respoding for a specified time"
o 36
suid 95,0
)
declText (MLText
uid 2192,0
va (VaSet
font "courier,8,0"
)
xt "2000,34200,71000,35100"
st "wire        timeoutrst_uart; // timeout reset signal to the state machine in case bridge controller is not respoding for a specified time
"
)
)
*150 (Net
uid 2197,0
lang 5
decl (Decl
n "entimeout_uart"
t "wire"
o 18
suid 96,0
)
declText (MLText
uid 2198,0
va (VaSet
font "courier,8,0"
)
xt "2000,18000,16000,18900"
st "wire        entimeout_uart;
"
)
)
*151 (PortIoIn
uid 2580,0
shape (CompositeShape
uid 2581,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2582,0
sl 0
ro 90
xt "186500,-30375,188000,-29625"
)
(Line
uid 2583,0
sl 0
ro 90
xt "186000,-30000,186500,-30000"
pts [
"186500,-30000"
"186000,-30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2584,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2585,0
va (VaSet
font "courier,8,0"
)
xt "189000,-30450,196500,-29550"
st "dec10b_Out_dbg"
blo "189000,-29750"
tm "WireNameMgr"
)
)
)
*152 (Net
uid 2586,0
lang 5
decl (Decl
n "dec10b_Out_dbg"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 3
suid 98,0
)
declText (MLText
uid 2587,0
va (VaSet
font "courier,8,0"
)
xt "2000,3600,16000,4500"
st "wire [7:0]  dec10b_Out_dbg;
"
)
)
*153 (SaComponent
uid 2824,0
optionalChildren [
*154 (CptPort
uid 2804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149250,8625,150000,9375"
)
tg (CPTG
uid 2806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2807,0
va (VaSet
font "courier,8,0"
)
xt "151000,8550,152500,9450"
st "clk"
blo "151000,9250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
o 1
)
)
)
*155 (CptPort
uid 2808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2809,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "169000,8625,169750,9375"
)
tg (CPTG
uid 2810,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2811,0
va (VaSet
font "courier,8,0"
)
xt "163500,8550,168000,9450"
st "entimeout"
ju 2
blo "168000,9250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "entimeout"
t "wire"
o 2
)
)
)
*156 (CptPort
uid 2812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149250,10625,150000,11375"
)
tg (CPTG
uid 2814,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2815,0
va (VaSet
font "courier,8,0"
)
xt "151000,10550,161000,11450"
st "time_limit : [31:0]"
blo "151000,11250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "time_limit"
t "wire"
b "[31:0]"
o 3
)
)
)
*157 (CptPort
uid 2816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149250,11625,150000,12375"
)
tg (CPTG
uid 2818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2819,0
va (VaSet
font "courier,8,0"
)
xt "151000,11550,152500,12450"
st "rst"
blo "151000,12250"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
o 4
)
)
)
*158 (CptPort
uid 2820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "169000,9625,169750,10375"
)
tg (CPTG
uid 2822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2823,0
va (VaSet
font "courier,8,0"
)
xt "162500,9550,168000,10450"
st "timeoutrst"
ju 2
blo "168000,10250"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "timeoutrst"
t "wire"
o 5
)
)
)
]
shape (Rectangle
uid 2825,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "150000,8000,169000,13000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2826,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
uid 2827,0
va (VaSet
font "courier,8,1"
)
xt "154750,13000,160750,13900"
st "MOPSHUB_LIB"
blo "154750,13700"
tm "BdLibraryNameMgr"
)
*160 (Text
uid 2828,0
va (VaSet
font "courier,8,1"
)
xt "154750,13900,164250,14800"
st "timeout_rst_module"
blo "154750,14600"
tm "CptNameMgr"
)
*161 (Text
uid 2829,0
va (VaSet
font "courier,8,1"
)
xt "154750,14800,160750,15700"
st "timout_rst1"
blo "154750,15500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2830,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2831,0
text (MLText
uid 2832,0
va (VaSet
font "courier,8,0"
)
xt "159500,8000,159500,8000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2833,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "150250,11250,151750,12750"
iconName "VerilogFileViewIcon.png"
iconMaskName "VerilogFileViewIcon.msk"
ftype 11
)
ordering 1
viewiconposition 0
archFileType "UNKNOWN"
)
*162 (Wire
uid 309,0
shape (OrthoPolyLine
uid 310,0
va (VaSet
vasetType 3
)
xt "72000,-20000,74250,-20000"
pts [
"74250,-20000"
"72000,-20000"
]
)
start &24
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314,0
va (VaSet
font "courier,8,0"
)
xt "68000,-20900,74000,-20000"
st "w_tx_active"
blo "68000,-20200"
tm "WireNameMgr"
)
)
on &33
)
*163 (Wire
uid 317,0
shape (OrthoPolyLine
uid 318,0
va (VaSet
vasetType 3
)
xt "72000,-21000,74250,-21000"
pts [
"74250,-21000"
"72000,-21000"
]
)
start &25
end &30
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 322,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "65000,-21900,72000,-21000"
st "out_tx_serial"
blo "65000,-21200"
tm "WireNameMgr"
)
)
on &34
)
*164 (Wire
uid 325,0
shape (OrthoPolyLine
uid 326,0
va (VaSet
vasetType 3
)
xt "72000,-22000,74250,-22000"
pts [
"74250,-22000"
"72000,-22000"
]
)
start &26
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 330,0
va (VaSet
font "courier,8,0"
)
xt "69000,-22900,73500,-22000"
st "w_tx_done"
blo "69000,-22200"
tm "WireNameMgr"
)
)
on &35
)
*165 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
)
xt "91750,-25000,95000,-25000"
pts [
"95000,-25000"
"91750,-25000"
]
)
start &31
end &21
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "96000,-25900,100000,-25000"
st "clk_uart"
blo "96000,-25200"
tm "WireNameMgr"
)
)
on &32
)
*166 (Wire
uid 367,0
shape (OrthoPolyLine
uid 368,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91750,-21000,101250,-21000"
pts [
"101250,-21000"
"91750,-21000"
]
)
start &80
end &23
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 372,0
va (VaSet
font "courier,8,0"
)
xt "94000,-21900,99500,-21000"
st "in_tx_byte"
blo "94000,-21200"
tm "WireNameMgr"
)
)
on &87
)
*167 (Wire
uid 443,0
shape (OrthoPolyLine
uid 444,0
va (VaSet
vasetType 3
)
xt "68000,1000,73250,1000"
pts [
"68000,1000"
"73250,1000"
]
)
end &13
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 448,0
va (VaSet
font "courier,8,0"
)
xt "69000,100,73000,1000"
st "clk_uart"
blo "69000,800"
tm "WireNameMgr"
)
)
on &32
)
*168 (Wire
uid 451,0
shape (OrthoPolyLine
uid 452,0
va (VaSet
vasetType 3
)
xt "71000,2000,73250,2000"
pts [
"71000,2000"
"73250,2000"
]
)
start &36
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 456,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "67000,1100,73500,2000"
st "in_rx_serial"
blo "67000,1800"
tm "WireNameMgr"
)
)
on &37
)
*169 (Wire
uid 553,0
shape (OrthoPolyLine
uid 554,0
va (VaSet
vasetType 3
)
xt "90750,-2000,138000,8000"
pts [
"90750,3000"
"99000,3000"
"99000,8000"
"138000,8000"
"138000,-2000"
]
)
start &15
end &57
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 556,0
va (VaSet
font "courier,8,0"
)
xt "91000,2100,94500,3000"
st "o_Rx_DV"
blo "91000,2800"
tm "WireNameMgr"
)
)
on &55
)
*170 (Wire
uid 559,0
shape (OrthoPolyLine
uid 560,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90750,2000,101250,2000"
pts [
"90750,2000"
"101250,2000"
]
)
start &16
end &43
es 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 562,0
va (VaSet
font "courier,8,0"
)
xt "91000,1100,100000,2000"
st "o_Rx_Byte : [7:0]"
blo "91000,1800"
tm "WireNameMgr"
)
)
on &56
)
*171 (Wire
uid 573,0
shape (OrthoPolyLine
uid 574,0
va (VaSet
vasetType 3
)
xt "112000,-7000,137000,-2750"
pts [
"137000,-7000"
"112000,-7000"
"112000,-2750"
]
)
start &57
end &41
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 580,0
va (VaSet
font "courier,8,0"
)
xt "132000,-7900,136000,-7000"
st "rst_fifo"
blo "132000,-7200"
tm "WireNameMgr"
)
)
on &61
)
*172 (Wire
uid 585,0
shape (OrthoPolyLine
uid 586,0
va (VaSet
vasetType 3
)
xt "111000,-8000,137000,-2750"
pts [
"137000,-8000"
"111000,-8000"
"111000,-2750"
]
)
start &57
end &47
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 588,0
va (VaSet
font "courier,8,0"
)
xt "131000,-8900,135000,-8000"
st "rst_fifo"
blo "131000,-8200"
tm "WireNameMgr"
)
)
on &61
)
*173 (Wire
uid 591,0
shape (OrthoPolyLine
uid 592,0
va (VaSet
vasetType 3
)
xt "118750,4000,124000,4000"
pts [
"118750,4000"
"124000,4000"
]
)
start &44
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 598,0
va (VaSet
font "courier,8,0"
)
xt "119000,3100,123500,4000"
st "fifo_full"
blo "119000,3800"
tm "WireNameMgr"
)
)
on &69
)
*174 (Wire
uid 601,0
shape (OrthoPolyLine
uid 602,0
va (VaSet
vasetType 3
)
xt "118750,-1000,120000,-1000"
pts [
"120000,-1000"
"118750,-1000"
]
)
start &86
end &46
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 608,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "117000,-1900,120000,-1000"
st "clk_40"
blo "117000,-1200"
tm "WireNameMgr"
)
)
on &62
)
*175 (Wire
uid 611,0
shape (OrthoPolyLine
uid 612,0
va (VaSet
vasetType 3
)
xt "93000,0,101250,0"
pts [
"93000,0"
"101250,0"
]
)
end &40
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 618,0
va (VaSet
font "courier,8,0"
)
xt "94000,-900,98000,0"
st "clk_uart"
blo "94000,-200"
tm "WireNameMgr"
)
)
on &32
)
*176 (Wire
uid 619,0
shape (OrthoPolyLine
uid 620,0
va (VaSet
vasetType 3
)
xt "118750,-4000,137000,2000"
pts [
"118750,2000"
"130000,2000"
"130000,-4000"
"137000,-4000"
]
)
start &48
end &57
sat 32
eat 2
st 0
sf 1
tg (WTG
uid 625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 626,0
va (VaSet
font "courier,8,0"
)
xt "120750,1100,126250,2000"
st "rd_en_s_rx"
blo "120750,1800"
tm "WireNameMgr"
)
)
on &128
)
*177 (Wire
uid 629,0
shape (OrthoPolyLine
uid 630,0
va (VaSet
vasetType 3
)
xt "118750,-5000,137000,1000"
pts [
"118750,1000"
"129000,1000"
"129000,-5000"
"137000,-5000"
]
)
start &50
end &57
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 636,0
va (VaSet
font "courier,8,0"
)
xt "129000,-5900,136000,-5000"
st "rx_fifo_empty"
blo "129000,-5200"
tm "WireNameMgr"
)
)
on &131
)
*178 (Wire
uid 639,0
shape (OrthoPolyLine
uid 640,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "118750,-6000,137000,0"
pts [
"118750,0"
"128000,0"
"128000,-6000"
"137000,-6000"
]
)
start &49
end &57
ss 0
sat 32
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 646,0
va (VaSet
font "courier,8,0"
)
xt "128750,-6900,137250,-6000"
st "dout8bit : [7:0]"
blo "128750,-6200"
tm "WireNameMgr"
)
)
on &63
)
*179 (Wire
uid 651,0
shape (OrthoPolyLine
uid 652,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "143000,-3000,156000,-3000"
pts [
"143000,-3000"
"156000,-3000"
]
)
start &57
sat 2
eat 16
sty 1
st 0
si 0
tg (WTG
uid 657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 658,0
va (VaSet
font "courier,8,0"
)
xt "149000,-3900,160000,-3000"
st "dout_fifo_reg : [7:0]"
blo "149000,-3200"
tm "WireNameMgr"
)
)
on &64
)
*180 (Wire
uid 663,0
shape (OrthoPolyLine
uid 664,0
va (VaSet
vasetType 3
)
xt "140000,-2000,140000,6000"
pts [
"140000,-2000"
"140000,6000"
]
)
start &57
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 670,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "139100,-1000,140000,6000"
st "rd_en_data_rx"
blo "139800,6000"
tm "WireNameMgr"
)
)
on &129
)
*181 (Wire
uid 671,0
shape (OrthoPolyLine
uid 672,0
va (VaSet
vasetType 3
)
xt "139000,-2000,139000,6000"
pts [
"139000,-2000"
"139000,6000"
]
)
start &57
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 678,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "138100,0,139000,9000"
st "dout_rdy_fifo_reg"
blo "138800,9000"
tm "WireNameMgr"
)
)
on &65
)
*182 (Wire
uid 693,0
shape (OrthoPolyLine
uid 694,0
va (VaSet
vasetType 3
)
xt "132000,-12000,137000,-12000"
pts [
"132000,-12000"
"137000,-12000"
]
)
start &67
end &57
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 700,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "135000,-12900,136500,-12000"
st "rst"
blo "135000,-12200"
tm "WireNameMgr"
)
)
on &66
)
*183 (Wire
uid 737,0
shape (OrthoPolyLine
uid 738,0
va (VaSet
vasetType 3
)
xt "118750,-19000,138000,-13000"
pts [
"118750,-19000"
"138000,-19000"
"138000,-13000"
]
)
start &81
end &57
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 744,0
va (VaSet
font "courier,8,0"
)
xt "120000,-19900,127000,-19000"
st "tx_fifo_empty"
blo "120000,-19200"
tm "WireNameMgr"
)
)
on &132
)
*184 (Wire
uid 761,0
shape (OrthoPolyLine
uid 762,0
va (VaSet
vasetType 3
)
xt "118750,-3000,137000,3000"
pts [
"137000,-3000"
"131000,-3000"
"131000,3000"
"118750,3000"
]
)
start &57
end &42
sat 2
eat 32
st 0
si 0
tg (WTG
uid 767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 768,0
va (VaSet
font "courier,8,0"
)
xt "130000,-3900,136000,-3000"
st "wena_w_fifo"
blo "130000,-3200"
tm "WireNameMgr"
)
)
on &68
)
*185 (Wire
uid 845,0
shape (OrthoPolyLine
uid 846,0
va (VaSet
vasetType 3
)
xt "111000,-14250,137000,-10000"
pts [
"137000,-10000"
"111000,-10000"
"111000,-14250"
]
)
start &57
end &78
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 852,0
va (VaSet
font "courier,8,0"
)
xt "131000,-10900,135000,-10000"
st "rst_fifo"
blo "131000,-10200"
tm "WireNameMgr"
)
)
on &61
)
*186 (Wire
uid 853,0
shape (OrthoPolyLine
uid 854,0
va (VaSet
vasetType 3
)
xt "112000,-14250,137000,-11000"
pts [
"137000,-11000"
"112000,-11000"
"112000,-14250"
]
)
start &57
end &72
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 860,0
va (VaSet
font "courier,8,0"
)
xt "131000,-11900,135000,-11000"
st "rst_fifo"
blo "131000,-11200"
tm "WireNameMgr"
)
)
on &61
)
*187 (Wire
uid 939,0
shape (OrthoPolyLine
uid 940,0
va (VaSet
vasetType 3
)
xt "156000,-19000,160250,-19000"
pts [
"156000,-19000"
"160250,-19000"
]
)
end &90
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 944,0
va (VaSet
font "courier,8,0"
)
xt "157000,-19900,160000,-19000"
st "clk_40"
blo "157000,-19200"
tm "WireNameMgr"
)
)
on &62
)
*188 (Wire
uid 947,0
shape (OrthoPolyLine
uid 948,0
va (VaSet
vasetType 3
)
xt "156000,-18000,160250,-18000"
pts [
"156000,-18000"
"160250,-18000"
]
)
end &91
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 952,0
va (VaSet
font "courier,8,0"
)
xt "157000,-18900,158500,-18000"
st "rst"
blo "157000,-18200"
tm "WireNameMgr"
)
)
on &66
)
*189 (Wire
uid 1042,0
shape (OrthoPolyLine
uid 1043,0
va (VaSet
vasetType 3
)
xt "154000,-15000,160250,-15000"
pts [
"154000,-15000"
"160250,-15000"
]
)
end &92
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1047,0
va (VaSet
font "courier,8,0"
)
xt "155000,-15900,159500,-15000"
st "out_rx_dv"
blo "155000,-15200"
tm "WireNameMgr"
)
)
on &38
)
*190 (Wire
uid 1050,0
shape (OrthoPolyLine
uid 1051,0
va (VaSet
vasetType 3
)
xt "171000,-28250,171000,-20750"
pts [
"171000,-20750"
"171000,-28250"
]
)
start &93
end &119
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1055,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "170100,-29000,171000,-22000"
st "select_dbg_sm"
blo "170800,-22000"
tm "WireNameMgr"
)
)
on &105
)
*191 (Wire
uid 1200,0
shape (OrthoPolyLine
uid 1201,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "147000,-33000,162250,-33000"
pts [
"147000,-33000"
"162250,-33000"
]
)
end &117
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1207,0
va (VaSet
font "courier,8,0"
)
xt "154000,-33900,160000,-33000"
st "out_rx_byte"
blo "154000,-33200"
tm "WireNameMgr"
)
)
on &88
)
*192 (Wire
uid 1210,0
shape (OrthoPolyLine
uid 1211,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "118750,-32000,162250,-22000"
pts [
"162250,-32000"
"141000,-32000"
"141000,-22000"
"118750,-22000"
]
)
start &118
end &74
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1215,0
va (VaSet
font "courier,8,0"
)
xt "119000,-22900,128500,-22000"
st "sm_dbg_out : [7:0]"
blo "119000,-22200"
tm "WireNameMgr"
)
)
on &124
)
*193 (Wire
uid 1218,0
shape (OrthoPolyLine
uid 1219,0
va (VaSet
vasetType 3
)
xt "159000,-36000,162250,-36000"
pts [
"159000,-36000"
"162250,-36000"
]
)
end &107
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1223,0
va (VaSet
font "courier,8,0"
)
xt "160000,-36900,163000,-36000"
st "clk_40"
blo "160000,-36200"
tm "WireNameMgr"
)
)
on &62
)
*194 (Wire
uid 1226,0
shape (OrthoPolyLine
uid 1227,0
va (VaSet
vasetType 3
)
xt "159000,-35000,162250,-35000"
pts [
"159000,-35000"
"162250,-35000"
]
)
end &108
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1231,0
va (VaSet
font "courier,8,0"
)
xt "160000,-35900,161500,-35000"
st "rst"
blo "160000,-35200"
tm "WireNameMgr"
)
)
on &66
)
*195 (Wire
uid 1240,0
shape (OrthoPolyLine
uid 1241,0
va (VaSet
vasetType 3
)
xt "154000,-14000,160250,-14000"
pts [
"154000,-14000"
"160250,-14000"
]
)
end &94
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1245,0
va (VaSet
font "courier,8,0"
)
xt "155000,-14900,162000,-14000"
st "axi_uart_test"
blo "155000,-14200"
tm "WireNameMgr"
)
)
on &123
)
*196 (Wire
uid 1248,0
shape (OrthoPolyLine
uid 1249,0
va (VaSet
vasetType 3
)
xt "118750,-23000,123250,-23000"
pts [
"118750,-23000"
"123250,-23000"
]
)
start &71
ss 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1255,0
va (VaSet
font "courier,8,0"
)
xt "121000,-23900,124000,-23000"
st "clk_40"
blo "121000,-23200"
tm "WireNameMgr"
)
)
on &62
)
*197 (Wire
uid 1266,0
shape (OrthoPolyLine
uid 1267,0
va (VaSet
vasetType 3
)
xt "118750,-21000,160250,-17000"
pts [
"160250,-17000"
"141000,-17000"
"141000,-21000"
"118750,-21000"
]
)
start &99
end &73
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1269,0
va (VaSet
font "courier,8,0"
)
xt "150000,-17900,157500,-17000"
st "write_dbg_fifo"
blo "150000,-17200"
tm "WireNameMgr"
)
)
on &127
)
*198 (Wire
uid 1270,0
shape (OrthoPolyLine
uid 1271,0
va (VaSet
vasetType 3
)
xt "98000,-23000,101250,-23000"
pts [
"98000,-23000"
"101250,-23000"
]
)
end &77
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1277,0
va (VaSet
font "courier,8,0"
)
xt "97000,-23900,101000,-23000"
st "clk_uart"
blo "97000,-23200"
tm "WireNameMgr"
)
)
on &32
)
*199 (Wire
uid 1308,0
shape (OrthoPolyLine
uid 1309,0
va (VaSet
vasetType 3
)
xt "145000,-16000,160250,-16000"
pts [
"160250,-16000"
"145000,-16000"
]
)
start &96
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1311,0
va (VaSet
font "courier,8,0"
)
xt "150250,-16900,159250,-16000"
st "fifo_dbg_out_read"
blo "150250,-16200"
tm "WireNameMgr"
)
)
on &125
)
*200 (Wire
uid 1322,0
shape (OrthoPolyLine
uid 1323,0
va (VaSet
vasetType 3
)
xt "154000,-12000,160250,-12000"
pts [
"154000,-12000"
"160250,-12000"
]
)
end &98
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1327,0
va (VaSet
font "courier,8,0"
)
xt "155000,-12900,159500,-12000"
st "w_tx_done"
blo "155000,-12200"
tm "WireNameMgr"
)
)
on &35
)
*201 (Wire
uid 1330,0
shape (OrthoPolyLine
uid 1331,0
va (VaSet
vasetType 3
)
xt "143000,-11000,160250,-5000"
pts [
"160250,-11000"
"155000,-11000"
"155000,-5000"
"143000,-5000"
]
)
start &97
end &57
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1335,0
va (VaSet
font "courier,8,0"
)
xt "154250,-11900,160250,-11000"
st "in_tx_dv_sm"
blo "154250,-11200"
tm "WireNameMgr"
)
)
on &126
)
*202 (Wire
uid 1340,0
shape (OrthoPolyLine
uid 1341,0
va (VaSet
vasetType 3
)
xt "91750,-20000,137000,-9000"
pts [
"91750,-20000"
"99000,-20000"
"99000,-9000"
"137000,-9000"
]
)
start &22
end &57
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1347,0
va (VaSet
font "courier,8,0"
)
xt "93750,-20900,99750,-20000"
st "in_tx_dv_sm"
blo "93750,-20200"
tm "WireNameMgr"
)
)
on &126
)
*203 (Wire
uid 1496,0
shape (OrthoPolyLine
uid 1497,0
va (VaSet
vasetType 3
)
xt "141000,-2000,141000,7000"
pts [
"141000,-2000"
"141000,7000"
]
)
start &57
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1502,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1503,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "140100,0,141000,7000"
st "rd_en_data_tx"
blo "140800,7000"
tm "WireNameMgr"
)
)
on &130
)
*204 (Wire
uid 1534,0
shape (OrthoPolyLine
uid 1535,0
va (VaSet
vasetType 3
)
xt "143000,-8000,160250,-4000"
pts [
"143000,-4000"
"156000,-4000"
"156000,-8000"
"160250,-8000"
]
)
start &57
end &95
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1537,0
va (VaSet
font "courier,8,0"
)
xt "145000,-4900,150500,-4000"
st "rd_en_s_tx"
blo "145000,-4200"
tm "WireNameMgr"
)
)
on &133
)
*205 (Wire
uid 1540,0
shape (OrthoPolyLine
uid 1541,0
va (VaSet
vasetType 3
)
xt "118750,-20000,139000,-13000"
pts [
"139000,-13000"
"139000,-20000"
"118750,-20000"
]
)
start &57
end &79
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1547,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "138100,-20000,139000,-14500"
st "rd_en_s_tx"
blo "138800,-14500"
tm "WireNameMgr"
)
)
on &133
)
*206 (Wire
uid 1548,0
shape (OrthoPolyLine
uid 1549,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180750,-31000,186250,-31000"
pts [
"186250,-31000"
"180750,-31000"
]
)
start &143
end &115
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1555,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "180000,-31900,186500,-31000"
st "statedeb_spi"
blo "180000,-31200"
tm "WireNameMgr"
)
)
on &134
)
*207 (Wire
uid 1564,0
shape (OrthoPolyLine
uid 1565,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180750,-36000,186250,-36000"
pts [
"186250,-36000"
"180750,-36000"
]
)
start &147
end &110
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1570,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1571,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "180000,-36900,186500,-36000"
st "statedeb_can"
blo "180000,-36200"
tm "WireNameMgr"
)
)
on &135
)
*208 (Wire
uid 1572,0
shape (OrthoPolyLine
uid 1573,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180750,-32000,186250,-32000"
pts [
"186250,-32000"
"180750,-32000"
]
)
start &144
end &114
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1579,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "180000,-32900,189500,-32000"
st "statedeb_elink_rec"
blo "180000,-32200"
tm "WireNameMgr"
)
)
on &136
)
*209 (Wire
uid 1580,0
shape (OrthoPolyLine
uid 1581,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180750,-35000,186250,-35000"
pts [
"186250,-35000"
"180750,-35000"
]
)
start &146
end &111
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1586,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1587,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "180000,-35900,188000,-35000"
st "statedb_can_mux"
blo "180000,-35200"
tm "WireNameMgr"
)
)
on &138
)
*210 (Wire
uid 1588,0
shape (OrthoPolyLine
uid 1589,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180750,-34000,186250,-34000"
pts [
"186250,-34000"
"180750,-34000"
]
)
start &141
end &112
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1595,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "180000,-34900,189000,-34000"
st "statedeb_osc_trim"
blo "180000,-34200"
tm "WireNameMgr"
)
)
on &139
)
*211 (Wire
uid 1596,0
shape (OrthoPolyLine
uid 1597,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180750,-33000,186250,-33000"
pts [
"186250,-33000"
"180750,-33000"
]
)
start &142
end &113
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1603,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "180000,-33900,189500,-33000"
st "statedeb_elink_tra"
blo "180000,-33200"
tm "WireNameMgr"
)
)
on &137
)
*212 (Wire
uid 1604,0
shape (OrthoPolyLine
uid 1605,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180750,-37000,186250,-37000"
pts [
"186250,-37000"
"180750,-37000"
]
)
start &145
end &109
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1611,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "180000,-37900,187000,-37000"
st "statedeb_main"
blo "180000,-37200"
tm "WireNameMgr"
)
)
on &140
)
*213 (Wire
uid 2143,0
shape (OrthoPolyLine
uid 2144,0
va (VaSet
vasetType 3
)
xt "146000,12000,149250,12000"
pts [
"146000,12000"
"149250,12000"
]
)
end &157
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2148,0
va (VaSet
font "courier,8,0"
)
xt "147000,11100,148500,12000"
st "rst"
blo "147000,11800"
tm "WireNameMgr"
)
)
on &66
)
*214 (Wire
uid 2149,0
shape (OrthoPolyLine
uid 2150,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142000,11000,149250,11000"
pts [
"142000,11000"
"149250,11000"
]
)
end &156
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2154,0
va (VaSet
font "courier,8,0"
)
xt "142000,10100,150000,11000"
st "time_limit_trim"
blo "142000,10800"
tm "WireNameMgr"
)
)
on &148
)
*215 (Wire
uid 2193,0
shape (OrthoPolyLine
uid 2194,0
va (VaSet
vasetType 3
)
xt "169750,-4250,173000,10000"
pts [
"173000,-4250"
"173000,10000"
"169750,10000"
]
)
start &101
end &158
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2196,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "172100,-2250,173000,5750"
st "timeoutrst_uart"
blo "172800,5750"
tm "WireNameMgr"
)
)
on &149
)
*216 (Wire
uid 2199,0
shape (OrthoPolyLine
uid 2200,0
va (VaSet
vasetType 3
)
xt "169750,-4250,172000,9000"
pts [
"172000,-4250"
"172000,9000"
"169750,9000"
]
)
start &100
end &155
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2202,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "171100,-2250,172000,5250"
st "entimeout_uart"
blo "171800,5250"
tm "WireNameMgr"
)
)
on &150
)
*217 (Wire
uid 2203,0
shape (OrthoPolyLine
uid 2204,0
va (VaSet
vasetType 3
)
xt "146000,9000,149250,9000"
pts [
"146000,9000"
"149250,9000"
]
)
end &154
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2210,0
va (VaSet
font "courier,8,0"
)
xt "146000,8100,149000,9000"
st "clk_40"
blo "146000,8800"
tm "WireNameMgr"
)
)
on &62
)
*218 (Wire
uid 2574,0
shape (OrthoPolyLine
uid 2575,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180750,-30000,186000,-30000"
pts [
"186000,-30000"
"180750,-30000"
]
)
start &151
end &116
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2579,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "182000,-30900,189500,-30000"
st "dec10b_Out_dbg"
blo "182000,-30200"
tm "WireNameMgr"
)
)
on &152
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *219 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*220 (Text
uid 42,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,26500,900"
st "Package List"
blo "20000,700"
)
*221 (MLText
uid 43,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,900,35000,3600"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
uid 45,0
va (VaSet
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*223 (Text
uid 46,0
va (VaSet
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*224 (MLText
uid 47,0
va (VaSet
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*225 (Text
uid 48,0
va (VaSet
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*226 (MLText
uid 49,0
va (VaSet
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*227 (Text
uid 50,0
va (VaSet
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*228 (MLText
uid 51,0
va (VaSet
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1912,40,3848,1055"
viewArea "54800,-46400,174710,14640"
cachedDiagramExtent "0,-38000,198500,61000"
hasePageBreakOrigin 1
pageBreakOrigin "0,-51000"
lastUid 3368,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*229 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*230 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*231 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,3250,6350"
st "U_0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*232 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*233 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*234 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*235 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*236 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*237 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*238 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*239 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*240 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,2000,6350"
st "U_0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*241 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*242 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*243 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,1250,6350"
st "U_0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*244 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*245 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*246 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*247 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*248 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*249 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Declarations"
blo "0,700"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "0,900,3000,1800"
st "Ports:"
blo "0,1600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,0,4500,900"
st "Pre User:"
blo "0,700"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "0,13500,8500,14400"
st "Diagram Signals:"
blo "0,14200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,0,5500,900"
st "Post User:"
blo "0,700"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 98,0
usingSuid 1
emptyRow *250 (LEmptyRow
)
uid 54,0
optionalChildren [
*251 (RefLabelRowHdr
)
*252 (TitleRowHdr
)
*253 (FilterRowHdr
)
*254 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*255 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*256 (GroupColHdr
tm "GroupColHdrMgr"
)
*257 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*258 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*259 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*260 (SignedColHdr
tm "BlockDiagramSignedColHdrMgr"
)
*261 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*262 (DelayColHdr
tm "BlockDiagramDelayColHdrMgr"
)
*263 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*264 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*265 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "clk_uart"
t "wire"
o 2
suid 7,0
)
)
uid 403,0
)
*266 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "w_tx_active"
t "wire"
preAdd 0
posAdd 0
o 38
suid 9,0
)
)
uid 407,0
)
*267 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "out_tx_serial"
t "wire"
eolc "uart tx signal"
o 13
suid 10,0
)
)
uid 409,0
)
*268 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "w_tx_done"
t "wire"
preAdd 0
posAdd 0
o 39
suid 11,0
)
)
uid 411,0
)
*269 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "in_rx_serial"
t "wire"
eolc "uart rx signal"
o 4
suid 16,0
)
)
uid 475,0
)
*270 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "out_rx_dv"
t "wire"
preAdd 0
posAdd 0
o 26
suid 17,0
)
)
uid 477,0
)
*271 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "o_Rx_DV"
t "wire"
preAdd 0
posAdd 0
o 24
suid 21,0
)
)
uid 709,0
)
*272 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "o_Rx_Byte"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 23
suid 22,0
)
)
uid 711,0
)
*273 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "rst_fifo"
t "wire"
o 31
suid 23,0
)
)
uid 713,0
)
*274 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "clk_40"
t "wire"
eolc "system Clock"
preAdd 0
posAdd 0
o 1
suid 25,0
)
)
uid 717,0
)
*275 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "dout8bit"
t "wire"
b "[7:0]"
o 15
suid 29,0
)
)
uid 723,0
)
*276 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "dout_fifo_reg"
t "reg"
b "[7:0]"
o 16
suid 30,0
)
)
uid 725,0
)
*277 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "dout_rdy_fifo_reg"
t "reg"
o 17
suid 33,0
)
)
uid 731,0
)
*278 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
eolc "reset"
o 5
suid 35,0
)
)
uid 735,0
)
*279 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "wena_w_fifo"
t "wire"
o 40
suid 38,0
)
)
uid 773,0
)
*280 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "fifo_full"
t "wire"
o 20
suid 39,0
)
)
uid 775,0
)
*281 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "in_tx_byte"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 21
suid 41,0
)
)
uid 875,0
)
*282 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "out_rx_byte"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 25
suid 43,0
)
)
uid 881,0
)
*283 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "select_dbg_sm"
t "wire"
o 33
suid 47,0
)
)
uid 1182,0
)
*284 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "axi_uart_test"
t "wire"
o 14
suid 59,0
iv "1'b0"
)
)
uid 1246,0
)
*285 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "sm_dbg_out"
t "wire"
b "[7:0]"
preAdd 0
posAdd 0
o 34
suid 61,0
)
)
uid 1288,0
)
*286 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "fifo_dbg_out_read"
t "wire"
o 19
suid 65,0
)
)
uid 1312,0
)
*287 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "in_tx_dv_sm"
t "wire"
o 22
suid 67,0
)
)
uid 1350,0
)
*288 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "write_dbg_fifo"
t "wire"
o 41
suid 70,0
)
)
uid 1360,0
)
*289 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "rd_en_s_rx"
t "wire"
o 29
suid 72,0
)
)
uid 1512,0
)
*290 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "rd_en_data_rx"
t "reg"
o 27
suid 73,0
)
)
uid 1514,0
)
*291 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "rd_en_data_tx"
t "reg"
o 28
suid 74,0
)
)
uid 1516,0
)
*292 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "rx_fifo_empty"
t "wire"
o 32
suid 76,0
)
)
uid 1518,0
)
*293 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "tx_fifo_empty"
t "wire"
o 37
suid 77,0
)
)
uid 1520,0
)
*294 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "rd_en_s_tx"
t "wire"
o 30
suid 78,0
)
)
uid 1524,0
)
*295 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "statedeb_spi"
t "wire"
b "[7:0]"
eolc "debug signal from SPI SM"
o 12
suid 79,0
)
)
uid 1670,0
)
*296 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "statedeb_can"
t "wire"
b "[7:0]"
eolc "debug signal from CAN SM"
o 7
suid 80,0
)
)
uid 1672,0
)
*297 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "statedeb_elink_rec"
t "wire"
b "[7:0]"
eolc "debug signal from elink receiver SM"
o 8
suid 81,0
)
)
uid 1674,0
)
*298 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "statedeb_elink_tra"
t "wire"
b "[7:0]"
eolc "debug signal from elink transmission SM"
o 9
suid 82,0
)
)
uid 1676,0
)
*299 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "statedb_can_mux"
t "wire"
b "[7:0]"
eolc "debug signal from CAN Multiplexer SM"
o 6
suid 83,0
)
)
uid 1678,0
)
*300 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "statedeb_osc_trim"
t "wire"
b "[7:0]"
eolc "debug signal from trimming SM"
o 11
suid 84,0
)
)
uid 1680,0
)
*301 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "statedeb_main"
t "wire"
b "[7:0]"
eolc "debug signal from top SM"
o 10
suid 85,0
)
)
uid 1682,0
)
*302 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "time_limit_trim"
t "reg"
b "[31:0]"
eolc "//corresponds to 25 msec if the FPGA freq is 40Mhz"
o 35
suid 91,0
)
)
uid 2187,0
)
*303 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "timeoutrst_uart"
t "wire"
eolc "timeout reset signal to the state machine in case bridge controller is not respoding for a specified time"
o 36
suid 95,0
)
)
uid 2211,0
)
*304 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "entimeout_uart"
t "wire"
o 18
suid 96,0
)
)
uid 2213,0
)
*305 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "dec10b_Out_dbg"
t "wire"
b "[7:0]"
eolc "debug signal from elink characters"
o 3
suid 98,0
)
)
uid 2588,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 69,0
optionalChildren [
*306 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *307 (MRCItem
litem &250
pos 41
dimension 20
)
uid 71,0
optionalChildren [
*308 (MRCItem
litem &251
pos 0
dimension 20
uid 72,0
)
*309 (MRCItem
litem &252
pos 1
dimension 23
uid 73,0
)
*310 (MRCItem
litem &253
pos 2
hidden 1
dimension 20
uid 74,0
)
*311 (MRCItem
litem &265
pos 11
dimension 20
uid 404,0
)
*312 (MRCItem
litem &266
pos 12
dimension 20
uid 408,0
)
*313 (MRCItem
litem &267
pos 40
dimension 20
uid 410,0
)
*314 (MRCItem
litem &268
pos 13
dimension 20
uid 412,0
)
*315 (MRCItem
litem &269
pos 10
dimension 20
uid 476,0
)
*316 (MRCItem
litem &270
pos 15
dimension 20
uid 478,0
)
*317 (MRCItem
litem &271
pos 38
dimension 20
uid 710,0
)
*318 (MRCItem
litem &272
pos 37
dimension 20
uid 712,0
)
*319 (MRCItem
litem &273
pos 36
dimension 20
uid 714,0
)
*320 (MRCItem
litem &274
pos 9
dimension 20
uid 718,0
)
*321 (MRCItem
litem &275
pos 35
dimension 20
uid 724,0
)
*322 (MRCItem
litem &276
pos 34
dimension 20
uid 726,0
)
*323 (MRCItem
litem &277
pos 33
dimension 20
uid 732,0
)
*324 (MRCItem
litem &278
pos 8
dimension 20
uid 736,0
)
*325 (MRCItem
litem &279
pos 32
dimension 20
uid 774,0
)
*326 (MRCItem
litem &280
pos 31
dimension 20
uid 776,0
)
*327 (MRCItem
litem &281
pos 18
dimension 20
uid 876,0
)
*328 (MRCItem
litem &282
pos 19
dimension 20
uid 882,0
)
*329 (MRCItem
litem &283
pos 30
dimension 20
uid 1183,0
)
*330 (MRCItem
litem &284
pos 29
dimension 20
uid 1247,0
)
*331 (MRCItem
litem &285
pos 28
dimension 20
uid 1289,0
)
*332 (MRCItem
litem &286
pos 27
dimension 20
uid 1313,0
)
*333 (MRCItem
litem &287
pos 26
dimension 20
uid 1351,0
)
*334 (MRCItem
litem &288
pos 25
dimension 20
uid 1361,0
)
*335 (MRCItem
litem &289
pos 24
dimension 20
uid 1513,0
)
*336 (MRCItem
litem &290
pos 23
dimension 20
uid 1515,0
)
*337 (MRCItem
litem &291
pos 22
dimension 20
uid 1517,0
)
*338 (MRCItem
litem &292
pos 21
dimension 20
uid 1519,0
)
*339 (MRCItem
litem &293
pos 20
dimension 20
uid 1521,0
)
*340 (MRCItem
litem &294
pos 39
dimension 20
uid 1525,0
)
*341 (MRCItem
litem &295
pos 7
dimension 20
uid 1671,0
)
*342 (MRCItem
litem &296
pos 6
dimension 20
uid 1673,0
)
*343 (MRCItem
litem &297
pos 5
dimension 20
uid 1675,0
)
*344 (MRCItem
litem &298
pos 4
dimension 20
uid 1677,0
)
*345 (MRCItem
litem &299
pos 1
dimension 20
uid 1679,0
)
*346 (MRCItem
litem &300
pos 0
dimension 20
uid 1681,0
)
*347 (MRCItem
litem &301
pos 2
dimension 20
uid 1683,0
)
*348 (MRCItem
litem &302
pos 17
dimension 20
uid 2188,0
)
*349 (MRCItem
litem &303
pos 16
dimension 20
uid 2212,0
)
*350 (MRCItem
litem &304
pos 14
dimension 20
uid 2214,0
)
*351 (MRCItem
litem &305
pos 3
dimension 20
uid 2589,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 75,0
optionalChildren [
*352 (MRCItem
litem &254
pos 0
dimension 20
uid 76,0
)
*353 (MRCItem
litem &256
pos 1
dimension 50
uid 77,0
)
*354 (MRCItem
litem &257
pos 2
dimension 512
uid 78,0
)
*355 (MRCItem
litem &258
pos 3
dimension 50
uid 79,0
)
*356 (MRCItem
litem &259
pos 4
dimension 100
uid 80,0
)
*357 (MRCItem
litem &260
pos 5
dimension 60
uid 81,0
)
*358 (MRCItem
litem &261
pos 6
dimension 100
uid 82,0
)
*359 (MRCItem
litem &262
pos 7
dimension 50
uid 83,0
)
*360 (MRCItem
litem &263
pos 8
dimension 50
uid 84,0
)
*361 (MRCItem
litem &264
pos 9
dimension 567
uid 85,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 70,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *362 (LEmptyRow
)
uid 87,0
optionalChildren [
*363 (RefLabelRowHdr
)
*364 (TitleRowHdr
)
*365 (FilterRowHdr
)
*366 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*367 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*368 (GroupColHdr
tm "GroupColHdrMgr"
)
*369 (NameColHdr
tm "GenericNameColHdrMgr"
)
*370 (InitColHdr
tm "GenericValueColHdrMgr"
)
*371 (EolColHdr
tm "GenericEolColHdrMgr"
)
*372 (LogGeneric
generic (GiElement
name "CLKS_PER_BIT"
type "integer"
value "64"
)
uid 481,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 97,0
optionalChildren [
*373 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *374 (MRCItem
litem &362
pos 1
dimension 20
)
uid 99,0
optionalChildren [
*375 (MRCItem
litem &363
pos 0
dimension 20
uid 100,0
)
*376 (MRCItem
litem &364
pos 1
dimension 23
uid 101,0
)
*377 (MRCItem
litem &365
pos 2
hidden 1
dimension 20
uid 102,0
)
*378 (MRCItem
litem &372
pos 0
dimension 20
uid 482,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 103,0
optionalChildren [
*379 (MRCItem
litem &366
pos 0
dimension 20
uid 104,0
)
*380 (MRCItem
litem &368
pos 1
dimension 50
uid 105,0
)
*381 (MRCItem
litem &369
pos 2
dimension 100
uid 106,0
)
*382 (MRCItem
litem &370
pos 3
dimension 50
uid 107,0
)
*383 (MRCItem
litem &371
pos 4
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 98,0
vaOverrides [
]
)
]
)
uid 86,0
type 1
)
activeModelName "BlockDiag"
)
