Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr  1 01:16:26 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 430 register/latch pins with no clock driven by root clock pin: my_clk/clk_new_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2483 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.556      -93.499                     24                  439        0.162        0.000                      0                  439        3.000        0.000                       0                   257  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                -5.556      -62.676                     12                  345        0.162        0.000                      0                  345        3.000        0.000                       0                   209  
  clk_out1_clk_wiz_0       -0.932       -8.984                     12                   94        0.281        0.000                      0                   94        4.130        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -2.758      -30.823                     12                   12        0.235        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -5.556ns,  Total Violation      -62.676ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.556ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.513ns  (logic 8.831ns (56.926%)  route 6.682ns (43.074%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.555     5.076    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.419     5.951    sound_converter/Q[1]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.607 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.607    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.721 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.721    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.055 r  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          1.266     8.321    sound_converter/maxLedNum_reg[3]_0[9]
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.303     8.624 r  sound_converter/percentage[7]_i_239/O
                         net (fo=1, routed)           0.000     8.624    sound_converter/percentage[7]_i_239_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.174 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.174    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.331 r  sound_converter/percentage_reg[7]_i_124/CO[1]
                         net (fo=41, routed)          0.614     9.945    sound_converter/percentage_reg[3]_3[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.730 r  sound_converter/percentage_reg[7]_i_123/CO[3]
                         net (fo=6, routed)           0.698    11.428    sound_converter/percentage_reg[7]_i_123_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.026 r  sound_converter/percentage_reg[7]_i_134/O[1]
                         net (fo=3, routed)           0.645    12.671    sound_converter/percentage_reg[7]_i_134_n_6
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.303    12.974 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    12.974    sound_converter/percentage[7]_i_79_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.524 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.524    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.858 r  sound_converter/percentage_reg[7]_i_262/O[1]
                         net (fo=4, routed)           0.477    14.335    sound_converter/percentage_reg[7]_i_262_n_6
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.303    14.638 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.665    15.303    sound_converter/percentage[7]_i_204_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.427 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.427    sound_converter/percentage[7]_i_208_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.960 r  sound_converter/percentage_reg[7]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.960    sound_converter/percentage_reg[7]_i_140_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.077 r  sound_converter/percentage_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.009    16.086    sound_converter/percentage_reg[7]_i_87_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.325 r  sound_converter/percentage_reg[7]_i_36/O[2]
                         net (fo=3, routed)           0.659    16.984    sound_converter/percentage_reg[7]_i_36_n_5
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.301    17.285 r  sound_converter/percentage[7]_i_85/O
                         net (fo=1, routed)           0.000    17.285    sound_converter/percentage[7]_i_85_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.835 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.835    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.169 r  sound_converter/percentage_reg[7]_i_14/O[1]
                         net (fo=3, routed)           0.797    18.966    sound_converter/percentage_reg[7]_i_14_n_6
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.303    19.269 r  sound_converter/percentage[7]_i_49/O
                         net (fo=1, routed)           0.000    19.269    sound_converter/percentage[7]_i_49_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.670 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.670    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.827 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.433    20.260    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X43Y29         LUT5 (Prop_lut5_I3_O)        0.329    20.589 r  sound_converter/percentage[3]_i_1/O
                         net (fo=1, routed)           0.000    20.589    sound_converter/percentage[3]_i_1_n_0
    SLICE_X43Y29         FDRE                                         r  sound_converter/percentage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.436    14.777    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  sound_converter/percentage_reg[3]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)        0.031    15.033    sound_converter/percentage_reg[3]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -20.589    
  -------------------------------------------------------------------
                         slack                                 -5.556    

Slack (VIOLATED) :        -5.554ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.512ns  (logic 8.831ns (56.930%)  route 6.681ns (43.070%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.555     5.076    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.419     5.951    sound_converter/Q[1]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.607 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.607    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.721 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.721    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.055 r  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          1.266     8.321    sound_converter/maxLedNum_reg[3]_0[9]
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.303     8.624 r  sound_converter/percentage[7]_i_239/O
                         net (fo=1, routed)           0.000     8.624    sound_converter/percentage[7]_i_239_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.174 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.174    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.331 r  sound_converter/percentage_reg[7]_i_124/CO[1]
                         net (fo=41, routed)          0.614     9.945    sound_converter/percentage_reg[3]_3[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.730 r  sound_converter/percentage_reg[7]_i_123/CO[3]
                         net (fo=6, routed)           0.698    11.428    sound_converter/percentage_reg[7]_i_123_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.026 r  sound_converter/percentage_reg[7]_i_134/O[1]
                         net (fo=3, routed)           0.645    12.671    sound_converter/percentage_reg[7]_i_134_n_6
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.303    12.974 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    12.974    sound_converter/percentage[7]_i_79_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.524 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.524    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.858 r  sound_converter/percentage_reg[7]_i_262/O[1]
                         net (fo=4, routed)           0.477    14.335    sound_converter/percentage_reg[7]_i_262_n_6
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.303    14.638 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.665    15.303    sound_converter/percentage[7]_i_204_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.427 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.427    sound_converter/percentage[7]_i_208_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.960 r  sound_converter/percentage_reg[7]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.960    sound_converter/percentage_reg[7]_i_140_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.077 r  sound_converter/percentage_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.009    16.086    sound_converter/percentage_reg[7]_i_87_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.325 r  sound_converter/percentage_reg[7]_i_36/O[2]
                         net (fo=3, routed)           0.659    16.984    sound_converter/percentage_reg[7]_i_36_n_5
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.301    17.285 r  sound_converter/percentage[7]_i_85/O
                         net (fo=1, routed)           0.000    17.285    sound_converter/percentage[7]_i_85_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.835 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.835    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.169 r  sound_converter/percentage_reg[7]_i_14/O[1]
                         net (fo=3, routed)           0.797    18.966    sound_converter/percentage_reg[7]_i_14_n_6
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.303    19.269 r  sound_converter/percentage[7]_i_49/O
                         net (fo=1, routed)           0.000    19.269    sound_converter/percentage[7]_i_49_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.670 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.670    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.827 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.432    20.259    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X43Y29         LUT5 (Prop_lut5_I3_O)        0.329    20.588 r  sound_converter/percentage[5]_i_1/O
                         net (fo=1, routed)           0.000    20.588    sound_converter/percentage[5]_i_1_n_0
    SLICE_X43Y29         FDRE                                         r  sound_converter/percentage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.436    14.777    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  sound_converter/percentage_reg[5]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)        0.032    15.034    sound_converter/percentage_reg[5]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -20.588    
  -------------------------------------------------------------------
                         slack                                 -5.554    

Slack (VIOLATED) :        -5.499ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.454ns  (logic 8.831ns (57.143%)  route 6.623ns (42.857%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.555     5.076    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.419     5.951    sound_converter/Q[1]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.607 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.607    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.721 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.721    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.055 r  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          1.266     8.321    sound_converter/maxLedNum_reg[3]_0[9]
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.303     8.624 r  sound_converter/percentage[7]_i_239/O
                         net (fo=1, routed)           0.000     8.624    sound_converter/percentage[7]_i_239_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.174 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.174    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.331 r  sound_converter/percentage_reg[7]_i_124/CO[1]
                         net (fo=41, routed)          0.614     9.945    sound_converter/percentage_reg[3]_3[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.730 r  sound_converter/percentage_reg[7]_i_123/CO[3]
                         net (fo=6, routed)           0.698    11.428    sound_converter/percentage_reg[7]_i_123_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.026 r  sound_converter/percentage_reg[7]_i_134/O[1]
                         net (fo=3, routed)           0.645    12.671    sound_converter/percentage_reg[7]_i_134_n_6
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.303    12.974 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    12.974    sound_converter/percentage[7]_i_79_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.524 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.524    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.858 r  sound_converter/percentage_reg[7]_i_262/O[1]
                         net (fo=4, routed)           0.477    14.335    sound_converter/percentage_reg[7]_i_262_n_6
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.303    14.638 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.665    15.303    sound_converter/percentage[7]_i_204_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.427 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.427    sound_converter/percentage[7]_i_208_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.960 r  sound_converter/percentage_reg[7]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.960    sound_converter/percentage_reg[7]_i_140_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.077 r  sound_converter/percentage_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.009    16.086    sound_converter/percentage_reg[7]_i_87_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.325 r  sound_converter/percentage_reg[7]_i_36/O[2]
                         net (fo=3, routed)           0.659    16.984    sound_converter/percentage_reg[7]_i_36_n_5
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.301    17.285 r  sound_converter/percentage[7]_i_85/O
                         net (fo=1, routed)           0.000    17.285    sound_converter/percentage[7]_i_85_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.835 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.835    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.169 r  sound_converter/percentage_reg[7]_i_14/O[1]
                         net (fo=3, routed)           0.797    18.966    sound_converter/percentage_reg[7]_i_14_n_6
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.303    19.269 r  sound_converter/percentage[7]_i_49/O
                         net (fo=1, routed)           0.000    19.269    sound_converter/percentage[7]_i_49_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.670 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.670    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.827 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.374    20.201    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X44Y28         LUT5 (Prop_lut5_I3_O)        0.329    20.530 r  sound_converter/percentage[2]_i_1/O
                         net (fo=1, routed)           0.000    20.530    sound_converter/percentage[2]_i_1_n_0
    SLICE_X44Y28         FDRE                                         r  sound_converter/percentage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.436    14.777    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  sound_converter/percentage_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X44Y28         FDRE (Setup_fdre_C_D)        0.029    15.031    sound_converter/percentage_reg[2]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -20.530    
  -------------------------------------------------------------------
                         slack                                 -5.499    

Slack (VIOLATED) :        -5.496ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.454ns  (logic 8.831ns (57.143%)  route 6.623ns (42.857%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.555     5.076    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.419     5.951    sound_converter/Q[1]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.607 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.607    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.721 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.721    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.055 r  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          1.266     8.321    sound_converter/maxLedNum_reg[3]_0[9]
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.303     8.624 r  sound_converter/percentage[7]_i_239/O
                         net (fo=1, routed)           0.000     8.624    sound_converter/percentage[7]_i_239_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.174 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.174    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.331 r  sound_converter/percentage_reg[7]_i_124/CO[1]
                         net (fo=41, routed)          0.614     9.945    sound_converter/percentage_reg[3]_3[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.730 r  sound_converter/percentage_reg[7]_i_123/CO[3]
                         net (fo=6, routed)           0.698    11.428    sound_converter/percentage_reg[7]_i_123_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.026 r  sound_converter/percentage_reg[7]_i_134/O[1]
                         net (fo=3, routed)           0.645    12.671    sound_converter/percentage_reg[7]_i_134_n_6
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.303    12.974 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    12.974    sound_converter/percentage[7]_i_79_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.524 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.524    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.858 r  sound_converter/percentage_reg[7]_i_262/O[1]
                         net (fo=4, routed)           0.477    14.335    sound_converter/percentage_reg[7]_i_262_n_6
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.303    14.638 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.665    15.303    sound_converter/percentage[7]_i_204_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.427 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.427    sound_converter/percentage[7]_i_208_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.960 r  sound_converter/percentage_reg[7]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.960    sound_converter/percentage_reg[7]_i_140_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.077 r  sound_converter/percentage_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.009    16.086    sound_converter/percentage_reg[7]_i_87_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.325 r  sound_converter/percentage_reg[7]_i_36/O[2]
                         net (fo=3, routed)           0.659    16.984    sound_converter/percentage_reg[7]_i_36_n_5
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.301    17.285 r  sound_converter/percentage[7]_i_85/O
                         net (fo=1, routed)           0.000    17.285    sound_converter/percentage[7]_i_85_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.835 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.835    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.169 r  sound_converter/percentage_reg[7]_i_14/O[1]
                         net (fo=3, routed)           0.797    18.966    sound_converter/percentage_reg[7]_i_14_n_6
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.303    19.269 r  sound_converter/percentage[7]_i_49/O
                         net (fo=1, routed)           0.000    19.269    sound_converter/percentage[7]_i_49_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.670 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.670    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.827 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.374    20.201    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X44Y28         LUT5 (Prop_lut5_I3_O)        0.329    20.530 r  sound_converter/percentage[7]_i_1/O
                         net (fo=1, routed)           0.000    20.530    sound_converter/percentage[7]_i_1_n_0
    SLICE_X44Y28         FDRE                                         r  sound_converter/percentage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.436    14.777    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  sound_converter/percentage_reg[7]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X44Y28         FDRE (Setup_fdre_C_D)        0.032    15.034    sound_converter/percentage_reg[7]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -20.530    
  -------------------------------------------------------------------
                         slack                                 -5.496    

Slack (VIOLATED) :        -5.494ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.451ns  (logic 8.831ns (57.155%)  route 6.620ns (42.845%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.555     5.076    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.419     5.951    sound_converter/Q[1]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.607 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.607    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.721 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.721    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.055 r  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          1.266     8.321    sound_converter/maxLedNum_reg[3]_0[9]
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.303     8.624 r  sound_converter/percentage[7]_i_239/O
                         net (fo=1, routed)           0.000     8.624    sound_converter/percentage[7]_i_239_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.174 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.174    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.331 r  sound_converter/percentage_reg[7]_i_124/CO[1]
                         net (fo=41, routed)          0.614     9.945    sound_converter/percentage_reg[3]_3[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.730 r  sound_converter/percentage_reg[7]_i_123/CO[3]
                         net (fo=6, routed)           0.698    11.428    sound_converter/percentage_reg[7]_i_123_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.026 r  sound_converter/percentage_reg[7]_i_134/O[1]
                         net (fo=3, routed)           0.645    12.671    sound_converter/percentage_reg[7]_i_134_n_6
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.303    12.974 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    12.974    sound_converter/percentage[7]_i_79_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.524 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.524    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.858 r  sound_converter/percentage_reg[7]_i_262/O[1]
                         net (fo=4, routed)           0.477    14.335    sound_converter/percentage_reg[7]_i_262_n_6
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.303    14.638 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.665    15.303    sound_converter/percentage[7]_i_204_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.427 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.427    sound_converter/percentage[7]_i_208_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.960 r  sound_converter/percentage_reg[7]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.960    sound_converter/percentage_reg[7]_i_140_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.077 r  sound_converter/percentage_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.009    16.086    sound_converter/percentage_reg[7]_i_87_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.325 r  sound_converter/percentage_reg[7]_i_36/O[2]
                         net (fo=3, routed)           0.659    16.984    sound_converter/percentage_reg[7]_i_36_n_5
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.301    17.285 r  sound_converter/percentage[7]_i_85/O
                         net (fo=1, routed)           0.000    17.285    sound_converter/percentage[7]_i_85_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.835 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.835    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.169 r  sound_converter/percentage_reg[7]_i_14/O[1]
                         net (fo=3, routed)           0.797    18.966    sound_converter/percentage_reg[7]_i_14_n_6
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.303    19.269 r  sound_converter/percentage[7]_i_49/O
                         net (fo=1, routed)           0.000    19.269    sound_converter/percentage[7]_i_49_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.670 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.670    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.827 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.371    20.198    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X44Y28         LUT5 (Prop_lut5_I3_O)        0.329    20.527 r  sound_converter/percentage[0]_i_1/O
                         net (fo=1, routed)           0.000    20.527    sound_converter/percentage[0]_i_1_n_0
    SLICE_X44Y28         FDRE                                         r  sound_converter/percentage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.436    14.777    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  sound_converter/percentage_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X44Y28         FDRE (Setup_fdre_C_D)        0.031    15.033    sound_converter/percentage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -20.527    
  -------------------------------------------------------------------
                         slack                                 -5.494    

Slack (VIOLATED) :        -5.494ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.451ns  (logic 8.831ns (57.155%)  route 6.620ns (42.845%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.555     5.076    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.419     5.951    sound_converter/Q[1]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.607 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.607    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.721 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.721    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.055 r  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          1.266     8.321    sound_converter/maxLedNum_reg[3]_0[9]
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.303     8.624 r  sound_converter/percentage[7]_i_239/O
                         net (fo=1, routed)           0.000     8.624    sound_converter/percentage[7]_i_239_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.174 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.174    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.331 r  sound_converter/percentage_reg[7]_i_124/CO[1]
                         net (fo=41, routed)          0.614     9.945    sound_converter/percentage_reg[3]_3[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.730 r  sound_converter/percentage_reg[7]_i_123/CO[3]
                         net (fo=6, routed)           0.698    11.428    sound_converter/percentage_reg[7]_i_123_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.026 r  sound_converter/percentage_reg[7]_i_134/O[1]
                         net (fo=3, routed)           0.645    12.671    sound_converter/percentage_reg[7]_i_134_n_6
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.303    12.974 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    12.974    sound_converter/percentage[7]_i_79_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.524 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.524    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.858 r  sound_converter/percentage_reg[7]_i_262/O[1]
                         net (fo=4, routed)           0.477    14.335    sound_converter/percentage_reg[7]_i_262_n_6
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.303    14.638 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.665    15.303    sound_converter/percentage[7]_i_204_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.427 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.427    sound_converter/percentage[7]_i_208_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.960 r  sound_converter/percentage_reg[7]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.960    sound_converter/percentage_reg[7]_i_140_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.077 r  sound_converter/percentage_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.009    16.086    sound_converter/percentage_reg[7]_i_87_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.325 r  sound_converter/percentage_reg[7]_i_36/O[2]
                         net (fo=3, routed)           0.659    16.984    sound_converter/percentage_reg[7]_i_36_n_5
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.301    17.285 r  sound_converter/percentage[7]_i_85/O
                         net (fo=1, routed)           0.000    17.285    sound_converter/percentage[7]_i_85_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.835 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.835    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.169 r  sound_converter/percentage_reg[7]_i_14/O[1]
                         net (fo=3, routed)           0.797    18.966    sound_converter/percentage_reg[7]_i_14_n_6
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.303    19.269 r  sound_converter/percentage[7]_i_49/O
                         net (fo=1, routed)           0.000    19.269    sound_converter/percentage[7]_i_49_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.670 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.670    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.827 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.371    20.198    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X44Y28         LUT5 (Prop_lut5_I3_O)        0.329    20.527 r  sound_converter/percentage[1]_i_1/O
                         net (fo=1, routed)           0.000    20.527    sound_converter/percentage[1]_i_1_n_0
    SLICE_X44Y28         FDRE                                         r  sound_converter/percentage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.436    14.777    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  sound_converter/percentage_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X44Y28         FDRE (Setup_fdre_C_D)        0.031    15.033    sound_converter/percentage_reg[1]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -20.527    
  -------------------------------------------------------------------
                         slack                                 -5.494    

Slack (VIOLATED) :        -5.492ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.447ns  (logic 8.831ns (57.171%)  route 6.616ns (42.829%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.555     5.076    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.419     5.951    sound_converter/Q[1]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.607 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.607    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.721 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.721    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.055 r  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          1.266     8.321    sound_converter/maxLedNum_reg[3]_0[9]
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.303     8.624 r  sound_converter/percentage[7]_i_239/O
                         net (fo=1, routed)           0.000     8.624    sound_converter/percentage[7]_i_239_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.174 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.174    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.331 r  sound_converter/percentage_reg[7]_i_124/CO[1]
                         net (fo=41, routed)          0.614     9.945    sound_converter/percentage_reg[3]_3[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.730 r  sound_converter/percentage_reg[7]_i_123/CO[3]
                         net (fo=6, routed)           0.698    11.428    sound_converter/percentage_reg[7]_i_123_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.026 r  sound_converter/percentage_reg[7]_i_134/O[1]
                         net (fo=3, routed)           0.645    12.671    sound_converter/percentage_reg[7]_i_134_n_6
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.303    12.974 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    12.974    sound_converter/percentage[7]_i_79_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.524 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.524    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.858 r  sound_converter/percentage_reg[7]_i_262/O[1]
                         net (fo=4, routed)           0.477    14.335    sound_converter/percentage_reg[7]_i_262_n_6
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.303    14.638 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.665    15.303    sound_converter/percentage[7]_i_204_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.427 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.427    sound_converter/percentage[7]_i_208_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.960 r  sound_converter/percentage_reg[7]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.960    sound_converter/percentage_reg[7]_i_140_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.077 r  sound_converter/percentage_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.009    16.086    sound_converter/percentage_reg[7]_i_87_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.325 r  sound_converter/percentage_reg[7]_i_36/O[2]
                         net (fo=3, routed)           0.659    16.984    sound_converter/percentage_reg[7]_i_36_n_5
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.301    17.285 r  sound_converter/percentage[7]_i_85/O
                         net (fo=1, routed)           0.000    17.285    sound_converter/percentage[7]_i_85_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.835 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.835    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.169 r  sound_converter/percentage_reg[7]_i_14/O[1]
                         net (fo=3, routed)           0.797    18.966    sound_converter/percentage_reg[7]_i_14_n_6
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.303    19.269 r  sound_converter/percentage[7]_i_49/O
                         net (fo=1, routed)           0.000    19.269    sound_converter/percentage[7]_i_49_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.670 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.670    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.827 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.367    20.194    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I3_O)        0.329    20.523 r  sound_converter/percentage[4]_i_1/O
                         net (fo=1, routed)           0.000    20.523    sound_converter/percentage[4]_i_1_n_0
    SLICE_X45Y28         FDRE                                         r  sound_converter/percentage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.436    14.777    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  sound_converter/percentage_reg[4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)        0.029    15.031    sound_converter/percentage_reg[4]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -20.523    
  -------------------------------------------------------------------
                         slack                                 -5.492    

Slack (VIOLATED) :        -5.487ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.444ns  (logic 8.831ns (57.182%)  route 6.613ns (42.818%))
  Logic Levels:           23  (CARRY4=16 LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.555     5.076    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.419     5.951    sound_converter/Q[1]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.607 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.607    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.721 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.721    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.055 r  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          1.266     8.321    sound_converter/maxLedNum_reg[3]_0[9]
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.303     8.624 r  sound_converter/percentage[7]_i_239/O
                         net (fo=1, routed)           0.000     8.624    sound_converter/percentage[7]_i_239_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.174 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.174    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.331 r  sound_converter/percentage_reg[7]_i_124/CO[1]
                         net (fo=41, routed)          0.614     9.945    sound_converter/percentage_reg[3]_3[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.730 r  sound_converter/percentage_reg[7]_i_123/CO[3]
                         net (fo=6, routed)           0.698    11.428    sound_converter/percentage_reg[7]_i_123_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.026 r  sound_converter/percentage_reg[7]_i_134/O[1]
                         net (fo=3, routed)           0.645    12.671    sound_converter/percentage_reg[7]_i_134_n_6
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.303    12.974 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    12.974    sound_converter/percentage[7]_i_79_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.524 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.524    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.858 r  sound_converter/percentage_reg[7]_i_262/O[1]
                         net (fo=4, routed)           0.477    14.335    sound_converter/percentage_reg[7]_i_262_n_6
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.303    14.638 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.665    15.303    sound_converter/percentage[7]_i_204_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.427 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.427    sound_converter/percentage[7]_i_208_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.960 r  sound_converter/percentage_reg[7]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.960    sound_converter/percentage_reg[7]_i_140_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.077 r  sound_converter/percentage_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.009    16.086    sound_converter/percentage_reg[7]_i_87_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.325 r  sound_converter/percentage_reg[7]_i_36/O[2]
                         net (fo=3, routed)           0.659    16.984    sound_converter/percentage_reg[7]_i_36_n_5
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.301    17.285 r  sound_converter/percentage[7]_i_85/O
                         net (fo=1, routed)           0.000    17.285    sound_converter/percentage[7]_i_85_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.835 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.835    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.169 r  sound_converter/percentage_reg[7]_i_14/O[1]
                         net (fo=3, routed)           0.797    18.966    sound_converter/percentage_reg[7]_i_14_n_6
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.303    19.269 r  sound_converter/percentage[7]_i_49/O
                         net (fo=1, routed)           0.000    19.269    sound_converter/percentage[7]_i_49_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.670 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.670    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.827 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.364    20.191    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I3_O)        0.329    20.520 r  sound_converter/percentage[6]_i_1/O
                         net (fo=1, routed)           0.000    20.520    sound_converter/percentage[6]_i_1_n_0
    SLICE_X45Y28         FDRE                                         r  sound_converter/percentage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.436    14.777    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  sound_converter/percentage_reg[6]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)        0.031    15.033    sound_converter/percentage_reg[6]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -20.520    
  -------------------------------------------------------------------
                         slack                                 -5.487    

Slack (VIOLATED) :        -4.674ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.679ns  (logic 7.345ns (50.036%)  route 7.334ns (49.964%))
  Logic Levels:           21  (CARRY4=14 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.555     5.076    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.419     5.951    sound_converter/Q[1]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.607 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.607    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.721 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.721    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.943 r  sound_converter/maxLedNum_reg[3]_i_4/O[0]
                         net (fo=70, routed)          1.448     8.391    sound_converter/maxLedNum_reg[3]_0[8]
    SLICE_X47Y17         LUT6 (Prop_lut6_I1_O)        0.299     8.690 r  sound_converter/maxLedNum[3]_i_161/O
                         net (fo=1, routed)           0.000     8.690    sound_converter/maxLedNum[3]_i_161_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.222 r  sound_converter/maxLedNum_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.222    sound_converter/maxLedNum_reg[3]_i_113_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.336    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.564 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=22, routed)          0.398     9.962    sound_converter/maxLedNum_reg[3]_i_35_n_1
    SLICE_X47Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.731 r  sound_converter/maxLedNum_reg[3]_i_32/CO[3]
                         net (fo=10, routed)          0.806    11.537    sound_converter/maxLedNum_reg[3]_i_32_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.135 r  sound_converter/maxLedNum_reg[3]_i_101/O[1]
                         net (fo=3, routed)           0.872    13.007    sound_converter/maxLedNum_reg[3]_i_101_n_6
    SLICE_X48Y23         LUT4 (Prop_lut4_I1_O)        0.303    13.310 r  sound_converter/maxLedNum[3]_i_178/O
                         net (fo=1, routed)           0.000    13.310    sound_converter/maxLedNum[3]_i_178_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.711 r  sound_converter/maxLedNum_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.711    sound_converter/maxLedNum_reg[3]_i_132_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  sound_converter/maxLedNum_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.009    13.834    sound_converter/maxLedNum_reg[3]_i_89_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.147 r  sound_converter/maxLedNum_reg[3]_i_45/O[3]
                         net (fo=12, routed)          0.852    15.000    sound_converter/maxLedNum_reg[3]_i_45_n_4
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.306    15.306 r  sound_converter/maxLedNum[3]_i_130/O
                         net (fo=2, routed)           0.448    15.754    sound_converter/maxLedNum[3]_i_130_n_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.124    15.878 r  sound_converter/maxLedNum[3]_i_81/O
                         net (fo=2, routed)           0.620    16.498    sound_converter/maxLedNum[3]_i_81_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124    16.622 r  sound_converter/maxLedNum[3]_i_85/O
                         net (fo=1, routed)           0.000    16.622    sound_converter/maxLedNum[3]_i_85_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.998 r  sound_converter/maxLedNum_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    16.998    sound_converter/maxLedNum_reg[3]_i_36_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.313 r  sound_converter/maxLedNum_reg[3]_i_15/O[3]
                         net (fo=3, routed)           0.673    17.985    sound_converter/maxLedNum_reg[3]_i_15_n_4
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.307    18.292 r  sound_converter/maxLedNum[3]_i_29/O
                         net (fo=1, routed)           0.000    18.292    sound_converter/maxLedNum[3]_i_29_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.842 r  sound_converter/maxLedNum_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           0.789    19.632    sound_converter/maxLedNum_reg[3]_i_5_n_0
    SLICE_X52Y26         LUT5 (Prop_lut5_I3_O)        0.124    19.756 r  sound_converter/maxLedNum[3]_i_1/O
                         net (fo=1, routed)           0.000    19.756    sound_converter/maxLedNum[3]_i_1_n_0
    SLICE_X52Y26         FDRE                                         r  sound_converter/maxLedNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.437    14.778    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  sound_converter/maxLedNum_reg[3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y26         FDRE (Setup_fdre_C_D)        0.079    15.082    sound_converter/maxLedNum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -19.756    
  -------------------------------------------------------------------
                         slack                                 -4.674    

Slack (VIOLATED) :        -4.664ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.669ns  (logic 7.345ns (50.070%)  route 7.324ns (49.930%))
  Logic Levels:           21  (CARRY4=14 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.555     5.076    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.419     5.951    sound_converter/Q[1]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.607 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.607    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.721 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.721    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.943 r  sound_converter/maxLedNum_reg[3]_i_4/O[0]
                         net (fo=70, routed)          1.448     8.391    sound_converter/maxLedNum_reg[3]_0[8]
    SLICE_X47Y17         LUT6 (Prop_lut6_I1_O)        0.299     8.690 r  sound_converter/maxLedNum[3]_i_161/O
                         net (fo=1, routed)           0.000     8.690    sound_converter/maxLedNum[3]_i_161_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.222 r  sound_converter/maxLedNum_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.222    sound_converter/maxLedNum_reg[3]_i_113_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.336    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.564 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=22, routed)          0.398     9.962    sound_converter/maxLedNum_reg[3]_i_35_n_1
    SLICE_X47Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.731 r  sound_converter/maxLedNum_reg[3]_i_32/CO[3]
                         net (fo=10, routed)          0.806    11.537    sound_converter/maxLedNum_reg[3]_i_32_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.135 r  sound_converter/maxLedNum_reg[3]_i_101/O[1]
                         net (fo=3, routed)           0.872    13.007    sound_converter/maxLedNum_reg[3]_i_101_n_6
    SLICE_X48Y23         LUT4 (Prop_lut4_I1_O)        0.303    13.310 r  sound_converter/maxLedNum[3]_i_178/O
                         net (fo=1, routed)           0.000    13.310    sound_converter/maxLedNum[3]_i_178_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.711 r  sound_converter/maxLedNum_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.711    sound_converter/maxLedNum_reg[3]_i_132_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  sound_converter/maxLedNum_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.009    13.834    sound_converter/maxLedNum_reg[3]_i_89_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.147 r  sound_converter/maxLedNum_reg[3]_i_45/O[3]
                         net (fo=12, routed)          0.852    15.000    sound_converter/maxLedNum_reg[3]_i_45_n_4
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.306    15.306 r  sound_converter/maxLedNum[3]_i_130/O
                         net (fo=2, routed)           0.448    15.754    sound_converter/maxLedNum[3]_i_130_n_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.124    15.878 r  sound_converter/maxLedNum[3]_i_81/O
                         net (fo=2, routed)           0.620    16.498    sound_converter/maxLedNum[3]_i_81_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124    16.622 r  sound_converter/maxLedNum[3]_i_85/O
                         net (fo=1, routed)           0.000    16.622    sound_converter/maxLedNum[3]_i_85_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.998 r  sound_converter/maxLedNum_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    16.998    sound_converter/maxLedNum_reg[3]_i_36_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.313 r  sound_converter/maxLedNum_reg[3]_i_15/O[3]
                         net (fo=3, routed)           0.673    17.985    sound_converter/maxLedNum_reg[3]_i_15_n_4
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.307    18.292 r  sound_converter/maxLedNum[3]_i_29/O
                         net (fo=1, routed)           0.000    18.292    sound_converter/maxLedNum[3]_i_29_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.842 r  sound_converter/maxLedNum_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           0.779    19.622    sound_converter/maxLedNum_reg[3]_i_5_n_0
    SLICE_X52Y26         LUT5 (Prop_lut5_I3_O)        0.124    19.746 r  sound_converter/maxLedNum[2]_i_1/O
                         net (fo=1, routed)           0.000    19.746    sound_converter/maxLedNum[2]_i_1_n_0
    SLICE_X52Y26         FDRE                                         r  sound_converter/maxLedNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.437    14.778    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  sound_converter/maxLedNum_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y26         FDRE (Setup_fdre_C_D)        0.079    15.082    sound_converter/maxLedNum_reg[2]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -19.746    
  -------------------------------------------------------------------
                         slack                                 -4.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sound_converter/percentage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percent2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.597%)  route 0.352ns (71.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.554     1.437    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  sound_converter/percentage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sound_converter/percentage_reg[0]/Q
                         net (fo=1, routed)           0.352     1.930    sound_converter/percentage[0]
    SLICE_X33Y21         FDRE                                         r  sound_converter/percent2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.820     1.947    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  sound_converter/percent2_reg[0]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.070     1.768    sound_converter/percent2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mode_s/seg_d/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/seg_d/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.581     1.464    mode_s/seg_d/CLOCK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  mode_s/seg_d/COUNTER_reg[0]/Q
                         net (fo=2, routed)           0.067     1.695    mode_s/seg_d/COUNTER_reg[0]
    SLICE_X60Y25         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.848     1.975    mode_s/seg_d/CLOCK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.059     1.523    mode_s/seg_d/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mode_s/down/dff2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/mode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.559     1.442    mode_s/down/dff2/CLOCK_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  mode_s/down/dff2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mode_s/down/dff2/Q_reg/Q
                         net (fo=7, routed)           0.155     1.738    mode_s/down/dff2/Q2_1
    SLICE_X30Y14         LUT5 (Prop_lut5_I1_O)        0.045     1.783 r  mode_s/down/dff2/mode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.783    mode_s/down_n_11
    SLICE_X30Y14         FDRE                                         r  mode_s/mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.827     1.954    mode_s/CLOCK_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  mode_s/mode_reg[2]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.121     1.597    mode_s/mode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mode_s/down/dff2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/mode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.249%)  route 0.157ns (45.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.559     1.442    mode_s/down/dff2/CLOCK_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  mode_s/down/dff2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mode_s/down/dff2/Q_reg/Q
                         net (fo=7, routed)           0.157     1.740    mode_s/down/dff2/Q2_1
    SLICE_X30Y14         LUT5 (Prop_lut5_I1_O)        0.045     1.785 r  mode_s/down/dff2/mode[3]_i_1/O
                         net (fo=1, routed)           0.000     1.785    mode_s/down_n_10
    SLICE_X30Y14         FDRE                                         r  mode_s/mode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.827     1.954    mode_s/CLOCK_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  mode_s/mode_reg[3]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.121     1.597    mode_s/mode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 mode_s/waveformstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/waveformstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.031%)  route 0.158ns (45.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.557     1.440    mode_s/CLOCK_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  mode_s/waveformstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mode_s/waveformstate_reg[1]/Q
                         net (fo=37, routed)          0.158     1.739    mode_s/right/dff2/waveformstate_reg[1]_0
    SLICE_X31Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.784 r  mode_s/right/dff2/waveformstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    mode_s/right_n_4
    SLICE_X31Y32         FDRE                                         r  mode_s/waveformstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.824     1.951    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  mode_s/waveformstate_reg[0]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X31Y32         FDRE (Hold_fdre_C_D)         0.092     1.546    mode_s/waveformstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sound_converter/percent2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/word2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.681%)  route 0.420ns (69.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.551     1.434    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  sound_converter/percent2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  sound_converter/percent2_reg[3]/Q
                         net (fo=1, routed)           0.420     1.995    mode_s/left/dff2/percent2_reg[3][1]
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.045     2.040 r  mode_s/left/dff2/word2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.040    mode_s/left_n_1
    SLICE_X32Y16         FDRE                                         r  mode_s/word2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.825     1.952    mode_s/CLOCK_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  mode_s/word2_reg[3]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.092     1.795    mode_s/word2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 mode_s/display1Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/display1Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.560     1.443    mode_s/CLOCK_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  mode_s/display1Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mode_s/display1Hz_reg[4]/Q
                         net (fo=2, routed)           0.156     1.740    mode_s/left/dff2/display1Hz_reg[29]_1[4]
    SLICE_X29Y12         LUT5 (Prop_lut5_I3_O)        0.045     1.785 r  mode_s/left/dff2/display1Hz[4]_i_1/O
                         net (fo=1, routed)           0.000     1.785    mode_s/left_n_46
    SLICE_X29Y12         FDRE                                         r  mode_s/display1Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.829     1.956    mode_s/CLOCK_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  mode_s/display1Hz_reg[4]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.092     1.535    mode_s/display1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sound_converter/percentage_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percent1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.755%)  route 0.188ns (50.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.554     1.437    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  sound_converter/percentage_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sound_converter/percentage_reg[5]/Q
                         net (fo=6, routed)           0.188     1.766    sound_converter/percentage[5]
    SLICE_X39Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  sound_converter/percent1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.811    sound_converter/percent1[2]_i_1_n_0
    SLICE_X39Y28         FDRE                                         r  sound_converter/percent1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.820     1.947    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  sound_converter/percent1_reg[2]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.092     1.561    sound_converter/percent1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_converter/percentage_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percent1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.622%)  route 0.189ns (50.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.554     1.437    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  sound_converter/percentage_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sound_converter/percentage_reg[5]/Q
                         net (fo=6, routed)           0.189     1.767    sound_converter/percentage[5]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  sound_converter/percent1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    sound_converter/percent1[1]_i_1_n_0
    SLICE_X39Y28         FDRE                                         r  sound_converter/percent1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.820     1.947    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  sound_converter/percent1_reg[1]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.091     1.560    sound_converter/percent1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sound_converter/curLedNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/curLedNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.553     1.436    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  sound_converter/curLedNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  sound_converter/curLedNum_reg[0]/Q
                         net (fo=17, routed)          0.180     1.758    sound_converter/curLedNum_reg__0[0]
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.042     1.800 r  sound_converter/curLedNum[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    sound_converter/p_0_in__0[1]
    SLICE_X33Y22         FDRE                                         r  sound_converter/curLedNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.819     1.946    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  sound_converter/curLedNum_reg[1]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.107     1.543    sound_converter/curLedNum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y24     mode_s/seg_d/COUNTER_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y24     mode_s/seg_d/COUNTER_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y24     mode_s/seg_d/COUNTER_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y24     mode_s/seg_d/COUNTER_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y25     mode_s/seg_d/COUNTER_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y25     mode_s/seg_d/COUNTER_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y25     mode_s/seg_d/COUNTER_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y25     mode_s/seg_d/COUNTER_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y34     sound_converter/COUNTER_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y34     sound_converter/COUNTER_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y34     sound_converter/COUNTER_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y34     sound_converter/COUNTER_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y35     sound_converter/COUNTER_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y35     sound_converter/COUNTER_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y35     sound_converter/COUNTER_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y35     sound_converter/COUNTER_reg[23]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y24     mode_s/seg_d/COUNTER_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y24     mode_s/seg_d/COUNTER_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y24     mode_s/seg_d/COUNTER_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y24     mode_s/seg_d/COUNTER_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y24     mode_s/seg_d/COUNTER_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y24     mode_s/seg_d/COUNTER_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y24     mode_s/seg_d/COUNTER_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y24     mode_s/seg_d/COUNTER_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.932ns,  Total Violation       -8.984ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.040ns  (logic 3.659ns (36.443%)  route 6.381ns (63.557%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X37Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  vga/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=234, routed)         1.243     6.773    vga/VGA_CONTROL/out[2]
    SLICE_X33Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.897 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8/O
                         net (fo=2, routed)           0.312     7.209    vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.333 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__1_i_4/O
                         net (fo=4, routed)           1.058     8.392    dbg/h_cntr_reg_reg[8][0]
    SLICE_X37Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.918 r  dbg/Condition_For_SmallT2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.918    dbg/Condition_For_SmallT2_carry__1_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.140 r  dbg/Condition_For_SmallT2_carry__2/O[0]
                         net (fo=2, routed)           0.637     9.776    dbg/Condition_For_SmallT2_carry__2_n_7
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.299    10.075 r  dbg/Condition_For_SmallT2__16_carry_i_2/O
                         net (fo=1, routed)           0.000    10.075    dbg/Condition_For_SmallT2__16_carry_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.655 r  dbg/Condition_For_SmallT2__16_carry/O[2]
                         net (fo=1, routed)           0.593    11.248    vga/VGA_CONTROL/h_cntr_reg_reg[11]_1[2]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.550 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.550    dbg/h_cntr_reg_reg[5]_rep_0[1]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.777 f  dbg/Condition_For_SmallT2__22_carry__0/O[1]
                         net (fo=1, routed)           0.673    12.450    dbg/Condition_For_SmallT2__22_carry__0_n_6
    SLICE_X28Y29         LUT6 (Prop_lut6_I0_O)        0.303    12.753 r  dbg/VGA_RED[2]_i_19/O
                         net (fo=2, routed)           0.412    13.165    vga/VGA_CONTROL/h_cntr_reg_reg[0]_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124    13.289 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_7/O
                         net (fo=1, routed)           0.433    13.722    vga/VGA_CONTROL/VGA_GREEN[3]_i_7_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.846 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_3/O
                         net (fo=6, routed)           0.335    14.181    cs/v_cntr_reg_reg[0]
    SLICE_X29Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.305 f  cs/VGA_GREEN[2]_i_3/O
                         net (fo=1, routed)           0.686    14.991    cs/VGA_GREEN[2]_i_3_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I4_O)        0.124    15.115 r  cs/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    15.115    vga/axes_reg[6]
    SLICE_X33Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.435    14.036    vga/CLK_VGA
    SLICE_X33Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.188    14.224    
                         clock uncertainty           -0.072    14.151    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.031    14.182    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -15.115    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.890ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 3.659ns (36.590%)  route 6.341ns (63.410%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X37Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  vga/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=234, routed)         1.243     6.773    vga/VGA_CONTROL/out[2]
    SLICE_X33Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.897 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8/O
                         net (fo=2, routed)           0.312     7.209    vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.333 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__1_i_4/O
                         net (fo=4, routed)           1.058     8.392    dbg/h_cntr_reg_reg[8][0]
    SLICE_X37Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.918 r  dbg/Condition_For_SmallT2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.918    dbg/Condition_For_SmallT2_carry__1_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.140 r  dbg/Condition_For_SmallT2_carry__2/O[0]
                         net (fo=2, routed)           0.637     9.776    dbg/Condition_For_SmallT2_carry__2_n_7
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.299    10.075 r  dbg/Condition_For_SmallT2__16_carry_i_2/O
                         net (fo=1, routed)           0.000    10.075    dbg/Condition_For_SmallT2__16_carry_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.655 r  dbg/Condition_For_SmallT2__16_carry/O[2]
                         net (fo=1, routed)           0.593    11.248    vga/VGA_CONTROL/h_cntr_reg_reg[11]_1[2]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.550 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.550    dbg/h_cntr_reg_reg[5]_rep_0[1]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.777 f  dbg/Condition_For_SmallT2__22_carry__0/O[1]
                         net (fo=1, routed)           0.673    12.450    dbg/Condition_For_SmallT2__22_carry__0_n_6
    SLICE_X28Y29         LUT6 (Prop_lut6_I0_O)        0.303    12.753 r  dbg/VGA_RED[2]_i_19/O
                         net (fo=2, routed)           0.499    13.252    vga/VGA_CONTROL/h_cntr_reg_reg[0]_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    13.376 f  vga/VGA_CONTROL/VGA_RED[2]_i_6/O
                         net (fo=1, routed)           0.291    13.667    vga/VGA_CONTROL/VGA_RED[2]_i_6_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.791 r  vga/VGA_CONTROL/VGA_RED[2]_i_3/O
                         net (fo=5, routed)           0.474    14.265    vga/VGA_CONTROL/VGA_RED_reg[1]_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I1_O)        0.124    14.389 f  vga/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.561    14.950    vga/VGA_CONTROL/VGA_GREEN[0]_i_2_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I3_O)        0.124    15.074 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    15.074    vga/VGA_CONTROL_n_76
    SLICE_X31Y34         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.439    14.040    vga/CLK_VGA
    SLICE_X31Y34         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.188    14.228    
                         clock uncertainty           -0.072    14.155    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.029    14.184    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -15.074    
  -------------------------------------------------------------------
                         slack                                 -0.890    

Slack (VIOLATED) :        -0.871ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.063ns  (logic 2.785ns (27.676%)  route 7.278ns (72.324%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X33Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=232, routed)         1.375     6.906    dw/Sample_Memory_reg_448_511_0_2/ADDRB1
    SLICE_X38Y33         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.030 f  dw/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.229     8.259    dw/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.383 f  dw/VGA_Red_waveform7_carry_i_60/O
                         net (fo=1, routed)           0.000     8.383    dw/VGA_Red_waveform7_carry_i_60_n_0
    SLICE_X36Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     8.628 f  dw/VGA_Red_waveform7_carry_i_32/O
                         net (fo=2, routed)           0.304     8.932    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.298     9.230 f  vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_15/O
                         net (fo=13, routed)          1.145    10.375    vga/VGA_CONTROL/dw/VGA_Red_waveform7__0[1]
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.499 r  vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_10/O
                         net (fo=8, routed)           0.433    10.932    vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_10_n_0
    SLICE_X33Y27         LUT4 (Prop_lut4_I1_O)        0.124    11.056 r  vga/VGA_CONTROL/VGA_Red_waveform7_carry__0_i_5/O
                         net (fo=9, routed)           0.441    11.497    vga/VGA_CONTROL/VGA_Red_waveform7_carry__0_i_5_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124    11.621 r  vga/VGA_CONTROL/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.190    11.811    dw/v_cntr_reg_reg[11]_0[0]
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.276 r  dw/VGA_Red_waveform7_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.490    12.765    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.329    13.094 f  vga/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=4, routed)           0.492    13.586    mode_s/v_cntr_reg_reg[10]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I0_O)        0.124    13.710 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.463    14.173    mode_s/VGA_GREEN_reg[1]_0
    SLICE_X28Y32         LUT5 (Prop_lut5_I1_O)        0.124    14.297 r  mode_s/VGA_GREEN[3]_i_2/O
                         net (fo=4, routed)           0.716    15.013    mode_s/VGA_BLUE_reg[0]
    SLICE_X31Y30         LUT3 (Prop_lut3_I0_O)        0.124    15.137 r  mode_s/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    15.137    vga/waveform_reg[7]_0
    SLICE_X31Y30         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.434    14.035    vga/CLK_VGA
    SLICE_X31Y30         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.275    14.310    
                         clock uncertainty           -0.072    14.237    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)        0.029    14.266    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -15.137    
  -------------------------------------------------------------------
                         slack                                 -0.871    

Slack (VIOLATED) :        -0.816ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.922ns  (logic 3.659ns (36.876%)  route 6.263ns (63.124%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X37Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  vga/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=234, routed)         1.243     6.773    vga/VGA_CONTROL/out[2]
    SLICE_X33Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.897 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8/O
                         net (fo=2, routed)           0.312     7.209    vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.333 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__1_i_4/O
                         net (fo=4, routed)           1.058     8.392    dbg/h_cntr_reg_reg[8][0]
    SLICE_X37Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.918 r  dbg/Condition_For_SmallT2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.918    dbg/Condition_For_SmallT2_carry__1_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.140 r  dbg/Condition_For_SmallT2_carry__2/O[0]
                         net (fo=2, routed)           0.637     9.776    dbg/Condition_For_SmallT2_carry__2_n_7
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.299    10.075 r  dbg/Condition_For_SmallT2__16_carry_i_2/O
                         net (fo=1, routed)           0.000    10.075    dbg/Condition_For_SmallT2__16_carry_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.655 r  dbg/Condition_For_SmallT2__16_carry/O[2]
                         net (fo=1, routed)           0.593    11.248    vga/VGA_CONTROL/h_cntr_reg_reg[11]_1[2]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.550 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.550    dbg/h_cntr_reg_reg[5]_rep_0[1]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.777 f  dbg/Condition_For_SmallT2__22_carry__0/O[1]
                         net (fo=1, routed)           0.673    12.450    dbg/Condition_For_SmallT2__22_carry__0_n_6
    SLICE_X28Y29         LUT6 (Prop_lut6_I0_O)        0.303    12.753 r  dbg/VGA_RED[2]_i_19/O
                         net (fo=2, routed)           0.412    13.165    vga/VGA_CONTROL/h_cntr_reg_reg[0]_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124    13.289 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_7/O
                         net (fo=1, routed)           0.433    13.722    vga/VGA_CONTROL/VGA_GREEN[3]_i_7_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.846 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_3/O
                         net (fo=6, routed)           0.454    14.300    cs/v_cntr_reg_reg[0]
    SLICE_X29Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.424 f  cs/VGA_BLUE[1]_i_2/O
                         net (fo=1, routed)           0.449    14.873    vga/VGA_CONTROL/ticks_reg[9]
    SLICE_X33Y31         LUT4 (Prop_lut4_I3_O)        0.124    14.997 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    14.997    vga/VGA_CONTROL_n_73
    SLICE_X33Y31         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.435    14.036    vga/CLK_VGA
    SLICE_X33Y31         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.188    14.224    
                         clock uncertainty           -0.072    14.151    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.029    14.180    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                 -0.816    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 3.659ns (36.871%)  route 6.265ns (63.129%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X37Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  vga/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=234, routed)         1.243     6.773    vga/VGA_CONTROL/out[2]
    SLICE_X33Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.897 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8/O
                         net (fo=2, routed)           0.312     7.209    vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.333 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__1_i_4/O
                         net (fo=4, routed)           1.058     8.392    dbg/h_cntr_reg_reg[8][0]
    SLICE_X37Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.918 r  dbg/Condition_For_SmallT2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.918    dbg/Condition_For_SmallT2_carry__1_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.140 r  dbg/Condition_For_SmallT2_carry__2/O[0]
                         net (fo=2, routed)           0.637     9.776    dbg/Condition_For_SmallT2_carry__2_n_7
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.299    10.075 r  dbg/Condition_For_SmallT2__16_carry_i_2/O
                         net (fo=1, routed)           0.000    10.075    dbg/Condition_For_SmallT2__16_carry_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.655 r  dbg/Condition_For_SmallT2__16_carry/O[2]
                         net (fo=1, routed)           0.593    11.248    vga/VGA_CONTROL/h_cntr_reg_reg[11]_1[2]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.550 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.550    dbg/h_cntr_reg_reg[5]_rep_0[1]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.777 f  dbg/Condition_For_SmallT2__22_carry__0/O[1]
                         net (fo=1, routed)           0.673    12.450    dbg/Condition_For_SmallT2__22_carry__0_n_6
    SLICE_X28Y29         LUT6 (Prop_lut6_I0_O)        0.303    12.753 r  dbg/VGA_RED[2]_i_19/O
                         net (fo=2, routed)           0.499    13.252    vga/VGA_CONTROL/h_cntr_reg_reg[0]_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    13.376 f  vga/VGA_CONTROL/VGA_RED[2]_i_6/O
                         net (fo=1, routed)           0.291    13.667    vga/VGA_CONTROL/VGA_RED[2]_i_6_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.791 r  vga/VGA_CONTROL/VGA_RED[2]_i_3/O
                         net (fo=5, routed)           0.468    14.258    vga/VGA_CONTROL/VGA_RED_reg[1]_1
    SLICE_X29Y33         LUT3 (Prop_lut3_I2_O)        0.124    14.382 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_3/O
                         net (fo=1, routed)           0.492    14.874    cs/v_cntr_reg_reg[1]_0
    SLICE_X28Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.998 r  cs/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    14.998    vga/axes_reg[11]
    SLICE_X28Y32         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.439    14.040    vga/CLK_VGA
    SLICE_X28Y32         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.188    14.228    
                         clock uncertainty           -0.072    14.155    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)        0.029    14.184    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -14.998    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.963ns  (logic 2.909ns (29.198%)  route 7.054ns (70.802%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X33Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=232, routed)         1.375     6.906    dw/Sample_Memory_reg_448_511_0_2/ADDRB1
    SLICE_X38Y33         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.030 f  dw/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.229     8.259    dw/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.383 f  dw/VGA_Red_waveform7_carry_i_60/O
                         net (fo=1, routed)           0.000     8.383    dw/VGA_Red_waveform7_carry_i_60_n_0
    SLICE_X36Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     8.628 f  dw/VGA_Red_waveform7_carry_i_32/O
                         net (fo=2, routed)           0.304     8.932    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.298     9.230 f  vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_15/O
                         net (fo=13, routed)          1.145    10.375    vga/VGA_CONTROL/dw/VGA_Red_waveform7__0[1]
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.499 r  vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_10/O
                         net (fo=8, routed)           0.433    10.932    vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_10_n_0
    SLICE_X33Y27         LUT4 (Prop_lut4_I1_O)        0.124    11.056 r  vga/VGA_CONTROL/VGA_Red_waveform7_carry__0_i_5/O
                         net (fo=9, routed)           0.441    11.497    vga/VGA_CONTROL/VGA_Red_waveform7_carry__0_i_5_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124    11.621 r  vga/VGA_CONTROL/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.190    11.811    dw/v_cntr_reg_reg[11]_0[0]
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.276 r  dw/VGA_Red_waveform7_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.490    12.765    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.329    13.094 f  vga/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=4, routed)           0.492    13.586    mode_s/v_cntr_reg_reg[10]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I0_O)        0.124    13.710 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.321    14.031    vga/VGA_CONTROL/waveformstate_reg[1]
    SLICE_X31Y32         LUT6 (Prop_lut6_I4_O)        0.124    14.155 f  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=4, routed)           0.324    14.479    cs/waveformstate_reg[2]
    SLICE_X31Y31         LUT2 (Prop_lut2_I1_O)        0.124    14.603 r  cs/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.310    14.913    cs/VGA_RED[0]_i_2_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.037 r  cs/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    15.037    vga/background_reg[9]
    SLICE_X28Y31         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.437    14.038    vga/CLK_VGA
    SLICE_X28Y31         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.260    14.298    
                         clock uncertainty           -0.072    14.225    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.029    14.254    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -15.037    
  -------------------------------------------------------------------
                         slack                                 -0.783    

Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.969ns  (logic 2.909ns (29.181%)  route 7.060ns (70.819%))
  Logic Levels:           13  (CARRY4=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.042 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X33Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=232, routed)         1.375     6.906    dw/Sample_Memory_reg_448_511_0_2/ADDRB1
    SLICE_X38Y33         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.030 f  dw/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.229     8.259    dw/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.383 f  dw/VGA_Red_waveform7_carry_i_60/O
                         net (fo=1, routed)           0.000     8.383    dw/VGA_Red_waveform7_carry_i_60_n_0
    SLICE_X36Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     8.628 f  dw/VGA_Red_waveform7_carry_i_32/O
                         net (fo=2, routed)           0.304     8.932    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.298     9.230 f  vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_15/O
                         net (fo=13, routed)          1.145    10.375    vga/VGA_CONTROL/dw/VGA_Red_waveform7__0[1]
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.499 r  vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_10/O
                         net (fo=8, routed)           0.433    10.932    vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_10_n_0
    SLICE_X33Y27         LUT4 (Prop_lut4_I1_O)        0.124    11.056 r  vga/VGA_CONTROL/VGA_Red_waveform7_carry__0_i_5/O
                         net (fo=9, routed)           0.441    11.497    vga/VGA_CONTROL/VGA_Red_waveform7_carry__0_i_5_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124    11.621 r  vga/VGA_CONTROL/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.190    11.811    dw/v_cntr_reg_reg[11]_0[0]
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.276 r  dw/VGA_Red_waveform7_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.490    12.765    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.329    13.094 f  vga/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=4, routed)           0.492    13.586    mode_s/v_cntr_reg_reg[10]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I0_O)        0.124    13.710 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.321    14.031    vga/VGA_CONTROL/waveformstate_reg[1]
    SLICE_X31Y32         LUT6 (Prop_lut6_I4_O)        0.124    14.155 f  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=4, routed)           0.315    14.470    vga/VGA_CONTROL/VGA_RED_reg[2]_1
    SLICE_X31Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.594 r  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.325    14.919    vga/VGA_CONTROL/VGA_RED[1]_i_2_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.043 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    15.043    vga/VGA_CONTROL_n_79
    SLICE_X28Y34         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.441    14.042    vga/CLK_VGA
    SLICE_X28Y34         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.260    14.302    
                         clock uncertainty           -0.072    14.229    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)        0.031    14.260    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -15.043    
  -------------------------------------------------------------------
                         slack                                 -0.783    

Slack (VIOLATED) :        -0.766ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 2.785ns (27.990%)  route 7.165ns (72.010%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.042 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X33Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=232, routed)         1.375     6.906    dw/Sample_Memory_reg_448_511_0_2/ADDRB1
    SLICE_X38Y33         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.030 f  dw/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.229     8.259    dw/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.383 f  dw/VGA_Red_waveform7_carry_i_60/O
                         net (fo=1, routed)           0.000     8.383    dw/VGA_Red_waveform7_carry_i_60_n_0
    SLICE_X36Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     8.628 f  dw/VGA_Red_waveform7_carry_i_32/O
                         net (fo=2, routed)           0.304     8.932    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.298     9.230 f  vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_15/O
                         net (fo=13, routed)          1.145    10.375    vga/VGA_CONTROL/dw/VGA_Red_waveform7__0[1]
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.499 r  vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_10/O
                         net (fo=8, routed)           0.433    10.932    vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_10_n_0
    SLICE_X33Y27         LUT4 (Prop_lut4_I1_O)        0.124    11.056 r  vga/VGA_CONTROL/VGA_Red_waveform7_carry__0_i_5/O
                         net (fo=9, routed)           0.441    11.497    vga/VGA_CONTROL/VGA_Red_waveform7_carry__0_i_5_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124    11.621 r  vga/VGA_CONTROL/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.190    11.811    dw/v_cntr_reg_reg[11]_0[0]
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.276 r  dw/VGA_Red_waveform7_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.490    12.765    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.329    13.094 f  vga/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=4, routed)           0.492    13.586    mode_s/v_cntr_reg_reg[10]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I0_O)        0.124    13.710 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.463    14.173    mode_s/VGA_GREEN_reg[1]_0
    SLICE_X28Y32         LUT5 (Prop_lut5_I1_O)        0.124    14.297 r  mode_s/VGA_GREEN[3]_i_2/O
                         net (fo=4, routed)           0.603    14.900    vga/VGA_CONTROL/waveform_reg[7]
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.024 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    15.024    vga/VGA_CONTROL_n_75
    SLICE_X28Y34         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.441    14.042    vga/CLK_VGA
    SLICE_X28Y34         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.260    14.302    
                         clock uncertainty           -0.072    14.229    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)        0.029    14.258    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -15.024    
  -------------------------------------------------------------------
                         slack                                 -0.766    

Slack (VIOLATED) :        -0.678ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.786ns  (logic 3.659ns (37.389%)  route 6.127ns (62.611%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X37Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  vga/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=234, routed)         1.243     6.773    vga/VGA_CONTROL/out[2]
    SLICE_X33Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.897 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8/O
                         net (fo=2, routed)           0.312     7.209    vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.333 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__1_i_4/O
                         net (fo=4, routed)           1.058     8.392    dbg/h_cntr_reg_reg[8][0]
    SLICE_X37Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.918 r  dbg/Condition_For_SmallT2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.918    dbg/Condition_For_SmallT2_carry__1_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.140 r  dbg/Condition_For_SmallT2_carry__2/O[0]
                         net (fo=2, routed)           0.637     9.776    dbg/Condition_For_SmallT2_carry__2_n_7
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.299    10.075 r  dbg/Condition_For_SmallT2__16_carry_i_2/O
                         net (fo=1, routed)           0.000    10.075    dbg/Condition_For_SmallT2__16_carry_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.655 r  dbg/Condition_For_SmallT2__16_carry/O[2]
                         net (fo=1, routed)           0.593    11.248    vga/VGA_CONTROL/h_cntr_reg_reg[11]_1[2]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.550 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.550    dbg/h_cntr_reg_reg[5]_rep_0[1]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.777 f  dbg/Condition_For_SmallT2__22_carry__0/O[1]
                         net (fo=1, routed)           0.673    12.450    dbg/Condition_For_SmallT2__22_carry__0_n_6
    SLICE_X28Y29         LUT6 (Prop_lut6_I0_O)        0.303    12.753 r  dbg/VGA_RED[2]_i_19/O
                         net (fo=2, routed)           0.412    13.165    vga/VGA_CONTROL/h_cntr_reg_reg[0]_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124    13.289 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_7/O
                         net (fo=1, routed)           0.433    13.722    vga/VGA_CONTROL/VGA_GREEN[3]_i_7_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.846 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_3/O
                         net (fo=6, routed)           0.330    14.176    cs/v_cntr_reg_reg[0]
    SLICE_X29Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.300 f  cs/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.437    14.737    vga/VGA_CONTROL/ticks_reg[2]
    SLICE_X33Y31         LUT4 (Prop_lut4_I3_O)        0.124    14.861 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    14.861    vga/VGA_CONTROL_n_74
    SLICE_X33Y31         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.435    14.036    vga/CLK_VGA
    SLICE_X33Y31         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.188    14.224    
                         clock uncertainty           -0.072    14.151    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.031    14.182    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -14.861    
  -------------------------------------------------------------------
                         slack                                 -0.678    

Slack (VIOLATED) :        -0.677ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 2.785ns (28.243%)  route 7.076ns (71.757%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X33Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=232, routed)         1.375     6.906    dw/Sample_Memory_reg_448_511_0_2/ADDRB1
    SLICE_X38Y33         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.030 f  dw/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.229     8.259    dw/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.383 f  dw/VGA_Red_waveform7_carry_i_60/O
                         net (fo=1, routed)           0.000     8.383    dw/VGA_Red_waveform7_carry_i_60_n_0
    SLICE_X36Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     8.628 f  dw/VGA_Red_waveform7_carry_i_32/O
                         net (fo=2, routed)           0.304     8.932    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.298     9.230 f  vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_15/O
                         net (fo=13, routed)          1.145    10.375    vga/VGA_CONTROL/dw/VGA_Red_waveform7__0[1]
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.499 r  vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_10/O
                         net (fo=8, routed)           0.433    10.932    vga/VGA_CONTROL/VGA_Red_waveform7_carry_i_10_n_0
    SLICE_X33Y27         LUT4 (Prop_lut4_I1_O)        0.124    11.056 r  vga/VGA_CONTROL/VGA_Red_waveform7_carry__0_i_5/O
                         net (fo=9, routed)           0.441    11.497    vga/VGA_CONTROL/VGA_Red_waveform7_carry__0_i_5_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124    11.621 r  vga/VGA_CONTROL/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.190    11.811    dw/v_cntr_reg_reg[11]_0[0]
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.276 r  dw/VGA_Red_waveform7_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.490    12.765    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.329    13.094 f  vga/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=4, routed)           0.492    13.586    mode_s/v_cntr_reg_reg[10]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I0_O)        0.124    13.710 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.463    14.173    mode_s/VGA_GREEN_reg[1]_0
    SLICE_X28Y32         LUT5 (Prop_lut5_I1_O)        0.124    14.297 r  mode_s/VGA_GREEN[3]_i_2/O
                         net (fo=4, routed)           0.514    14.811    vga/VGA_CONTROL/waveform_reg[7]
    SLICE_X28Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.935 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    14.935    vga/VGA_CONTROL_n_77
    SLICE_X28Y32         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.439    14.040    vga/CLK_VGA
    SLICE_X28Y32         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.300    
                         clock uncertainty           -0.072    14.227    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)        0.031    14.258    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                 -0.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.551     1.434    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=21, routed)          0.134     1.709    vga/VGA_CONTROL/VGA_VERT_COORD[6]
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X32Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.817     1.944    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    vga/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.553     1.436    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=22, routed)          0.134     1.711    vga/VGA_CONTROL/VGA_VERT_COORD[10]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X32Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.819     1.946    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    vga/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.256ns (61.327%)  route 0.161ns (38.673%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.552     1.435    vga/VGA_CONTROL/clk_out1
    SLICE_X35Y28         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=65, routed)          0.161     1.738    vga/VGA_CONTROL/out[7]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.853 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.853    vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X35Y28         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.819     1.946    vga/VGA_CONTROL/clk_out1
    SLICE_X35Y28         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.105     1.540    vga/VGA_CONTROL/h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.568%)  route 0.169ns (40.432%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.552     1.435    vga/VGA_CONTROL/clk_out1
    SLICE_X35Y27         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/Q
                         net (fo=84, routed)          0.169     1.745    vga/VGA_CONTROL/out[6]
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X35Y27         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.818     1.945    vga/VGA_CONTROL/clk_out1
    SLICE_X35Y27         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.510     1.435    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.105     1.540    vga/VGA_CONTROL/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.551     1.434    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=21, routed)          0.134     1.709    vga/VGA_CONTROL/VGA_VERT_COORD[6]
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.853 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X32Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.817     1.944    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    vga/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.553     1.436    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=22, routed)          0.134     1.711    vga/VGA_CONTROL/VGA_VERT_COORD[10]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.855 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X32Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.819     1.946    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y27         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    vga/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.251ns (57.460%)  route 0.186ns (42.540%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.550     1.433    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y25         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=23, routed)          0.186     1.760    vga/VGA_CONTROL/VGA_VERT_COORD[1]
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.870 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.870    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_6
    SLICE_X32Y25         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.816     1.943    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y25         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.105     1.538    vga/VGA_CONTROL/v_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.661%)  route 0.192ns (43.339%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.551     1.434    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=24, routed)          0.192     1.767    vga/VGA_CONTROL/VGA_VERT_COORD[5]
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.877 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.877    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_6
    SLICE_X32Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.817     1.944    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y26         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    vga/VGA_CONTROL/v_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.521%)  route 0.197ns (43.479%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.550     1.433    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y25         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=19, routed)          0.197     1.771    vga/VGA_CONTROL/VGA_VERT_COORD[0]
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  vga/VGA_CONTROL/v_cntr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.816    vga/VGA_CONTROL/v_cntr_reg[0]_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.886    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X32Y25         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.816     1.943    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y25         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.105     1.538    vga/VGA_CONTROL/v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.292ns (64.398%)  route 0.161ns (35.602%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.552     1.435    vga/VGA_CONTROL/clk_out1
    SLICE_X35Y28         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=65, routed)          0.161     1.738    vga/VGA_CONTROL/out[7]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.889 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.889    vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_6
    SLICE_X35Y28         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.819     1.946    vga/VGA_CONTROL/clk_out1
    SLICE_X35Y28         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.105     1.540    vga/VGA_CONTROL/h_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    vga/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y31     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y23     vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X35Y26     vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X33Y30     vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y30     vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y31     vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X35Y30     vga/VGA_CONTROL/h_cntr_reg_reg[3]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X35Y27     vga/VGA_CONTROL/h_cntr_reg_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y26     vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y27     vga/VGA_CONTROL/h_cntr_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y27     vga/VGA_CONTROL/h_cntr_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y27     vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y27     vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y25     vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y25     vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y25     vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y25     vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y23     vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y27     vga/VGA_CONTROL/h_cntr_reg_reg[5]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y27     vga/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y34     vga/VGA_BLUE_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y28     vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y28     vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y27     vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y27     vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y27     vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y27     vga/VGA_CONTROL/v_cntr_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y26     vga/VGA_CONTROL/v_sync_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    vga/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -2.758ns,  Total Violation      -30.823ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.758ns  (required time - arrival time)
  Source:                 mode_s/waveformstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.868ns  (logic 0.828ns (28.874%)  route 2.040ns (71.126%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 125.146 - 120.370 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 125.075 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554   125.075    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  mode_s/waveformstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456   125.531 f  mode_s/waveformstate_reg[2]/Q
                         net (fo=45, routed)          0.861   126.392    mode_s/waveformstate[2]
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.124   126.516 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.463   126.979    mode_s/VGA_GREEN_reg[1]_0
    SLICE_X28Y32         LUT5 (Prop_lut5_I1_O)        0.124   127.103 r  mode_s/VGA_GREEN[3]_i_2/O
                         net (fo=4, routed)           0.716   127.819    mode_s/VGA_BLUE_reg[0]
    SLICE_X31Y30         LUT3 (Prop_lut3_I0_O)        0.124   127.943 r  mode_s/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000   127.943    vga/waveform_reg[7]_0
    SLICE_X31Y30         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.434   125.146    vga/CLK_VGA
    SLICE_X31Y30         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180   125.326    
                         clock uncertainty           -0.170   125.156    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)        0.029   125.185    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                        125.185    
                         arrival time                        -127.943    
  -------------------------------------------------------------------
                         slack                                 -2.758    

Slack (VIOLATED) :        -2.702ns  (required time - arrival time)
  Source:                 mode_s/waveformstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.815ns  (logic 0.952ns (33.824%)  route 1.863ns (66.176%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 125.149 - 120.370 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 125.075 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554   125.075    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  mode_s/waveformstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456   125.531 f  mode_s/waveformstate_reg[2]/Q
                         net (fo=45, routed)          0.599   126.130    mode_s/waveformstate[2]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124   126.254 r  mode_s/VGA_RED[3]_i_10/O
                         net (fo=4, routed)           0.630   126.884    vga/VGA_CONTROL/waveformstate_reg[2]
    SLICE_X31Y32         LUT6 (Prop_lut6_I0_O)        0.124   127.008 f  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=4, routed)           0.324   127.332    cs/waveformstate_reg[2]
    SLICE_X31Y31         LUT2 (Prop_lut2_I1_O)        0.124   127.456 r  cs/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.310   127.766    cs/VGA_RED[0]_i_2_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.124   127.890 r  cs/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000   127.890    vga/background_reg[9]
    SLICE_X28Y31         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.437   125.149    vga/CLK_VGA
    SLICE_X28Y31         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.180   125.329    
                         clock uncertainty           -0.170   125.159    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.029   125.188    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                        125.188    
                         arrival time                        -127.890    
  -------------------------------------------------------------------
                         slack                                 -2.702    

Slack (VIOLATED) :        -2.702ns  (required time - arrival time)
  Source:                 mode_s/waveformstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.820ns  (logic 0.952ns (33.755%)  route 1.868ns (66.245%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 125.153 - 120.370 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 125.075 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554   125.075    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  mode_s/waveformstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456   125.531 f  mode_s/waveformstate_reg[2]/Q
                         net (fo=45, routed)          0.599   126.130    mode_s/waveformstate[2]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124   126.254 r  mode_s/VGA_RED[3]_i_10/O
                         net (fo=4, routed)           0.630   126.884    vga/VGA_CONTROL/waveformstate_reg[2]
    SLICE_X31Y32         LUT6 (Prop_lut6_I0_O)        0.124   127.008 f  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=4, routed)           0.315   127.323    vga/VGA_CONTROL/VGA_RED_reg[2]_1
    SLICE_X31Y33         LUT4 (Prop_lut4_I0_O)        0.124   127.447 r  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.325   127.772    vga/VGA_CONTROL/VGA_RED[1]_i_2_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.124   127.896 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000   127.896    vga/VGA_CONTROL_n_79
    SLICE_X28Y34         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.441   125.153    vga/CLK_VGA
    SLICE_X28Y34         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.180   125.333    
                         clock uncertainty           -0.170   125.163    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)        0.031   125.194    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                        125.194    
                         arrival time                        -127.896    
  -------------------------------------------------------------------
                         slack                                 -2.702    

Slack (VIOLATED) :        -2.638ns  (required time - arrival time)
  Source:                 mode_s/waveformstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.755ns  (logic 0.828ns (30.056%)  route 1.927ns (69.944%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 125.153 - 120.370 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 125.075 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554   125.075    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  mode_s/waveformstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456   125.531 f  mode_s/waveformstate_reg[2]/Q
                         net (fo=45, routed)          0.861   126.392    mode_s/waveformstate[2]
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.124   126.516 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.463   126.979    mode_s/VGA_GREEN_reg[1]_0
    SLICE_X28Y32         LUT5 (Prop_lut5_I1_O)        0.124   127.103 r  mode_s/VGA_GREEN[3]_i_2/O
                         net (fo=4, routed)           0.603   127.706    vga/VGA_CONTROL/waveform_reg[7]
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.124   127.830 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000   127.830    vga/VGA_CONTROL_n_75
    SLICE_X28Y34         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.441   125.153    vga/CLK_VGA
    SLICE_X28Y34         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180   125.333    
                         clock uncertainty           -0.170   125.163    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)        0.029   125.192    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                        125.192    
                         arrival time                        -127.830    
  -------------------------------------------------------------------
                         slack                                 -2.638    

Slack (VIOLATED) :        -2.572ns  (required time - arrival time)
  Source:                 mode_s/waveformstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.686ns  (logic 0.828ns (30.824%)  route 1.858ns (69.176%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 125.151 - 120.370 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 125.075 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554   125.075    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  mode_s/waveformstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456   125.531 f  mode_s/waveformstate_reg[2]/Q
                         net (fo=45, routed)          0.861   126.392    mode_s/waveformstate[2]
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.124   126.516 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.573   127.089    mode_s/VGA_GREEN_reg[1]_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.124   127.213 r  mode_s/VGA_GREEN[1]_i_2/O
                         net (fo=1, routed)           0.425   127.637    cs/waveform_reg[5]_0
    SLICE_X28Y32         LUT6 (Prop_lut6_I0_O)        0.124   127.761 r  cs/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000   127.761    vga/axes_reg[11]
    SLICE_X28Y32         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.439   125.151    vga/CLK_VGA
    SLICE_X28Y32         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180   125.331    
                         clock uncertainty           -0.170   125.161    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)        0.029   125.190    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                        125.190    
                         arrival time                        -127.761    
  -------------------------------------------------------------------
                         slack                                 -2.572    

Slack (VIOLATED) :        -2.565ns  (required time - arrival time)
  Source:                 mode_s/waveformstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.677ns  (logic 0.828ns (30.926%)  route 1.849ns (69.074%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 125.147 - 120.370 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 125.075 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554   125.075    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  mode_s/waveformstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456   125.531 f  mode_s/waveformstate_reg[2]/Q
                         net (fo=45, routed)          0.599   126.130    mode_s/waveformstate[2]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124   126.254 r  mode_s/VGA_RED[3]_i_10/O
                         net (fo=4, routed)           0.826   127.080    vga/VGA_CONTROL/waveformstate_reg[2]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124   127.204 f  vga/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.425   127.629    vga/VGA_CONTROL/VGA_BLUE_reg[2]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.124   127.753 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000   127.753    vga/VGA_CONTROL_n_74
    SLICE_X33Y31         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.435   125.147    vga/CLK_VGA
    SLICE_X33Y31         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180   125.327    
                         clock uncertainty           -0.170   125.157    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.031   125.188    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                        125.188    
                         arrival time                        -127.753    
  -------------------------------------------------------------------
                         slack                                 -2.565    

Slack (VIOLATED) :        -2.563ns  (required time - arrival time)
  Source:                 mode_s/waveformstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.673ns  (logic 0.828ns (30.973%)  route 1.845ns (69.027%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 125.147 - 120.370 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 125.075 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554   125.075    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  mode_s/waveformstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456   125.531 f  mode_s/waveformstate_reg[2]/Q
                         net (fo=45, routed)          0.599   126.130    mode_s/waveformstate[2]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124   126.254 r  mode_s/VGA_RED[3]_i_10/O
                         net (fo=4, routed)           0.826   127.080    vga/VGA_CONTROL/waveformstate_reg[2]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124   127.204 f  vga/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.421   127.625    vga/VGA_CONTROL/VGA_BLUE_reg[2]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.124   127.749 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000   127.749    vga/VGA_CONTROL_n_73
    SLICE_X33Y31         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.435   125.147    vga/CLK_VGA
    SLICE_X33Y31         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180   125.327    
                         clock uncertainty           -0.170   125.157    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.029   125.186    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                        125.186    
                         arrival time                        -127.749    
  -------------------------------------------------------------------
                         slack                                 -2.563    

Slack (VIOLATED) :        -2.549ns  (required time - arrival time)
  Source:                 mode_s/waveformstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.666ns  (logic 0.828ns (31.062%)  route 1.838ns (68.938%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 125.151 - 120.370 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 125.075 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554   125.075    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  mode_s/waveformstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456   125.531 f  mode_s/waveformstate_reg[2]/Q
                         net (fo=45, routed)          0.861   126.392    mode_s/waveformstate[2]
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.124   126.516 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.463   126.979    mode_s/VGA_GREEN_reg[1]_0
    SLICE_X28Y32         LUT5 (Prop_lut5_I1_O)        0.124   127.103 r  mode_s/VGA_GREEN[3]_i_2/O
                         net (fo=4, routed)           0.514   127.617    vga/VGA_CONTROL/waveform_reg[7]
    SLICE_X28Y32         LUT6 (Prop_lut6_I0_O)        0.124   127.741 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000   127.741    vga/VGA_CONTROL_n_77
    SLICE_X28Y32         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.439   125.151    vga/CLK_VGA
    SLICE_X28Y32         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180   125.331    
                         clock uncertainty           -0.170   125.161    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)        0.031   125.192    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                        125.192    
                         arrival time                        -127.741    
  -------------------------------------------------------------------
                         slack                                 -2.549    

Slack (VIOLATED) :        -2.527ns  (required time - arrival time)
  Source:                 mode_s/waveformstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.640ns  (logic 0.828ns (31.365%)  route 1.812ns (68.635%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 125.149 - 120.370 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 125.075 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554   125.075    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  mode_s/waveformstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456   125.531 f  mode_s/waveformstate_reg[2]/Q
                         net (fo=45, routed)          0.599   126.130    mode_s/waveformstate[2]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124   126.254 r  mode_s/VGA_RED[3]_i_10/O
                         net (fo=4, routed)           0.630   126.884    vga/VGA_CONTROL/waveformstate_reg[2]
    SLICE_X31Y32         LUT6 (Prop_lut6_I0_O)        0.124   127.008 f  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=4, routed)           0.583   127.591    vga/VGA_CONTROL/VGA_RED_reg[2]_1
    SLICE_X29Y31         LUT6 (Prop_lut6_I5_O)        0.124   127.715 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000   127.715    vga/VGA_CONTROL_n_78
    SLICE_X29Y31         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.437   125.149    vga/CLK_VGA
    SLICE_X29Y31         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.180   125.329    
                         clock uncertainty           -0.170   125.159    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.029   125.188    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                        125.188    
                         arrival time                        -127.715    
  -------------------------------------------------------------------
                         slack                                 -2.527    

Slack (VIOLATED) :        -2.513ns  (required time - arrival time)
  Source:                 mode_s/waveformstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.628ns  (logic 0.828ns (31.507%)  route 1.800ns (68.493%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 125.151 - 120.370 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 125.075 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554   125.075    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  mode_s/waveformstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456   125.531 f  mode_s/waveformstate_reg[2]/Q
                         net (fo=45, routed)          0.861   126.392    mode_s/waveformstate[2]
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.124   126.516 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.463   126.979    mode_s/VGA_GREEN_reg[1]_0
    SLICE_X28Y32         LUT5 (Prop_lut5_I1_O)        0.124   127.103 r  mode_s/VGA_GREEN[3]_i_2/O
                         net (fo=4, routed)           0.476   127.579    vga/VGA_CONTROL/waveform_reg[7]
    SLICE_X31Y34         LUT4 (Prop_lut4_I1_O)        0.124   127.703 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000   127.703    vga/VGA_CONTROL_n_76
    SLICE_X31Y34         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.439   125.151    vga/CLK_VGA
    SLICE_X31Y34         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180   125.331    
                         clock uncertainty           -0.170   125.161    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.029   125.190    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                        125.190    
                         arrival time                        -127.703    
  -------------------------------------------------------------------
                         slack                                 -2.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 mode_s/waveformstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.276ns (36.144%)  route 0.488ns (63.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.557     1.440    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  mode_s/waveformstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  mode_s/waveformstate_reg[0]/Q
                         net (fo=37, routed)          0.215     1.796    mode_s/waveformstate[0]
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.841 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.130     1.971    vga/VGA_CONTROL/waveformstate_reg[1]
    SLICE_X31Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.016 f  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=4, routed)           0.142     2.159    cs/waveformstate_reg[2]
    SLICE_X28Y31         LUT4 (Prop_lut4_I1_O)        0.045     2.204 r  cs/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     2.204    vga/waveform_reg[11]
    SLICE_X28Y31         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.824     1.951    vga/CLK_VGA
    SLICE_X28Y31         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.707    
                         clock uncertainty            0.170     1.877    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.092     1.969    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mode_s/waveformstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.276ns (35.098%)  route 0.510ns (64.902%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.557     1.440    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  mode_s/waveformstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  mode_s/waveformstate_reg[0]/Q
                         net (fo=37, routed)          0.215     1.796    mode_s/waveformstate[0]
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.841 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.172     2.013    vga/VGA_CONTROL/waveformstate_reg[1]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.058 f  vga/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.123     2.182    cs/h_cntr_reg_reg[11]
    SLICE_X33Y31         LUT5 (Prop_lut5_I2_O)        0.045     2.227 r  cs/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.227    vga/axes_reg[6]
    SLICE_X33Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.823     1.950    vga/CLK_VGA
    SLICE_X33Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.092     1.968    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 mode_s/waveformstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.276ns (33.684%)  route 0.543ns (66.316%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.557     1.440    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  mode_s/waveformstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  mode_s/waveformstate_reg[0]/Q
                         net (fo=37, routed)          0.215     1.796    mode_s/waveformstate[0]
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.841 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.172     2.013    vga/VGA_CONTROL/waveformstate_reg[1]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.058 f  vga/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.156     2.215    vga/VGA_CONTROL/VGA_BLUE_reg[2]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.045     2.260 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.260    vga/VGA_CONTROL_n_73
    SLICE_X33Y31         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.823     1.950    vga/CLK_VGA
    SLICE_X33Y31         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.091     1.967    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 mode_s/waveformstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.276ns (33.643%)  route 0.544ns (66.357%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.557     1.440    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  mode_s/waveformstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  mode_s/waveformstate_reg[0]/Q
                         net (fo=37, routed)          0.215     1.796    mode_s/waveformstate[0]
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.841 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.172     2.013    vga/VGA_CONTROL/waveformstate_reg[1]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.058 f  vga/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.157     2.216    vga/VGA_CONTROL/VGA_BLUE_reg[2]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.045     2.261 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.261    vga/VGA_CONTROL_n_74
    SLICE_X33Y31         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.823     1.950    vga/CLK_VGA
    SLICE_X33Y31         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.092     1.968    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 mode_s/waveformstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.276ns (32.486%)  route 0.574ns (67.514%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.557     1.440    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  mode_s/waveformstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  mode_s/waveformstate_reg[0]/Q
                         net (fo=37, routed)          0.215     1.796    mode_s/waveformstate[0]
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.841 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.130     1.971    vga/VGA_CONTROL/waveformstate_reg[1]
    SLICE_X31Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.016 f  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=4, routed)           0.228     2.245    vga/VGA_CONTROL/VGA_RED_reg[2]_1
    SLICE_X29Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.290 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.290    vga/VGA_CONTROL_n_78
    SLICE_X29Y31         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.824     1.951    vga/CLK_VGA
    SLICE_X29Y31         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.707    
                         clock uncertainty            0.170     1.877    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.091     1.968    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 mode_s/waveformstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.276ns (32.054%)  route 0.585ns (67.946%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.557     1.440    mode_s/CLOCK_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  mode_s/waveformstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  mode_s/waveformstate_reg[1]/Q
                         net (fo=37, routed)          0.177     1.758    mode_s/waveformstate[1]
    SLICE_X31Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.803 r  mode_s/VGA_RED[3]_i_10/O
                         net (fo=4, routed)           0.252     2.056    mode_s/VGA_GREEN_reg[1]_1
    SLICE_X31Y32         LUT5 (Prop_lut5_I3_O)        0.045     2.101 r  mode_s/VGA_GREEN[1]_i_2/O
                         net (fo=1, routed)           0.156     2.256    cs/waveform_reg[5]_0
    SLICE_X28Y32         LUT6 (Prop_lut6_I0_O)        0.045     2.301 r  cs/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     2.301    vga/axes_reg[11]
    SLICE_X28Y32         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.825     1.952    vga/CLK_VGA
    SLICE_X28Y32         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.170     1.878    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.091     1.969    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 mode_s/waveformstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.276ns (31.287%)  route 0.606ns (68.713%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.557     1.440    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  mode_s/waveformstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  mode_s/waveformstate_reg[0]/Q
                         net (fo=37, routed)          0.215     1.796    mode_s/waveformstate[0]
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.841 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.193     2.035    mode_s/VGA_GREEN_reg[1]_0
    SLICE_X28Y32         LUT5 (Prop_lut5_I1_O)        0.045     2.080 r  mode_s/VGA_GREEN[3]_i_2/O
                         net (fo=4, routed)           0.198     2.277    vga/VGA_CONTROL/waveform_reg[7]
    SLICE_X28Y32         LUT6 (Prop_lut6_I0_O)        0.045     2.322 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     2.322    vga/VGA_CONTROL_n_77
    SLICE_X28Y32         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.825     1.952    vga/CLK_VGA
    SLICE_X28Y32         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.170     1.878    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.092     1.970    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 mode_s/waveformstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.276ns (31.134%)  route 0.610ns (68.866%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.557     1.440    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  mode_s/waveformstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  mode_s/waveformstate_reg[0]/Q
                         net (fo=37, routed)          0.215     1.796    mode_s/waveformstate[0]
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.841 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.193     2.035    mode_s/VGA_GREEN_reg[1]_0
    SLICE_X28Y32         LUT5 (Prop_lut5_I1_O)        0.045     2.080 r  mode_s/VGA_GREEN[3]_i_2/O
                         net (fo=4, routed)           0.202     2.282    vga/VGA_CONTROL/waveform_reg[7]
    SLICE_X31Y34         LUT4 (Prop_lut4_I1_O)        0.045     2.327 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.327    vga/VGA_CONTROL_n_76
    SLICE_X31Y34         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.826     1.953    vga/CLK_VGA
    SLICE_X31Y34         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.170     1.879    
    SLICE_X31Y34         FDRE (Hold_fdre_C_D)         0.091     1.970    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 mode_s/waveformstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.321ns (35.118%)  route 0.593ns (64.882%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.557     1.440    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  mode_s/waveformstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  mode_s/waveformstate_reg[0]/Q
                         net (fo=37, routed)          0.215     1.796    mode_s/waveformstate[0]
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.841 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.130     1.971    vga/VGA_CONTROL/waveformstate_reg[1]
    SLICE_X31Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.016 f  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=4, routed)           0.129     2.145    vga/VGA_CONTROL/VGA_RED_reg[2]_1
    SLICE_X31Y33         LUT4 (Prop_lut4_I0_O)        0.045     2.190 r  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.119     2.309    vga/VGA_CONTROL/VGA_RED[1]_i_2_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.354 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     2.354    vga/VGA_CONTROL_n_79
    SLICE_X28Y34         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.827     1.954    vga/CLK_VGA
    SLICE_X28Y34         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.170     1.880    
    SLICE_X28Y34         FDRE (Hold_fdre_C_D)         0.092     1.972    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 mode_s/waveformstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.321ns (34.841%)  route 0.600ns (65.159%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.557     1.440    mode_s/CLOCK_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  mode_s/waveformstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  mode_s/waveformstate_reg[0]/Q
                         net (fo=37, routed)          0.215     1.796    mode_s/waveformstate[0]
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.841 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=4, routed)           0.130     1.971    vga/VGA_CONTROL/waveformstate_reg[1]
    SLICE_X31Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.016 f  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=4, routed)           0.137     2.153    cs/waveformstate_reg[2]
    SLICE_X31Y31         LUT2 (Prop_lut2_I1_O)        0.045     2.198 r  cs/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.118     2.316    cs/VGA_RED[0]_i_2_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.045     2.361 r  cs/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     2.361    vga/background_reg[9]
    SLICE_X28Y31         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.824     1.951    vga/CLK_VGA
    SLICE_X28Y31         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism             -0.244     1.707    
                         clock uncertainty            0.170     1.877    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.091     1.968    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.393    





