
MESC_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000acdc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800ae6c  0800ae6c  0001ae6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aea4  0800aea4  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  0800aea4  0800aea4  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800aea4  0800aea4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aea4  0800aea4  0001aea4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aea8  0800aea8  0001aea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800aeac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dd4  20000010  0800aebc  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000de4  0800aebc  00020de4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000226f6  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004123  00000000  00000000  00042736  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ba0  00000000  00000000  00046860  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000019c8  00000000  00000000  00048400  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001f969  00000000  00000000  00049dc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000189b6  00000000  00000000  00069731  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b9dfb  00000000  00000000  000820e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013bee2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000741c  00000000  00000000  0013bf60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ae54 	.word	0x0800ae54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	0800ae54 	.word	0x0800ae54

080001d0 <BLDCInit>:
#include "MESChw_setup.h"

extern TIM_HandleTypeDef htim1;


void BLDCInit(){
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
	BLDCVars.ReqCurrent=0;					//Start the motor at 0 current
 80001d4:	4b14      	ldr	r3, [pc, #80]	; (8000228 <BLDCInit+0x58>)
 80001d6:	f04f 0200 	mov.w	r2, #0
 80001da:	601a      	str	r2, [r3, #0]
	BLDCVars.BLDCduty=0;
 80001dc:	4b12      	ldr	r3, [pc, #72]	; (8000228 <BLDCInit+0x58>)
 80001de:	2200      	movs	r2, #0
 80001e0:	605a      	str	r2, [r3, #4]
	BLDCVars.CurrentChannel=0;
 80001e2:	4b11      	ldr	r3, [pc, #68]	; (8000228 <BLDCInit+0x58>)
 80001e4:	2200      	movs	r2, #0
 80001e6:	60da      	str	r2, [r3, #12]
	BLDCVars.pGain=1023*motor.Rphase/48; 	//wtf should I set the gain as by default... V/Amp error...Perhaps base it on Rphase and the bus voltage (nominally 48V)? But we don;t know the exact bus voltage yet...
 80001e8:	4b10      	ldr	r3, [pc, #64]	; (800022c <BLDCInit+0x5c>)
 80001ea:	edd3 7a00 	vldr	s15, [r3]
 80001ee:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8000230 <BLDCInit+0x60>
 80001f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80001f6:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8000234 <BLDCInit+0x64>
 80001fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80001fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000202:	ee17 2a90 	vmov	r2, s15
 8000206:	4b08      	ldr	r3, [pc, #32]	; (8000228 <BLDCInit+0x58>)
 8000208:	611a      	str	r2, [r3, #16]
	BLDCVars.iGain=BLDCVars.pGain;			//Initially, let's just make the iGain the same as the pGain, so after 1 second their contributions will be equal.
 800020a:	4b07      	ldr	r3, [pc, #28]	; (8000228 <BLDCInit+0x58>)
 800020c:	691b      	ldr	r3, [r3, #16]
 800020e:	4a06      	ldr	r2, [pc, #24]	; (8000228 <BLDCInit+0x58>)
 8000210:	6153      	str	r3, [r2, #20]
	BLDCVars.BLDCEstate=GetHallState();
 8000212:	f000 f941 	bl	8000498 <GetHallState>
 8000216:	4602      	mov	r2, r0
 8000218:	4b03      	ldr	r3, [pc, #12]	; (8000228 <BLDCInit+0x58>)
 800021a:	609a      	str	r2, [r3, #8]
	BLDCState=BLDC_FORWARDS;
 800021c:	4b06      	ldr	r3, [pc, #24]	; (8000238 <BLDCInit+0x68>)
 800021e:	2201      	movs	r2, #1
 8000220:	701a      	strb	r2, [r3, #0]

}
 8000222:	bf00      	nop
 8000224:	bd80      	pop	{r7, pc}
 8000226:	bf00      	nop
 8000228:	2000051c 	.word	0x2000051c
 800022c:	20000538 	.word	0x20000538
 8000230:	447fc000 	.word	0x447fc000
 8000234:	42400000 	.word	0x42400000
 8000238:	20000535 	.word	0x20000535

0800023c <BLDCCommuteHall>:


void BLDCCommuteHall(){
 800023c:	b580      	push	{r7, lr}
 800023e:	b082      	sub	sp, #8
 8000240:	af00      	add	r7, sp, #0
int CurrentHallState=GetHallState(); //Borrow the hall state detection from the FOC system
 8000242:	f000 f929 	bl	8000498 <GetHallState>
 8000246:	6078      	str	r0, [r7, #4]

static int LastHallState=7;	//Initialise the LastHallState at a value that means it will call the commutation and correctly set the current measurement channel, avoiding a runaway on the PI loop

if(BLDCState==BLDC_FORWARDS){
 8000248:	4b48      	ldr	r3, [pc, #288]	; (800036c <BLDCCommuteHall+0x130>)
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	2b01      	cmp	r3, #1
 800024e:	d119      	bne.n	8000284 <BLDCCommuteHall+0x48>
	if(!(LastHallState==CurrentHallState)){
 8000250:	4b47      	ldr	r3, [pc, #284]	; (8000370 <BLDCCommuteHall+0x134>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	687a      	ldr	r2, [r7, #4]
 8000256:	429a      	cmp	r2, r3
 8000258:	f000 8084 	beq.w	8000364 <BLDCCommuteHall+0x128>
		BLDCVars.BLDCEstate=(CurrentHallState+1)%6;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	1c59      	adds	r1, r3, #1
 8000260:	4b44      	ldr	r3, [pc, #272]	; (8000374 <BLDCCommuteHall+0x138>)
 8000262:	fb83 3201 	smull	r3, r2, r3, r1
 8000266:	17cb      	asrs	r3, r1, #31
 8000268:	1ad2      	subs	r2, r2, r3
 800026a:	4613      	mov	r3, r2
 800026c:	005b      	lsls	r3, r3, #1
 800026e:	4413      	add	r3, r2
 8000270:	005b      	lsls	r3, r3, #1
 8000272:	1aca      	subs	r2, r1, r3
 8000274:	4b40      	ldr	r3, [pc, #256]	; (8000378 <BLDCCommuteHall+0x13c>)
 8000276:	609a      	str	r2, [r3, #8]
		writeBLDC();	//Write the PWM values for the next state to generate forward torque
 8000278:	f000 f880 	bl	800037c <writeBLDC>
		LastHallState=CurrentHallState;		//Avoid repeatedly writing the registers
 800027c:	4a3c      	ldr	r2, [pc, #240]	; (8000370 <BLDCCommuteHall+0x134>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	6013      	str	r3, [r2, #0]
//Disable the drivers, freewheel
phU_Break();
phV_Break();
phW_Break();
}
}
 8000282:	e06f      	b.n	8000364 <BLDCCommuteHall+0x128>
else if(BLDCState==BLDC_BACKWARDS){
 8000284:	4b39      	ldr	r3, [pc, #228]	; (800036c <BLDCCommuteHall+0x130>)
 8000286:	781b      	ldrb	r3, [r3, #0]
 8000288:	2b02      	cmp	r3, #2
 800028a:	d118      	bne.n	80002be <BLDCCommuteHall+0x82>
	if(!(LastHallState==CurrentHallState)){
 800028c:	4b38      	ldr	r3, [pc, #224]	; (8000370 <BLDCCommuteHall+0x134>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	687a      	ldr	r2, [r7, #4]
 8000292:	429a      	cmp	r2, r3
 8000294:	d066      	beq.n	8000364 <BLDCCommuteHall+0x128>
		BLDCVars.BLDCEstate=(CurrentHallState+5)%6;
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	1d59      	adds	r1, r3, #5
 800029a:	4b36      	ldr	r3, [pc, #216]	; (8000374 <BLDCCommuteHall+0x138>)
 800029c:	fb83 3201 	smull	r3, r2, r3, r1
 80002a0:	17cb      	asrs	r3, r1, #31
 80002a2:	1ad2      	subs	r2, r2, r3
 80002a4:	4613      	mov	r3, r2
 80002a6:	005b      	lsls	r3, r3, #1
 80002a8:	4413      	add	r3, r2
 80002aa:	005b      	lsls	r3, r3, #1
 80002ac:	1aca      	subs	r2, r1, r3
 80002ae:	4b32      	ldr	r3, [pc, #200]	; (8000378 <BLDCCommuteHall+0x13c>)
 80002b0:	609a      	str	r2, [r3, #8]
		writeBLDC();	//Write the PWM values for the previous state to generate reverse torque
 80002b2:	f000 f863 	bl	800037c <writeBLDC>
		LastHallState=CurrentHallState;
 80002b6:	4a2e      	ldr	r2, [pc, #184]	; (8000370 <BLDCCommuteHall+0x134>)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	6013      	str	r3, [r2, #0]
}
 80002bc:	e052      	b.n	8000364 <BLDCCommuteHall+0x128>
else if(BLDCState==BLDC_BRAKE){
 80002be:	4b2b      	ldr	r3, [pc, #172]	; (800036c <BLDCCommuteHall+0x130>)
 80002c0:	781b      	ldrb	r3, [r3, #0]
 80002c2:	2b04      	cmp	r3, #4
 80002c4:	d148      	bne.n	8000358 <BLDCCommuteHall+0x11c>
		if(((CurrentHallState-LastHallState)%6)>1){
 80002c6:	4b2a      	ldr	r3, [pc, #168]	; (8000370 <BLDCCommuteHall+0x134>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	687a      	ldr	r2, [r7, #4]
 80002cc:	1ad1      	subs	r1, r2, r3
 80002ce:	4b29      	ldr	r3, [pc, #164]	; (8000374 <BLDCCommuteHall+0x138>)
 80002d0:	fb83 3201 	smull	r3, r2, r3, r1
 80002d4:	17cb      	asrs	r3, r1, #31
 80002d6:	1ad2      	subs	r2, r2, r3
 80002d8:	4613      	mov	r3, r2
 80002da:	005b      	lsls	r3, r3, #1
 80002dc:	4413      	add	r3, r2
 80002de:	005b      	lsls	r3, r3, #1
 80002e0:	1aca      	subs	r2, r1, r3
 80002e2:	2a01      	cmp	r2, #1
 80002e4:	dd13      	ble.n	800030e <BLDCCommuteHall+0xd2>
			BLDCVars.BLDCEstate=(CurrentHallState-1)%6;
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	1e59      	subs	r1, r3, #1
 80002ea:	4b22      	ldr	r3, [pc, #136]	; (8000374 <BLDCCommuteHall+0x138>)
 80002ec:	fb83 3201 	smull	r3, r2, r3, r1
 80002f0:	17cb      	asrs	r3, r1, #31
 80002f2:	1ad2      	subs	r2, r2, r3
 80002f4:	4613      	mov	r3, r2
 80002f6:	005b      	lsls	r3, r3, #1
 80002f8:	4413      	add	r3, r2
 80002fa:	005b      	lsls	r3, r3, #1
 80002fc:	1aca      	subs	r2, r1, r3
 80002fe:	4b1e      	ldr	r3, [pc, #120]	; (8000378 <BLDCCommuteHall+0x13c>)
 8000300:	609a      	str	r2, [r3, #8]
			writeBLDC();
 8000302:	f000 f83b 	bl	800037c <writeBLDC>
			LastHallState=CurrentHallState;
 8000306:	4a1a      	ldr	r2, [pc, #104]	; (8000370 <BLDCCommuteHall+0x134>)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	6013      	str	r3, [r2, #0]
}
 800030c:	e02a      	b.n	8000364 <BLDCCommuteHall+0x128>
		else if(((CurrentHallState-LastHallState)%6)<-1){
 800030e:	4b18      	ldr	r3, [pc, #96]	; (8000370 <BLDCCommuteHall+0x134>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	687a      	ldr	r2, [r7, #4]
 8000314:	1ad1      	subs	r1, r2, r3
 8000316:	4b17      	ldr	r3, [pc, #92]	; (8000374 <BLDCCommuteHall+0x138>)
 8000318:	fb83 3201 	smull	r3, r2, r3, r1
 800031c:	17cb      	asrs	r3, r1, #31
 800031e:	1ad2      	subs	r2, r2, r3
 8000320:	4613      	mov	r3, r2
 8000322:	005b      	lsls	r3, r3, #1
 8000324:	4413      	add	r3, r2
 8000326:	005b      	lsls	r3, r3, #1
 8000328:	1aca      	subs	r2, r1, r3
 800032a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800032e:	da19      	bge.n	8000364 <BLDCCommuteHall+0x128>
			BLDCVars.BLDCEstate=(CurrentHallState+1)%6;
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	1c59      	adds	r1, r3, #1
 8000334:	4b0f      	ldr	r3, [pc, #60]	; (8000374 <BLDCCommuteHall+0x138>)
 8000336:	fb83 3201 	smull	r3, r2, r3, r1
 800033a:	17cb      	asrs	r3, r1, #31
 800033c:	1ad2      	subs	r2, r2, r3
 800033e:	4613      	mov	r3, r2
 8000340:	005b      	lsls	r3, r3, #1
 8000342:	4413      	add	r3, r2
 8000344:	005b      	lsls	r3, r3, #1
 8000346:	1aca      	subs	r2, r1, r3
 8000348:	4b0b      	ldr	r3, [pc, #44]	; (8000378 <BLDCCommuteHall+0x13c>)
 800034a:	609a      	str	r2, [r3, #8]
			writeBLDC();
 800034c:	f000 f816 	bl	800037c <writeBLDC>
			LastHallState=CurrentHallState;
 8000350:	4a07      	ldr	r2, [pc, #28]	; (8000370 <BLDCCommuteHall+0x134>)
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	6013      	str	r3, [r2, #0]
}
 8000356:	e005      	b.n	8000364 <BLDCCommuteHall+0x128>
phU_Break();
 8000358:	f000 f8e8 	bl	800052c <phU_Break>
phV_Break();
 800035c:	f000 f95a 	bl	8000614 <phV_Break>
phW_Break();
 8000360:	f000 f9cc 	bl	80006fc <phW_Break>
}
 8000364:	bf00      	nop
 8000366:	3708      	adds	r7, #8
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}
 800036c:	20000535 	.word	0x20000535
 8000370:	20000000 	.word	0x20000000
 8000374:	2aaaaaab 	.word	0x2aaaaaab
 8000378:	2000051c 	.word	0x2000051c

0800037c <writeBLDC>:

	BLDCVars.BLDCduty=Duty;

}

void writeBLDC(){
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0
	switch(BLDCVars.BLDCEstate){
 8000380:	4b43      	ldr	r3, [pc, #268]	; (8000490 <writeBLDC+0x114>)
 8000382:	689b      	ldr	r3, [r3, #8]
 8000384:	2b05      	cmp	r3, #5
 8000386:	f200 8081 	bhi.w	800048c <writeBLDC+0x110>
 800038a:	a201      	add	r2, pc, #4	; (adr r2, 8000390 <writeBLDC+0x14>)
 800038c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000390:	080003a9 	.word	0x080003a9
 8000394:	080003cf 	.word	0x080003cf
 8000398:	080003f5 	.word	0x080003f5
 800039c:	0800041b 	.word	0x0800041b
 80003a0:	08000441 	.word	0x08000441
 80003a4:	08000467 	.word	0x08000467
	case 0:
		//disable phase first
		phW_Break();
 80003a8:	f000 f9a8 	bl	80006fc <phW_Break>
		//WritePWM values
		htim1.Instance->CCR1=BLDCVars.BLDCduty;
 80003ac:	4b38      	ldr	r3, [pc, #224]	; (8000490 <writeBLDC+0x114>)
 80003ae:	685a      	ldr	r2, [r3, #4]
 80003b0:	4b38      	ldr	r3, [pc, #224]	; (8000494 <writeBLDC+0x118>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	635a      	str	r2, [r3, #52]	; 0x34
		htim1.Instance->CCR2=0;
 80003b6:	4b37      	ldr	r3, [pc, #220]	; (8000494 <writeBLDC+0x118>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	2200      	movs	r2, #0
 80003bc:	639a      	str	r2, [r3, #56]	; 0x38
		phU_Enable();
 80003be:	f000 f8ef 	bl	80005a0 <phU_Enable>
		phV_Enable();
 80003c2:	f000 f961 	bl	8000688 <phV_Enable>
		BLDCVars.CurrentChannel=1; //Write the field into which the lowside current will flow, to be retrieved from the FOC_measurement_vars
 80003c6:	4b32      	ldr	r3, [pc, #200]	; (8000490 <writeBLDC+0x114>)
 80003c8:	2201      	movs	r2, #1
 80003ca:	60da      	str	r2, [r3, #12]
		break;
 80003cc:	e05e      	b.n	800048c <writeBLDC+0x110>

	case 1:
		phV_Break();
 80003ce:	f000 f921 	bl	8000614 <phV_Break>
		htim1.Instance->CCR1=BLDCVars.BLDCduty;
 80003d2:	4b2f      	ldr	r3, [pc, #188]	; (8000490 <writeBLDC+0x114>)
 80003d4:	685a      	ldr	r2, [r3, #4]
 80003d6:	4b2f      	ldr	r3, [pc, #188]	; (8000494 <writeBLDC+0x118>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	635a      	str	r2, [r3, #52]	; 0x34
		htim1.Instance->CCR3=0;
 80003dc:	4b2d      	ldr	r3, [pc, #180]	; (8000494 <writeBLDC+0x118>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	2200      	movs	r2, #0
 80003e2:	63da      	str	r2, [r3, #60]	; 0x3c
		phU_Enable();
 80003e4:	f000 f8dc 	bl	80005a0 <phU_Enable>
		phW_Enable();
 80003e8:	f000 f9c2 	bl	8000770 <phW_Enable>
		BLDCVars.CurrentChannel=2;
 80003ec:	4b28      	ldr	r3, [pc, #160]	; (8000490 <writeBLDC+0x114>)
 80003ee:	2202      	movs	r2, #2
 80003f0:	60da      	str	r2, [r3, #12]
		break;
 80003f2:	e04b      	b.n	800048c <writeBLDC+0x110>

	case 2:
		phU_Break();
 80003f4:	f000 f89a 	bl	800052c <phU_Break>
		htim1.Instance->CCR2=BLDCVars.BLDCduty;
 80003f8:	4b25      	ldr	r3, [pc, #148]	; (8000490 <writeBLDC+0x114>)
 80003fa:	685a      	ldr	r2, [r3, #4]
 80003fc:	4b25      	ldr	r3, [pc, #148]	; (8000494 <writeBLDC+0x118>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	639a      	str	r2, [r3, #56]	; 0x38
		htim1.Instance->CCR3=0;
 8000402:	4b24      	ldr	r3, [pc, #144]	; (8000494 <writeBLDC+0x118>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	2200      	movs	r2, #0
 8000408:	63da      	str	r2, [r3, #60]	; 0x3c
		phV_Enable();
 800040a:	f000 f93d 	bl	8000688 <phV_Enable>
		phW_Enable();
 800040e:	f000 f9af 	bl	8000770 <phW_Enable>
		BLDCVars.CurrentChannel=2;
 8000412:	4b1f      	ldr	r3, [pc, #124]	; (8000490 <writeBLDC+0x114>)
 8000414:	2202      	movs	r2, #2
 8000416:	60da      	str	r2, [r3, #12]
		break;
 8000418:	e038      	b.n	800048c <writeBLDC+0x110>

	case 3:
		phW_Break();
 800041a:	f000 f96f 	bl	80006fc <phW_Break>
		htim1.Instance->CCR1=0;
 800041e:	4b1d      	ldr	r3, [pc, #116]	; (8000494 <writeBLDC+0x118>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	2200      	movs	r2, #0
 8000424:	635a      	str	r2, [r3, #52]	; 0x34
		htim1.Instance->CCR2=BLDCVars.BLDCduty;
 8000426:	4b1a      	ldr	r3, [pc, #104]	; (8000490 <writeBLDC+0x114>)
 8000428:	685a      	ldr	r2, [r3, #4]
 800042a:	4b1a      	ldr	r3, [pc, #104]	; (8000494 <writeBLDC+0x118>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	639a      	str	r2, [r3, #56]	; 0x38
		phU_Enable();
 8000430:	f000 f8b6 	bl	80005a0 <phU_Enable>
		phV_Enable();
 8000434:	f000 f928 	bl	8000688 <phV_Enable>
		BLDCVars.CurrentChannel=0;
 8000438:	4b15      	ldr	r3, [pc, #84]	; (8000490 <writeBLDC+0x114>)
 800043a:	2200      	movs	r2, #0
 800043c:	60da      	str	r2, [r3, #12]
		break;
 800043e:	e025      	b.n	800048c <writeBLDC+0x110>

	case 4:
		phV_Break();
 8000440:	f000 f8e8 	bl	8000614 <phV_Break>
		htim1.Instance->CCR1=0;
 8000444:	4b13      	ldr	r3, [pc, #76]	; (8000494 <writeBLDC+0x118>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	2200      	movs	r2, #0
 800044a:	635a      	str	r2, [r3, #52]	; 0x34
		htim1.Instance->CCR3=BLDCVars.BLDCduty;
 800044c:	4b10      	ldr	r3, [pc, #64]	; (8000490 <writeBLDC+0x114>)
 800044e:	685a      	ldr	r2, [r3, #4]
 8000450:	4b10      	ldr	r3, [pc, #64]	; (8000494 <writeBLDC+0x118>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	63da      	str	r2, [r3, #60]	; 0x3c
		phU_Enable();
 8000456:	f000 f8a3 	bl	80005a0 <phU_Enable>
		phW_Enable();
 800045a:	f000 f989 	bl	8000770 <phW_Enable>
		BLDCVars.CurrentChannel=0;
 800045e:	4b0c      	ldr	r3, [pc, #48]	; (8000490 <writeBLDC+0x114>)
 8000460:	2200      	movs	r2, #0
 8000462:	60da      	str	r2, [r3, #12]
		break;
 8000464:	e012      	b.n	800048c <writeBLDC+0x110>

	case 5:
		phU_Break();
 8000466:	f000 f861 	bl	800052c <phU_Break>
		htim1.Instance->CCR2=0;
 800046a:	4b0a      	ldr	r3, [pc, #40]	; (8000494 <writeBLDC+0x118>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	2200      	movs	r2, #0
 8000470:	639a      	str	r2, [r3, #56]	; 0x38
		htim1.Instance->CCR3=BLDCVars.BLDCduty;
 8000472:	4b07      	ldr	r3, [pc, #28]	; (8000490 <writeBLDC+0x114>)
 8000474:	685a      	ldr	r2, [r3, #4]
 8000476:	4b07      	ldr	r3, [pc, #28]	; (8000494 <writeBLDC+0x118>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	63da      	str	r2, [r3, #60]	; 0x3c
		phV_Enable();
 800047c:	f000 f904 	bl	8000688 <phV_Enable>
		phW_Enable();
 8000480:	f000 f976 	bl	8000770 <phW_Enable>
		BLDCVars.CurrentChannel=1;
 8000484:	4b02      	ldr	r3, [pc, #8]	; (8000490 <writeBLDC+0x114>)
 8000486:	2201      	movs	r2, #1
 8000488:	60da      	str	r2, [r3, #12]
		break;
 800048a:	bf00      	nop

	}
}
 800048c:	bf00      	nop
 800048e:	bd80      	pop	{r7, pc}
 8000490:	2000051c 	.word	0x2000051c
 8000494:	20000a38 	.word	0x20000a38

08000498 <GetHallState>:
	phU_Break();
	phV_Break();
	phW_Break();
}

int GetHallState(){
 8000498:	b590      	push	{r4, r7, lr}
 800049a:	b083      	sub	sp, #12
 800049c:	af00      	add	r7, sp, #0


	int hallState=0;
 800049e:	2300      	movs	r3, #0
 80004a0:	607b      	str	r3, [r7, #4]
	hallState=((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6))|((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7))<<1)|((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))<<2));
 80004a2:	2140      	movs	r1, #64	; 0x40
 80004a4:	4820      	ldr	r0, [pc, #128]	; (8000528 <GetHallState+0x90>)
 80004a6:	f004 f803 	bl	80044b0 <HAL_GPIO_ReadPin>
 80004aa:	4603      	mov	r3, r0
 80004ac:	461c      	mov	r4, r3
 80004ae:	2180      	movs	r1, #128	; 0x80
 80004b0:	481d      	ldr	r0, [pc, #116]	; (8000528 <GetHallState+0x90>)
 80004b2:	f003 fffd 	bl	80044b0 <HAL_GPIO_ReadPin>
 80004b6:	4603      	mov	r3, r0
 80004b8:	005b      	lsls	r3, r3, #1
 80004ba:	431c      	orrs	r4, r3
 80004bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004c0:	4819      	ldr	r0, [pc, #100]	; (8000528 <GetHallState+0x90>)
 80004c2:	f003 fff5 	bl	80044b0 <HAL_GPIO_ReadPin>
 80004c6:	4603      	mov	r3, r0
 80004c8:	009b      	lsls	r3, r3, #2
 80004ca:	4323      	orrs	r3, r4
 80004cc:	607b      	str	r3, [r7, #4]
	switch(hallState)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	2b07      	cmp	r3, #7
 80004d2:	d823      	bhi.n	800051c <GetHallState+0x84>
 80004d4:	a201      	add	r2, pc, #4	; (adr r2, 80004dc <GetHallState+0x44>)
 80004d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004da:	bf00      	nop
 80004dc:	080004fd 	.word	0x080004fd
 80004e0:	08000505 	.word	0x08000505
 80004e4:	0800050d 	.word	0x0800050d
 80004e8:	08000509 	.word	0x08000509
 80004ec:	08000515 	.word	0x08000515
 80004f0:	08000519 	.word	0x08000519
 80004f4:	08000511 	.word	0x08000511
 80004f8:	08000501 	.word	0x08000501
		{
			case 0:
				return 7; //7 is the no hall sensor detected state (all low)
 80004fc:	2307      	movs	r3, #7
 80004fe:	e00e      	b.n	800051e <GetHallState+0x86>
				break;
			case 7:
				return 6; //6 is the no hall sensor detected state (all high)
 8000500:	2306      	movs	r3, #6
 8000502:	e00c      	b.n	800051e <GetHallState+0x86>
				break;
//Implement the hall table order here, depending how the hall sensors are configured
			case 1:
				return 0;
 8000504:	2300      	movs	r3, #0
 8000506:	e00a      	b.n	800051e <GetHallState+0x86>
				break;
			case 3:
				return 1;
 8000508:	2301      	movs	r3, #1
 800050a:	e008      	b.n	800051e <GetHallState+0x86>
				break;
			case 2:
				return 2;
 800050c:	2302      	movs	r3, #2
 800050e:	e006      	b.n	800051e <GetHallState+0x86>
				break;
			case 6:
				return 3;
 8000510:	2303      	movs	r3, #3
 8000512:	e004      	b.n	800051e <GetHallState+0x86>
				break;
			case 4:
				return 4;
 8000514:	2304      	movs	r3, #4
 8000516:	e002      	b.n	800051e <GetHallState+0x86>
				break;
			case 5:
				return 5;
 8000518:	2305      	movs	r3, #5
 800051a:	e000      	b.n	800051e <GetHallState+0x86>
				break;
			default:
				return 8;
 800051c:	2308      	movs	r3, #8
				break;
		}
}
 800051e:	4618      	mov	r0, r3
 8000520:	370c      	adds	r7, #12
 8000522:	46bd      	mov	sp, r7
 8000524:	bd90      	pop	{r4, r7, pc}
 8000526:	bf00      	nop
 8000528:	48000400 	.word	0x48000400

0800052c <phU_Break>:


uint32_t tmpccmrx;	//Temporary buffer which is used to turn on/off phase PWMs
//Turn all phase U FETs off, Tristate the HBridge output - For BLDC mode mainly, but also used for measuring, software fault detection and recovery
//ToDo TEST THOROUGHLY The register manipulations for the break functions were used previously on an STM32F042K6 for my first BLDC drive, on TIM1, which should be identical, but definitely needs checking
void phU_Break(){
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
	tmpccmrx = htim1.Instance->CCMR1;
 8000530:	4b19      	ldr	r3, [pc, #100]	; (8000598 <phU_Break+0x6c>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	699b      	ldr	r3, [r3, #24]
 8000536:	4a19      	ldr	r2, [pc, #100]	; (800059c <phU_Break+0x70>)
 8000538:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_OC1M;
 800053a:	4b18      	ldr	r3, [pc, #96]	; (800059c <phU_Break+0x70>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000546:	4a15      	ldr	r2, [pc, #84]	; (800059c <phU_Break+0x70>)
 8000548:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_CC1S;
 800054a:	4b14      	ldr	r3, [pc, #80]	; (800059c <phU_Break+0x70>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	f023 0303 	bic.w	r3, r3, #3
 8000552:	4a12      	ldr	r2, [pc, #72]	; (800059c <phU_Break+0x70>)
 8000554:	6013      	str	r3, [r2, #0]
	tmpccmrx |= TIM_OCMODE_FORCED_INACTIVE;
 8000556:	4b11      	ldr	r3, [pc, #68]	; (800059c <phU_Break+0x70>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800055e:	4a0f      	ldr	r2, [pc, #60]	; (800059c <phU_Break+0x70>)
 8000560:	6013      	str	r3, [r2, #0]
	htim1.Instance->CCMR1 = tmpccmrx;
 8000562:	4b0d      	ldr	r3, [pc, #52]	; (8000598 <phU_Break+0x6c>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	4a0d      	ldr	r2, [pc, #52]	; (800059c <phU_Break+0x70>)
 8000568:	6812      	ldr	r2, [r2, #0]
 800056a:	619a      	str	r2, [r3, #24]
	htim1.Instance->CCER &= ~TIM_CCER_CC1E;  //disable
 800056c:	4b0a      	ldr	r3, [pc, #40]	; (8000598 <phU_Break+0x6c>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	6a1a      	ldr	r2, [r3, #32]
 8000572:	4b09      	ldr	r3, [pc, #36]	; (8000598 <phU_Break+0x6c>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	f022 0201 	bic.w	r2, r2, #1
 800057a:	621a      	str	r2, [r3, #32]
	htim1.Instance->CCER &= ~TIM_CCER_CC1NE;  //disable
 800057c:	4b06      	ldr	r3, [pc, #24]	; (8000598 <phU_Break+0x6c>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	6a1a      	ldr	r2, [r3, #32]
 8000582:	4b05      	ldr	r3, [pc, #20]	; (8000598 <phU_Break+0x6c>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	f022 0204 	bic.w	r2, r2, #4
 800058a:	621a      	str	r2, [r3, #32]
}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	20000a38 	.word	0x20000a38
 800059c:	2000056c 	.word	0x2000056c

080005a0 <phU_Enable>:
//Basically un-break phase U, opposite of above...
void phU_Enable(){
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
	tmpccmrx = htim1.Instance->CCMR1;
 80005a4:	4b19      	ldr	r3, [pc, #100]	; (800060c <phU_Enable+0x6c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	699b      	ldr	r3, [r3, #24]
 80005aa:	4a19      	ldr	r2, [pc, #100]	; (8000610 <phU_Enable+0x70>)
 80005ac:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_OC1M;
 80005ae:	4b18      	ldr	r3, [pc, #96]	; (8000610 <phU_Enable+0x70>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80005ba:	4a15      	ldr	r2, [pc, #84]	; (8000610 <phU_Enable+0x70>)
 80005bc:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_CC1S;
 80005be:	4b14      	ldr	r3, [pc, #80]	; (8000610 <phU_Enable+0x70>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	f023 0303 	bic.w	r3, r3, #3
 80005c6:	4a12      	ldr	r2, [pc, #72]	; (8000610 <phU_Enable+0x70>)
 80005c8:	6013      	str	r3, [r2, #0]
	tmpccmrx |= TIM_OCMODE_PWM1;
 80005ca:	4b11      	ldr	r3, [pc, #68]	; (8000610 <phU_Enable+0x70>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80005d2:	4a0f      	ldr	r2, [pc, #60]	; (8000610 <phU_Enable+0x70>)
 80005d4:	6013      	str	r3, [r2, #0]
	htim1.Instance->CCMR1 = tmpccmrx;
 80005d6:	4b0d      	ldr	r3, [pc, #52]	; (800060c <phU_Enable+0x6c>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a0d      	ldr	r2, [pc, #52]	; (8000610 <phU_Enable+0x70>)
 80005dc:	6812      	ldr	r2, [r2, #0]
 80005de:	619a      	str	r2, [r3, #24]
	htim1.Instance->CCER |= TIM_CCER_CC1E;   //enable
 80005e0:	4b0a      	ldr	r3, [pc, #40]	; (800060c <phU_Enable+0x6c>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	6a1a      	ldr	r2, [r3, #32]
 80005e6:	4b09      	ldr	r3, [pc, #36]	; (800060c <phU_Enable+0x6c>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	f042 0201 	orr.w	r2, r2, #1
 80005ee:	621a      	str	r2, [r3, #32]
	htim1.Instance->CCER |= TIM_CCER_CC1NE;   //enable
 80005f0:	4b06      	ldr	r3, [pc, #24]	; (800060c <phU_Enable+0x6c>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	6a1a      	ldr	r2, [r3, #32]
 80005f6:	4b05      	ldr	r3, [pc, #20]	; (800060c <phU_Enable+0x6c>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	f042 0204 	orr.w	r2, r2, #4
 80005fe:	621a      	str	r2, [r3, #32]
}
 8000600:	bf00      	nop
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	20000a38 	.word	0x20000a38
 8000610:	2000056c 	.word	0x2000056c

08000614 <phV_Break>:

void phV_Break(){
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
	tmpccmrx = htim1.Instance->CCMR1;
 8000618:	4b19      	ldr	r3, [pc, #100]	; (8000680 <phV_Break+0x6c>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	699b      	ldr	r3, [r3, #24]
 800061e:	4a19      	ldr	r2, [pc, #100]	; (8000684 <phV_Break+0x70>)
 8000620:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_OC2M;
 8000622:	4b18      	ldr	r3, [pc, #96]	; (8000684 <phV_Break+0x70>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800062a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800062e:	4a15      	ldr	r2, [pc, #84]	; (8000684 <phV_Break+0x70>)
 8000630:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000632:	4b14      	ldr	r3, [pc, #80]	; (8000684 <phV_Break+0x70>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800063a:	4a12      	ldr	r2, [pc, #72]	; (8000684 <phV_Break+0x70>)
 800063c:	6013      	str	r3, [r2, #0]
	tmpccmrx |= TIM_OCMODE_FORCED_INACTIVE<<8;
 800063e:	4b11      	ldr	r3, [pc, #68]	; (8000684 <phV_Break+0x70>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000646:	4a0f      	ldr	r2, [pc, #60]	; (8000684 <phV_Break+0x70>)
 8000648:	6013      	str	r3, [r2, #0]
	htim1.Instance->CCMR1 = tmpccmrx;
 800064a:	4b0d      	ldr	r3, [pc, #52]	; (8000680 <phV_Break+0x6c>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a0d      	ldr	r2, [pc, #52]	; (8000684 <phV_Break+0x70>)
 8000650:	6812      	ldr	r2, [r2, #0]
 8000652:	619a      	str	r2, [r3, #24]
	htim1.Instance->CCER &= ~TIM_CCER_CC2E;  //disable
 8000654:	4b0a      	ldr	r3, [pc, #40]	; (8000680 <phV_Break+0x6c>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	6a1a      	ldr	r2, [r3, #32]
 800065a:	4b09      	ldr	r3, [pc, #36]	; (8000680 <phV_Break+0x6c>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	f022 0210 	bic.w	r2, r2, #16
 8000662:	621a      	str	r2, [r3, #32]
	htim1.Instance->CCER &= ~TIM_CCER_CC2NE;  //disable
 8000664:	4b06      	ldr	r3, [pc, #24]	; (8000680 <phV_Break+0x6c>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	6a1a      	ldr	r2, [r3, #32]
 800066a:	4b05      	ldr	r3, [pc, #20]	; (8000680 <phV_Break+0x6c>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000672:	621a      	str	r2, [r3, #32]
}
 8000674:	bf00      	nop
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	20000a38 	.word	0x20000a38
 8000684:	2000056c 	.word	0x2000056c

08000688 <phV_Enable>:

void phV_Enable(){
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
	tmpccmrx = htim1.Instance->CCMR1;
 800068c:	4b19      	ldr	r3, [pc, #100]	; (80006f4 <phV_Enable+0x6c>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	699b      	ldr	r3, [r3, #24]
 8000692:	4a19      	ldr	r2, [pc, #100]	; (80006f8 <phV_Enable+0x70>)
 8000694:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_OC2M;
 8000696:	4b18      	ldr	r3, [pc, #96]	; (80006f8 <phV_Enable+0x70>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800069e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80006a2:	4a15      	ldr	r2, [pc, #84]	; (80006f8 <phV_Enable+0x70>)
 80006a4:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_CC2S;
 80006a6:	4b14      	ldr	r3, [pc, #80]	; (80006f8 <phV_Enable+0x70>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80006ae:	4a12      	ldr	r2, [pc, #72]	; (80006f8 <phV_Enable+0x70>)
 80006b0:	6013      	str	r3, [r2, #0]
	tmpccmrx |= TIM_OCMODE_PWM1<<8;
 80006b2:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <phV_Enable+0x70>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 80006ba:	4a0f      	ldr	r2, [pc, #60]	; (80006f8 <phV_Enable+0x70>)
 80006bc:	6013      	str	r3, [r2, #0]
htim1.Instance->CCMR1 = tmpccmrx;
 80006be:	4b0d      	ldr	r3, [pc, #52]	; (80006f4 <phV_Enable+0x6c>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	4a0d      	ldr	r2, [pc, #52]	; (80006f8 <phV_Enable+0x70>)
 80006c4:	6812      	ldr	r2, [r2, #0]
 80006c6:	619a      	str	r2, [r3, #24]
htim1.Instance->CCER |= TIM_CCER_CC2E;   //enable
 80006c8:	4b0a      	ldr	r3, [pc, #40]	; (80006f4 <phV_Enable+0x6c>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	6a1a      	ldr	r2, [r3, #32]
 80006ce:	4b09      	ldr	r3, [pc, #36]	; (80006f4 <phV_Enable+0x6c>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	f042 0210 	orr.w	r2, r2, #16
 80006d6:	621a      	str	r2, [r3, #32]
htim1.Instance->CCER |= TIM_CCER_CC2NE;   //enable
 80006d8:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <phV_Enable+0x6c>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	6a1a      	ldr	r2, [r3, #32]
 80006de:	4b05      	ldr	r3, [pc, #20]	; (80006f4 <phV_Enable+0x6c>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80006e6:	621a      	str	r2, [r3, #32]
}
 80006e8:	bf00      	nop
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	20000a38 	.word	0x20000a38
 80006f8:	2000056c 	.word	0x2000056c

080006fc <phW_Break>:

void phW_Break(){
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
	   tmpccmrx = htim1.Instance->CCMR2;
 8000700:	4b19      	ldr	r3, [pc, #100]	; (8000768 <phW_Break+0x6c>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	69db      	ldr	r3, [r3, #28]
 8000706:	4a19      	ldr	r2, [pc, #100]	; (800076c <phW_Break+0x70>)
 8000708:	6013      	str	r3, [r2, #0]
	   tmpccmrx &= ~TIM_CCMR2_OC3M;
 800070a:	4b18      	ldr	r3, [pc, #96]	; (800076c <phW_Break+0x70>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000716:	4a15      	ldr	r2, [pc, #84]	; (800076c <phW_Break+0x70>)
 8000718:	6013      	str	r3, [r2, #0]
	   tmpccmrx &= ~TIM_CCMR2_CC3S;
 800071a:	4b14      	ldr	r3, [pc, #80]	; (800076c <phW_Break+0x70>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	f023 0303 	bic.w	r3, r3, #3
 8000722:	4a12      	ldr	r2, [pc, #72]	; (800076c <phW_Break+0x70>)
 8000724:	6013      	str	r3, [r2, #0]
	   tmpccmrx |= TIM_OCMODE_FORCED_INACTIVE;
 8000726:	4b11      	ldr	r3, [pc, #68]	; (800076c <phW_Break+0x70>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800072e:	4a0f      	ldr	r2, [pc, #60]	; (800076c <phW_Break+0x70>)
 8000730:	6013      	str	r3, [r2, #0]
	   htim1.Instance->CCMR2 = tmpccmrx;
 8000732:	4b0d      	ldr	r3, [pc, #52]	; (8000768 <phW_Break+0x6c>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	4a0d      	ldr	r2, [pc, #52]	; (800076c <phW_Break+0x70>)
 8000738:	6812      	ldr	r2, [r2, #0]
 800073a:	61da      	str	r2, [r3, #28]
	   htim1.Instance->CCER &= ~TIM_CCER_CC3E;  //disable
 800073c:	4b0a      	ldr	r3, [pc, #40]	; (8000768 <phW_Break+0x6c>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	6a1a      	ldr	r2, [r3, #32]
 8000742:	4b09      	ldr	r3, [pc, #36]	; (8000768 <phW_Break+0x6c>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800074a:	621a      	str	r2, [r3, #32]
	   htim1.Instance->CCER &= ~TIM_CCER_CC3NE;  //disable
 800074c:	4b06      	ldr	r3, [pc, #24]	; (8000768 <phW_Break+0x6c>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	6a1a      	ldr	r2, [r3, #32]
 8000752:	4b05      	ldr	r3, [pc, #20]	; (8000768 <phW_Break+0x6c>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800075a:	621a      	str	r2, [r3, #32]
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	20000a38 	.word	0x20000a38
 800076c:	2000056c 	.word	0x2000056c

08000770 <phW_Enable>:

void phW_Enable(){
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  	tmpccmrx = htim1.Instance->CCMR2;
 8000774:	4b19      	ldr	r3, [pc, #100]	; (80007dc <phW_Enable+0x6c>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	69db      	ldr	r3, [r3, #28]
 800077a:	4a19      	ldr	r2, [pc, #100]	; (80007e0 <phW_Enable+0x70>)
 800077c:	6013      	str	r3, [r2, #0]
    tmpccmrx &= ~TIM_CCMR2_OC3M;
 800077e:	4b18      	ldr	r3, [pc, #96]	; (80007e0 <phW_Enable+0x70>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800078a:	4a15      	ldr	r2, [pc, #84]	; (80007e0 <phW_Enable+0x70>)
 800078c:	6013      	str	r3, [r2, #0]
    tmpccmrx &= ~TIM_CCMR2_CC3S;
 800078e:	4b14      	ldr	r3, [pc, #80]	; (80007e0 <phW_Enable+0x70>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	f023 0303 	bic.w	r3, r3, #3
 8000796:	4a12      	ldr	r2, [pc, #72]	; (80007e0 <phW_Enable+0x70>)
 8000798:	6013      	str	r3, [r2, #0]
    tmpccmrx |= TIM_OCMODE_PWM1;
 800079a:	4b11      	ldr	r3, [pc, #68]	; (80007e0 <phW_Enable+0x70>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80007a2:	4a0f      	ldr	r2, [pc, #60]	; (80007e0 <phW_Enable+0x70>)
 80007a4:	6013      	str	r3, [r2, #0]
    htim1.Instance->CCMR2 = tmpccmrx;
 80007a6:	4b0d      	ldr	r3, [pc, #52]	; (80007dc <phW_Enable+0x6c>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4a0d      	ldr	r2, [pc, #52]	; (80007e0 <phW_Enable+0x70>)
 80007ac:	6812      	ldr	r2, [r2, #0]
 80007ae:	61da      	str	r2, [r3, #28]
    htim1.Instance->CCER |= TIM_CCER_CC3E;   //enable
 80007b0:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <phW_Enable+0x6c>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	6a1a      	ldr	r2, [r3, #32]
 80007b6:	4b09      	ldr	r3, [pc, #36]	; (80007dc <phW_Enable+0x6c>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80007be:	621a      	str	r2, [r3, #32]
    htim1.Instance->CCER |= TIM_CCER_CC3NE;   //enable
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <phW_Enable+0x6c>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	6a1a      	ldr	r2, [r3, #32]
 80007c6:	4b05      	ldr	r3, [pc, #20]	; (80007dc <phW_Enable+0x6c>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80007ce:	621a      	str	r2, [r3, #32]
}
 80007d0:	bf00      	nop
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	20000a38 	.word	0x20000a38
 80007e0:	2000056c 	.word	0x2000056c

080007e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007e8:	f001 fcc6 	bl	8002178 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ec:	f000 f8b0 	bl	8000950 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007f0:	f000 fe68 	bl	80014c4 <MX_GPIO_Init>
  MX_DMA_Init();
 80007f4:	f000 fe0c 	bl	8001410 <MX_DMA_Init>
  MX_ADC1_Init();
 80007f8:	f000 f914 	bl	8000a24 <MX_ADC1_Init>
  MX_ADC2_Init();
 80007fc:	f000 f9a2 	bl	8000b44 <MX_ADC2_Init>
  MX_ADC3_Init();
 8000800:	f000 fa1e 	bl	8000c40 <MX_ADC3_Init>
  MX_COMP1_Init();
 8000804:	f000 fa8e 	bl	8000d24 <MX_COMP1_Init>
  MX_COMP2_Init();
 8000808:	f000 fabc 	bl	8000d84 <MX_COMP2_Init>
  MX_COMP4_Init();
 800080c:	f000 faea 	bl	8000de4 <MX_COMP4_Init>
  MX_COMP7_Init();
 8000810:	f000 fb18 	bl	8000e44 <MX_COMP7_Init>
  MX_I2C1_Init();
 8000814:	f000 fb46 	bl	8000ea4 <MX_I2C1_Init>
  MX_OPAMP1_Init();
 8000818:	f000 fb82 	bl	8000f20 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 800081c:	f000 fba6 	bl	8000f6c <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 8000820:	f000 fbca 	bl	8000fb8 <MX_OPAMP3_Init>
  MX_TIM1_Init();
 8000824:	f000 fbee 	bl	8001004 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000828:	f000 fca6 	bl	8001178 <MX_TIM3_Init>
  MX_TIM4_Init();
 800082c:	f000 fd2a 	bl	8001284 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 8000830:	f000 fdbe 	bl	80013b0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000834:	2100      	movs	r1, #0
 8000836:	4837      	ldr	r0, [pc, #220]	; (8000914 <main+0x130>)
 8000838:	f002 fb26 	bl	8002e88 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800083c:	2100      	movs	r1, #0
 800083e:	4836      	ldr	r0, [pc, #216]	; (8000918 <main+0x134>)
 8000840:	f002 fb22 	bl	8002e88 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 8000844:	2100      	movs	r1, #0
 8000846:	4835      	ldr	r0, [pc, #212]	; (800091c <main+0x138>)
 8000848:	f002 fb1e 	bl	8002e88 <HAL_ADCEx_Calibration_Start>
  HAL_Delay(50);
 800084c:	2032      	movs	r0, #50	; 0x32
 800084e:	f001 fcc9 	bl	80021e4 <HAL_Delay>
  HAL_OPAMP_Init(&hopamp1);

  //HAL_OPAMP_SelfCalibrate(&hopamp2);
  //HAL_OPAMP_SelfCalibrate(&hopamp3);
*/
  HAL_Delay(50);
 8000852:	2032      	movs	r0, #50	; 0x32
 8000854:	f001 fcc6 	bl	80021e4 <HAL_Delay>
HAL_OPAMP_Start(&hopamp1);
 8000858:	4831      	ldr	r0, [pc, #196]	; (8000920 <main+0x13c>)
 800085a:	f004 f80d 	bl	8004878 <HAL_OPAMP_Start>
HAL_OPAMP_Start(&hopamp2);
 800085e:	4831      	ldr	r0, [pc, #196]	; (8000924 <main+0x140>)
 8000860:	f004 f80a 	bl	8004878 <HAL_OPAMP_Start>
HAL_OPAMP_Start(&hopamp3);
 8000864:	4830      	ldr	r0, [pc, #192]	; (8000928 <main+0x144>)
 8000866:	f004 f807 	bl	8004878 <HAL_OPAMP_Start>

BLDCInit();
 800086a:	f7ff fcb1 	bl	80001d0 <BLDCInit>

HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800086e:	2100      	movs	r1, #0
 8000870:	482e      	ldr	r0, [pc, #184]	; (800092c <main+0x148>)
 8000872:	f006 f915 	bl	8006aa0 <HAL_TIM_PWM_Start>
HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000876:	2100      	movs	r1, #0
 8000878:	482c      	ldr	r0, [pc, #176]	; (800092c <main+0x148>)
 800087a:	f007 faa7 	bl	8007dcc <HAL_TIMEx_PWMN_Start>
HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800087e:	2104      	movs	r1, #4
 8000880:	482a      	ldr	r0, [pc, #168]	; (800092c <main+0x148>)
 8000882:	f006 f90d 	bl	8006aa0 <HAL_TIM_PWM_Start>
HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000886:	2104      	movs	r1, #4
 8000888:	4828      	ldr	r0, [pc, #160]	; (800092c <main+0x148>)
 800088a:	f007 fa9f 	bl	8007dcc <HAL_TIMEx_PWMN_Start>
HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800088e:	2108      	movs	r1, #8
 8000890:	4826      	ldr	r0, [pc, #152]	; (800092c <main+0x148>)
 8000892:	f006 f905 	bl	8006aa0 <HAL_TIM_PWM_Start>
HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8000896:	2108      	movs	r1, #8
 8000898:	4824      	ldr	r0, [pc, #144]	; (800092c <main+0x148>)
 800089a:	f007 fa97 	bl	8007dcc <HAL_TIMEx_PWMN_Start>

HAL_Delay(1000);
 800089e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008a2:	f001 fc9f 	bl	80021e4 <HAL_Delay>
HAL_COMP_Start(&hcomp1);
 80008a6:	4822      	ldr	r0, [pc, #136]	; (8000930 <main+0x14c>)
 80008a8:	f003 f902 	bl	8003ab0 <HAL_COMP_Start>
HAL_COMP_Start(&hcomp2);
 80008ac:	4821      	ldr	r0, [pc, #132]	; (8000934 <main+0x150>)
 80008ae:	f003 f8ff 	bl	8003ab0 <HAL_COMP_Start>
HAL_COMP_Start(&hcomp4);
 80008b2:	4821      	ldr	r0, [pc, #132]	; (8000938 <main+0x154>)
 80008b4:	f003 f8fc 	bl	8003ab0 <HAL_COMP_Start>
HAL_COMP_Start(&hcomp7);
 80008b8:	4820      	ldr	r0, [pc, #128]	; (800093c <main+0x158>)
 80008ba:	f003 f8f9 	bl	8003ab0 <HAL_COMP_Start>
HAL_Delay(1000);
 80008be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008c2:	f001 fc8f 	bl	80021e4 <HAL_Delay>
__HAL_TIM_MOE_ENABLE(&htim1); // initialising the comparators triggers the break state
 80008c6:	4b19      	ldr	r3, [pc, #100]	; (800092c <main+0x148>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80008cc:	4b17      	ldr	r3, [pc, #92]	; (800092c <main+0x148>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80008d4:	645a      	str	r2, [r3, #68]	; 0x44

BLDCVars.BLDCduty=70;
 80008d6:	4b1a      	ldr	r3, [pc, #104]	; (8000940 <main+0x15c>)
 80008d8:	2246      	movs	r2, #70	; 0x46
 80008da:	605a      	str	r2, [r3, #4]

HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&measurement_buffers.RawADC[0][0], 3);
 80008dc:	2203      	movs	r2, #3
 80008de:	4919      	ldr	r1, [pc, #100]	; (8000944 <main+0x160>)
 80008e0:	480c      	ldr	r0, [pc, #48]	; (8000914 <main+0x130>)
 80008e2:	f001 fea9 	bl	8002638 <HAL_ADC_Start_DMA>
HAL_ADC_Start_DMA(&hadc2, (uint32_t*)&measurement_buffers.RawADC[1][0], 3);
 80008e6:	2203      	movs	r2, #3
 80008e8:	4917      	ldr	r1, [pc, #92]	; (8000948 <main+0x164>)
 80008ea:	480b      	ldr	r0, [pc, #44]	; (8000918 <main+0x134>)
 80008ec:	f001 fea4 	bl	8002638 <HAL_ADC_Start_DMA>
HAL_ADC_Start_DMA(&hadc3, (uint32_t*)&measurement_buffers.RawADC[2][0], 1);
 80008f0:	2201      	movs	r2, #1
 80008f2:	4916      	ldr	r1, [pc, #88]	; (800094c <main+0x168>)
 80008f4:	4809      	ldr	r0, [pc, #36]	; (800091c <main+0x138>)
 80008f6:	f001 fe9f 	bl	8002638 <HAL_ADC_Start_DMA>
	//BLDCCommuteHall(); //This has been moved to the DMA1 channel one IRQ, which triggers after every ADC measurement, on every PWM pulse.

	//Add a little area in which I can mess about without the RTOS


if(	BLDCVars.BLDCduty<100){
 80008fa:	4b11      	ldr	r3, [pc, #68]	; (8000940 <main+0x15c>)
 80008fc:	685b      	ldr	r3, [r3, #4]
 80008fe:	2b63      	cmp	r3, #99	; 0x63
 8000900:	dcfb      	bgt.n	80008fa <main+0x116>
	BLDCVars.BLDCduty= 	BLDCVars.BLDCduty+10;
 8000902:	4b0f      	ldr	r3, [pc, #60]	; (8000940 <main+0x15c>)
 8000904:	685b      	ldr	r3, [r3, #4]
 8000906:	330a      	adds	r3, #10
 8000908:	4a0d      	ldr	r2, [pc, #52]	; (8000940 <main+0x15c>)
 800090a:	6053      	str	r3, [r2, #4]
	HAL_Delay(100);
 800090c:	2064      	movs	r0, #100	; 0x64
 800090e:	f001 fc69 	bl	80021e4 <HAL_Delay>
if(	BLDCVars.BLDCduty<100){
 8000912:	e7f2      	b.n	80008fa <main+0x116>
 8000914:	2000091c 	.word	0x2000091c
 8000918:	200006ac 	.word	0x200006ac
 800091c:	2000096c 	.word	0x2000096c
 8000920:	200008b8 	.word	0x200008b8
 8000924:	20000574 	.word	0x20000574
 8000928:	20000814 	.word	0x20000814
 800092c:	20000a38 	.word	0x20000a38
 8000930:	20000848 	.word	0x20000848
 8000934:	20000ac0 	.word	0x20000ac0
 8000938:	200008ec 	.word	0x200008ec
 800093c:	200009bc 	.word	0x200009bc
 8000940:	2000051c 	.word	0x2000051c
 8000944:	200004c8 	.word	0x200004c8
 8000948:	200004d4 	.word	0x200004d4
 800094c:	200004e0 	.word	0x200004e0

08000950 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b09e      	sub	sp, #120	; 0x78
 8000954:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000956:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800095a:	2228      	movs	r2, #40	; 0x28
 800095c:	2100      	movs	r1, #0
 800095e:	4618      	mov	r0, r3
 8000960:	f00a fa70 	bl	800ae44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000964:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]
 8000972:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000974:	463b      	mov	r3, r7
 8000976:	223c      	movs	r2, #60	; 0x3c
 8000978:	2100      	movs	r1, #0
 800097a:	4618      	mov	r0, r3
 800097c:	f00a fa62 	bl	800ae44 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000980:	2303      	movs	r3, #3
 8000982:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000984:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000988:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800098a:	2300      	movs	r3, #0
 800098c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800098e:	2301      	movs	r3, #1
 8000990:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000992:	2310      	movs	r3, #16
 8000994:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000996:	2302      	movs	r3, #2
 8000998:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800099a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800099e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80009a0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80009a4:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009a6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80009aa:	4618      	mov	r0, r3
 80009ac:	f004 fcd6 	bl	800535c <HAL_RCC_OscConfig>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80009b6:	f000 fdc7 	bl	8001548 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ba:	230f      	movs	r3, #15
 80009bc:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009be:	2302      	movs	r3, #2
 80009c0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009c2:	2300      	movs	r3, #0
 80009c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009cc:	2300      	movs	r3, #0
 80009ce:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009d0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80009d4:	2102      	movs	r1, #2
 80009d6:	4618      	mov	r0, r3
 80009d8:	f005 fbc8 	bl	800616c <HAL_RCC_ClockConfig>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80009e2:	f000 fdb1 	bl	8001548 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART3
 80009e6:	4b0e      	ldr	r3, [pc, #56]	; (8000a20 <SystemClock_Config+0xd0>)
 80009e8:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80009ea:	2300      	movs	r3, #0
 80009ec:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80009ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009f2:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 80009f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009f8:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80009fa:	2300      	movs	r3, #0
 80009fc:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80009fe:	2300      	movs	r3, #0
 8000a00:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000a02:	2300      	movs	r3, #0
 8000a04:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a06:	463b      	mov	r3, r7
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f005 fe17 	bl	800663c <HAL_RCCEx_PeriphCLKConfig>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000a14:	f000 fd98 	bl	8001548 <Error_Handler>
  }
}
 8000a18:	bf00      	nop
 8000a1a:	3778      	adds	r7, #120	; 0x78
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	000211a4 	.word	0x000211a4

08000a24 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b08a      	sub	sp, #40	; 0x28
 8000a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a2a:	f107 031c 	add.w	r3, r7, #28
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]
 8000a34:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a36:	1d3b      	adds	r3, r7, #4
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
 8000a42:	611a      	str	r2, [r3, #16]
 8000a44:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a46:	4b3e      	ldr	r3, [pc, #248]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000a48:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000a4c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a4e:	4b3c      	ldr	r3, [pc, #240]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a54:	4b3a      	ldr	r3, [pc, #232]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a5a:	4b39      	ldr	r3, [pc, #228]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a60:	4b37      	ldr	r3, [pc, #220]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a66:	4b36      	ldr	r3, [pc, #216]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8000a6e:	4b34      	ldr	r3, [pc, #208]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000a70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a74:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000a76:	4b32      	ldr	r3, [pc, #200]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000a78:	f44f 7210 	mov.w	r2, #576	; 0x240
 8000a7c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a7e:	4b30      	ldr	r3, [pc, #192]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000a84:	4b2e      	ldr	r3, [pc, #184]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000a86:	2203      	movs	r2, #3
 8000a88:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000a8a:	4b2d      	ldr	r3, [pc, #180]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a92:	4b2b      	ldr	r3, [pc, #172]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000a94:	2204      	movs	r2, #4
 8000a96:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a98:	4b29      	ldr	r3, [pc, #164]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000a9e:	4b28      	ldr	r3, [pc, #160]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000aa4:	4826      	ldr	r0, [pc, #152]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000aa6:	f001 fbe7 	bl	8002278 <HAL_ADC_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000ab0:	f000 fd4a 	bl	8001548 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ab8:	f107 031c 	add.w	r3, r7, #28
 8000abc:	4619      	mov	r1, r3
 8000abe:	4820      	ldr	r0, [pc, #128]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000ac0:	f002 fd60 	bl	8003584 <HAL_ADCEx_MultiModeConfigChannel>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000aca:	f000 fd3d 	bl	8001548 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000ace:	2303      	movs	r3, #3
 8000ad0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000ada:	2305      	movs	r3, #5
 8000adc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ae6:	1d3b      	adds	r3, r7, #4
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4815      	ldr	r0, [pc, #84]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000aec:	f002 fa5e 	bl	8002fac <HAL_ADC_ConfigChannel>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 8000af6:	f000 fd27 	bl	8001548 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000afa:	2301      	movs	r3, #1
 8000afc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000afe:	2302      	movs	r3, #2
 8000b00:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b02:	1d3b      	adds	r3, r7, #4
 8000b04:	4619      	mov	r1, r3
 8000b06:	480e      	ldr	r0, [pc, #56]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000b08:	f002 fa50 	bl	8002fac <HAL_ADC_ConfigChannel>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 8000b12:	f000 fd19 	bl	8001548 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000b16:	2304      	movs	r3, #4
 8000b18:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000b1a:	2303      	movs	r3, #3
 8000b1c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES_5;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b22:	1d3b      	adds	r3, r7, #4
 8000b24:	4619      	mov	r1, r3
 8000b26:	4806      	ldr	r0, [pc, #24]	; (8000b40 <MX_ADC1_Init+0x11c>)
 8000b28:	f002 fa40 	bl	8002fac <HAL_ADC_ConfigChannel>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8000b32:	f000 fd09 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b36:	bf00      	nop
 8000b38:	3728      	adds	r7, #40	; 0x28
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	2000091c 	.word	0x2000091c

08000b44 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b086      	sub	sp, #24
 8000b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b4a:	463b      	mov	r3, r7
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	601a      	str	r2, [r3, #0]
 8000b50:	605a      	str	r2, [r3, #4]
 8000b52:	609a      	str	r2, [r3, #8]
 8000b54:	60da      	str	r2, [r3, #12]
 8000b56:	611a      	str	r2, [r3, #16]
 8000b58:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8000b5a:	4b37      	ldr	r3, [pc, #220]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000b5c:	4a37      	ldr	r2, [pc, #220]	; (8000c3c <MX_ADC2_Init+0xf8>)
 8000b5e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b60:	4b35      	ldr	r3, [pc, #212]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000b66:	4b34      	ldr	r3, [pc, #208]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b6c:	4b32      	ldr	r3, [pc, #200]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000b6e:	2201      	movs	r2, #1
 8000b70:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000b72:	4b31      	ldr	r3, [pc, #196]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000b78:	4b2f      	ldr	r3, [pc, #188]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8000b80:	4b2d      	ldr	r3, [pc, #180]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000b82:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b86:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000b88:	4b2b      	ldr	r3, [pc, #172]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000b8a:	f44f 7210 	mov.w	r2, #576	; 0x240
 8000b8e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b90:	4b29      	ldr	r3, [pc, #164]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 3;
 8000b96:	4b28      	ldr	r3, [pc, #160]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000b98:	2203      	movs	r2, #3
 8000b9a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000b9c:	4b26      	ldr	r3, [pc, #152]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000ba4:	4b24      	ldr	r3, [pc, #144]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000ba6:	2208      	movs	r2, #8
 8000ba8:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000baa:	4b23      	ldr	r3, [pc, #140]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000bb0:	4b21      	ldr	r3, [pc, #132]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000bb6:	4820      	ldr	r0, [pc, #128]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000bb8:	f001 fb5e 	bl	8002278 <HAL_ADC_Init>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <MX_ADC2_Init+0x82>
  {
    Error_Handler();
 8000bc2:	f000 fcc1 	bl	8001548 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000bc6:	2303      	movs	r3, #3
 8000bc8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000bd2:	2305      	movs	r3, #5
 8000bd4:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000bde:	463b      	mov	r3, r7
 8000be0:	4619      	mov	r1, r3
 8000be2:	4815      	ldr	r0, [pc, #84]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000be4:	f002 f9e2 	bl	8002fac <HAL_ADC_ConfigChannel>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_ADC2_Init+0xae>
  {
    Error_Handler();
 8000bee:	f000 fcab 	bl	8001548 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES_5;
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000bfe:	463b      	mov	r3, r7
 8000c00:	4619      	mov	r1, r3
 8000c02:	480d      	ldr	r0, [pc, #52]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000c04:	f002 f9d2 	bl	8002fac <HAL_ADC_ConfigChannel>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_ADC2_Init+0xce>
  {
    Error_Handler();
 8000c0e:	f000 fc9b 	bl	8001548 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000c12:	2302      	movs	r3, #2
 8000c14:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c16:	2303      	movs	r3, #3
 8000c18:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c1a:	463b      	mov	r3, r7
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	4806      	ldr	r0, [pc, #24]	; (8000c38 <MX_ADC2_Init+0xf4>)
 8000c20:	f002 f9c4 	bl	8002fac <HAL_ADC_ConfigChannel>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <MX_ADC2_Init+0xea>
  {
    Error_Handler();
 8000c2a:	f000 fc8d 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c2e:	bf00      	nop
 8000c30:	3718      	adds	r7, #24
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	200006ac 	.word	0x200006ac
 8000c3c:	50000100 	.word	0x50000100

08000c40 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08a      	sub	sp, #40	; 0x28
 8000c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c46:	f107 031c 	add.w	r3, r7, #28
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	605a      	str	r2, [r3, #4]
 8000c50:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	60da      	str	r2, [r3, #12]
 8000c5e:	611a      	str	r2, [r3, #16]
 8000c60:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 8000c62:	4b2e      	ldr	r3, [pc, #184]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000c64:	4a2e      	ldr	r2, [pc, #184]	; (8000d20 <MX_ADC3_Init+0xe0>)
 8000c66:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c68:	4b2c      	ldr	r3, [pc, #176]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000c6e:	4b2b      	ldr	r3, [pc, #172]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c74:	4b29      	ldr	r3, [pc, #164]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000c7a:	4b28      	ldr	r3, [pc, #160]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000c80:	4b26      	ldr	r3, [pc, #152]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8000c88:	4b24      	ldr	r3, [pc, #144]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000c8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000c90:	4b22      	ldr	r3, [pc, #136]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000c92:	f44f 7210 	mov.w	r2, #576	; 0x240
 8000c96:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c98:	4b20      	ldr	r3, [pc, #128]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000c9e:	4b1f      	ldr	r3, [pc, #124]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8000ca4:	4b1d      	ldr	r3, [pc, #116]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000cac:	4b1b      	ldr	r3, [pc, #108]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000cae:	2208      	movs	r2, #8
 8000cb0:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000cb2:	4b1a      	ldr	r3, [pc, #104]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000cb8:	4b18      	ldr	r3, [pc, #96]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000cbe:	4817      	ldr	r0, [pc, #92]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000cc0:	f001 fada 	bl	8002278 <HAL_ADC_Init>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 8000cca:	f000 fc3d 	bl	8001548 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000cd2:	f107 031c 	add.w	r3, r7, #28
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4810      	ldr	r0, [pc, #64]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000cda:	f002 fc53 	bl	8003584 <HAL_ADCEx_MultiModeConfigChannel>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_ADC3_Init+0xa8>
  {
    Error_Handler();
 8000ce4:	f000 fc30 	bl	8001548 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ce8:	2301      	movs	r3, #1
 8000cea:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cec:	2301      	movs	r3, #1
 8000cee:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000cf4:	2305      	movs	r3, #5
 8000cf6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000d00:	1d3b      	adds	r3, r7, #4
 8000d02:	4619      	mov	r1, r3
 8000d04:	4805      	ldr	r0, [pc, #20]	; (8000d1c <MX_ADC3_Init+0xdc>)
 8000d06:	f002 f951 	bl	8002fac <HAL_ADC_ConfigChannel>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <MX_ADC3_Init+0xd4>
  {
    Error_Handler();
 8000d10:	f000 fc1a 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000d14:	bf00      	nop
 8000d16:	3728      	adds	r7, #40	; 0x28
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	2000096c 	.word	0x2000096c
 8000d20:	50000400 	.word	0x50000400

08000d24 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000d28:	4b14      	ldr	r3, [pc, #80]	; (8000d7c <MX_COMP1_Init+0x58>)
 8000d2a:	4a15      	ldr	r2, [pc, #84]	; (8000d80 <MX_COMP1_Init+0x5c>)
 8000d2c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INVERTINGINPUT_1_4VREFINT;
 8000d2e:	4b13      	ldr	r3, [pc, #76]	; (8000d7c <MX_COMP1_Init+0x58>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	605a      	str	r2, [r3, #4]
  hcomp1.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 8000d34:	4b11      	ldr	r3, [pc, #68]	; (8000d7c <MX_COMP1_Init+0x58>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
  hcomp1.Init.Output = COMP_OUTPUT_TIM1BKIN2;
 8000d3a:	4b10      	ldr	r3, [pc, #64]	; (8000d7c <MX_COMP1_Init+0x58>)
 8000d3c:	f640 027f 	movw	r2, #2175	; 0x87f
 8000d40:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000d42:	4b0e      	ldr	r3, [pc, #56]	; (8000d7c <MX_COMP1_Init+0x58>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000d48:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <MX_COMP1_Init+0x58>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRCE_NONE;
 8000d4e:	4b0b      	ldr	r3, [pc, #44]	; (8000d7c <MX_COMP1_Init+0x58>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Mode = COMP_MODE_HIGHSPEED;
 8000d54:	4b09      	ldr	r3, [pc, #36]	; (8000d7c <MX_COMP1_Init+0x58>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	61da      	str	r2, [r3, #28]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000d5a:	4b08      	ldr	r3, [pc, #32]	; (8000d7c <MX_COMP1_Init+0x58>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	621a      	str	r2, [r3, #32]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000d60:	4b06      	ldr	r3, [pc, #24]	; (8000d7c <MX_COMP1_Init+0x58>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000d66:	4805      	ldr	r0, [pc, #20]	; (8000d7c <MX_COMP1_Init+0x58>)
 8000d68:	f002 fe22 	bl	80039b0 <HAL_COMP_Init>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <MX_COMP1_Init+0x52>
  {
    Error_Handler();
 8000d72:	f000 fbe9 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	20000848 	.word	0x20000848
 8000d80:	4001001c 	.word	0x4001001c

08000d84 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000d88:	4b14      	ldr	r3, [pc, #80]	; (8000ddc <MX_COMP2_Init+0x58>)
 8000d8a:	4a15      	ldr	r2, [pc, #84]	; (8000de0 <MX_COMP2_Init+0x5c>)
 8000d8c:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INVERTINGINPUT_1_4VREFINT;
 8000d8e:	4b13      	ldr	r3, [pc, #76]	; (8000ddc <MX_COMP2_Init+0x58>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	605a      	str	r2, [r3, #4]
  hcomp2.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 8000d94:	4b11      	ldr	r3, [pc, #68]	; (8000ddc <MX_COMP2_Init+0x58>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	609a      	str	r2, [r3, #8]
  hcomp2.Init.Output = COMP_OUTPUT_TIM1BKIN2;
 8000d9a:	4b10      	ldr	r3, [pc, #64]	; (8000ddc <MX_COMP2_Init+0x58>)
 8000d9c:	f640 027f 	movw	r2, #2175	; 0x87f
 8000da0:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000da2:	4b0e      	ldr	r3, [pc, #56]	; (8000ddc <MX_COMP2_Init+0x58>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000da8:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <MX_COMP2_Init+0x58>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRCE_NONE;
 8000dae:	4b0b      	ldr	r3, [pc, #44]	; (8000ddc <MX_COMP2_Init+0x58>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Mode = COMP_MODE_HIGHSPEED;
 8000db4:	4b09      	ldr	r3, [pc, #36]	; (8000ddc <MX_COMP2_Init+0x58>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	61da      	str	r2, [r3, #28]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000dba:	4b08      	ldr	r3, [pc, #32]	; (8000ddc <MX_COMP2_Init+0x58>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	621a      	str	r2, [r3, #32]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000dc0:	4b06      	ldr	r3, [pc, #24]	; (8000ddc <MX_COMP2_Init+0x58>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000dc6:	4805      	ldr	r0, [pc, #20]	; (8000ddc <MX_COMP2_Init+0x58>)
 8000dc8:	f002 fdf2 	bl	80039b0 <HAL_COMP_Init>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_COMP2_Init+0x52>
  {
    Error_Handler();
 8000dd2:	f000 fbb9 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20000ac0 	.word	0x20000ac0
 8000de0:	40010020 	.word	0x40010020

08000de4 <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8000de8:	4b14      	ldr	r3, [pc, #80]	; (8000e3c <MX_COMP4_Init+0x58>)
 8000dea:	4a15      	ldr	r2, [pc, #84]	; (8000e40 <MX_COMP4_Init+0x5c>)
 8000dec:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InvertingInput = COMP_INVERTINGINPUT_1_4VREFINT;
 8000dee:	4b13      	ldr	r3, [pc, #76]	; (8000e3c <MX_COMP4_Init+0x58>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	605a      	str	r2, [r3, #4]
  hcomp4.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 8000df4:	4b11      	ldr	r3, [pc, #68]	; (8000e3c <MX_COMP4_Init+0x58>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	609a      	str	r2, [r3, #8]
  hcomp4.Init.Output = COMP_OUTPUT_TIM1BKIN2;
 8000dfa:	4b10      	ldr	r3, [pc, #64]	; (8000e3c <MX_COMP4_Init+0x58>)
 8000dfc:	f640 027f 	movw	r2, #2175	; 0x87f
 8000e00:	60da      	str	r2, [r3, #12]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000e02:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <MX_COMP4_Init+0x58>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000e08:	4b0c      	ldr	r3, [pc, #48]	; (8000e3c <MX_COMP4_Init+0x58>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	615a      	str	r2, [r3, #20]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRCE_NONE;
 8000e0e:	4b0b      	ldr	r3, [pc, #44]	; (8000e3c <MX_COMP4_Init+0x58>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	619a      	str	r2, [r3, #24]
  hcomp4.Init.Mode = COMP_MODE_HIGHSPEED;
 8000e14:	4b09      	ldr	r3, [pc, #36]	; (8000e3c <MX_COMP4_Init+0x58>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	61da      	str	r2, [r3, #28]
  hcomp4.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000e1a:	4b08      	ldr	r3, [pc, #32]	; (8000e3c <MX_COMP4_Init+0x58>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	621a      	str	r2, [r3, #32]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000e20:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <MX_COMP4_Init+0x58>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 8000e26:	4805      	ldr	r0, [pc, #20]	; (8000e3c <MX_COMP4_Init+0x58>)
 8000e28:	f002 fdc2 	bl	80039b0 <HAL_COMP_Init>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_COMP4_Init+0x52>
  {
    Error_Handler();
 8000e32:	f000 fb89 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	200008ec 	.word	0x200008ec
 8000e40:	40010028 	.word	0x40010028

08000e44 <MX_COMP7_Init>:
  * @brief COMP7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP7_Init(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE END COMP7_Init 0 */

  /* USER CODE BEGIN COMP7_Init 1 */

  /* USER CODE END COMP7_Init 1 */
  hcomp7.Instance = COMP7;
 8000e48:	4b14      	ldr	r3, [pc, #80]	; (8000e9c <MX_COMP7_Init+0x58>)
 8000e4a:	4a15      	ldr	r2, [pc, #84]	; (8000ea0 <MX_COMP7_Init+0x5c>)
 8000e4c:	601a      	str	r2, [r3, #0]
  hcomp7.Init.InvertingInput = COMP_INVERTINGINPUT_3_4VREFINT;
 8000e4e:	4b13      	ldr	r3, [pc, #76]	; (8000e9c <MX_COMP7_Init+0x58>)
 8000e50:	2220      	movs	r2, #32
 8000e52:	605a      	str	r2, [r3, #4]
  hcomp7.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 8000e54:	4b11      	ldr	r3, [pc, #68]	; (8000e9c <MX_COMP7_Init+0x58>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  hcomp7.Init.Output = COMP_OUTPUT_TIM1BKIN2;
 8000e5a:	4b10      	ldr	r3, [pc, #64]	; (8000e9c <MX_COMP7_Init+0x58>)
 8000e5c:	f640 027f 	movw	r2, #2175	; 0x87f
 8000e60:	60da      	str	r2, [r3, #12]
  hcomp7.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000e62:	4b0e      	ldr	r3, [pc, #56]	; (8000e9c <MX_COMP7_Init+0x58>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	611a      	str	r2, [r3, #16]
  hcomp7.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000e68:	4b0c      	ldr	r3, [pc, #48]	; (8000e9c <MX_COMP7_Init+0x58>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	615a      	str	r2, [r3, #20]
  hcomp7.Init.BlankingSrce = COMP_BLANKINGSRCE_NONE;
 8000e6e:	4b0b      	ldr	r3, [pc, #44]	; (8000e9c <MX_COMP7_Init+0x58>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	619a      	str	r2, [r3, #24]
  hcomp7.Init.Mode = COMP_MODE_HIGHSPEED;
 8000e74:	4b09      	ldr	r3, [pc, #36]	; (8000e9c <MX_COMP7_Init+0x58>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	61da      	str	r2, [r3, #28]
  hcomp7.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000e7a:	4b08      	ldr	r3, [pc, #32]	; (8000e9c <MX_COMP7_Init+0x58>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	621a      	str	r2, [r3, #32]
  hcomp7.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000e80:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <MX_COMP7_Init+0x58>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp7) != HAL_OK)
 8000e86:	4805      	ldr	r0, [pc, #20]	; (8000e9c <MX_COMP7_Init+0x58>)
 8000e88:	f002 fd92 	bl	80039b0 <HAL_COMP_Init>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_COMP7_Init+0x52>
  {
    Error_Handler();
 8000e92:	f000 fb59 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN COMP7_Init 2 */

  /* USER CODE END COMP7_Init 2 */

}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	200009bc 	.word	0x200009bc
 8000ea0:	40010034 	.word	0x40010034

08000ea4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ea8:	4b1b      	ldr	r3, [pc, #108]	; (8000f18 <MX_I2C1_Init+0x74>)
 8000eaa:	4a1c      	ldr	r2, [pc, #112]	; (8000f1c <MX_I2C1_Init+0x78>)
 8000eac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8000eae:	4b1a      	ldr	r3, [pc, #104]	; (8000f18 <MX_I2C1_Init+0x74>)
 8000eb0:	f240 220b 	movw	r2, #523	; 0x20b
 8000eb4:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000eb6:	4b18      	ldr	r3, [pc, #96]	; (8000f18 <MX_I2C1_Init+0x74>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ebc:	4b16      	ldr	r3, [pc, #88]	; (8000f18 <MX_I2C1_Init+0x74>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ec2:	4b15      	ldr	r3, [pc, #84]	; (8000f18 <MX_I2C1_Init+0x74>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000ec8:	4b13      	ldr	r3, [pc, #76]	; (8000f18 <MX_I2C1_Init+0x74>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ece:	4b12      	ldr	r3, [pc, #72]	; (8000f18 <MX_I2C1_Init+0x74>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ed4:	4b10      	ldr	r3, [pc, #64]	; (8000f18 <MX_I2C1_Init+0x74>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000eda:	4b0f      	ldr	r3, [pc, #60]	; (8000f18 <MX_I2C1_Init+0x74>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ee0:	480d      	ldr	r0, [pc, #52]	; (8000f18 <MX_I2C1_Init+0x74>)
 8000ee2:	f003 fafd 	bl	80044e0 <HAL_I2C_Init>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000eec:	f000 fb2c 	bl	8001548 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	4809      	ldr	r0, [pc, #36]	; (8000f18 <MX_I2C1_Init+0x74>)
 8000ef4:	f003 fb83 	bl	80045fe <HAL_I2CEx_ConfigAnalogFilter>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000efe:	f000 fb23 	bl	8001548 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f02:	2100      	movs	r1, #0
 8000f04:	4804      	ldr	r0, [pc, #16]	; (8000f18 <MX_I2C1_Init+0x74>)
 8000f06:	f003 fbc5 	bl	8004694 <HAL_I2CEx_ConfigDigitalFilter>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000f10:	f000 fb1a 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	20000740 	.word	0x20000740
 8000f1c:	40005400 	.word	0x40005400

08000f20 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8000f24:	4b0f      	ldr	r3, [pc, #60]	; (8000f64 <MX_OPAMP1_Init+0x44>)
 8000f26:	4a10      	ldr	r2, [pc, #64]	; (8000f68 <MX_OPAMP1_Init+0x48>)
 8000f28:	601a      	str	r2, [r3, #0]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8000f2a:	4b0e      	ldr	r3, [pc, #56]	; (8000f64 <MX_OPAMP1_Init+0x44>)
 8000f2c:	2240      	movs	r2, #64	; 0x40
 8000f2e:	605a      	str	r2, [r3, #4]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000f30:	4b0c      	ldr	r3, [pc, #48]	; (8000f64 <MX_OPAMP1_Init+0x44>)
 8000f32:	220c      	movs	r2, #12
 8000f34:	60da      	str	r2, [r3, #12]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000f36:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <MX_OPAMP1_Init+0x44>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	611a      	str	r2, [r3, #16]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 8000f3c:	4b09      	ldr	r3, [pc, #36]	; (8000f64 <MX_OPAMP1_Init+0x44>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	61da      	str	r2, [r3, #28]
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16;
 8000f42:	4b08      	ldr	r3, [pc, #32]	; (8000f64 <MX_OPAMP1_Init+0x44>)
 8000f44:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8000f48:	621a      	str	r2, [r3, #32]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000f4a:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <MX_OPAMP1_Init+0x44>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8000f50:	4804      	ldr	r0, [pc, #16]	; (8000f64 <MX_OPAMP1_Init+0x44>)
 8000f52:	f003 fbeb 	bl	800472c <HAL_OPAMP_Init>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <MX_OPAMP1_Init+0x40>
  {
    Error_Handler();
 8000f5c:	f000 faf4 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8000f60:	bf00      	nop
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	200008b8 	.word	0x200008b8
 8000f68:	40010038 	.word	0x40010038

08000f6c <MX_OPAMP2_Init>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8000f70:	4b0f      	ldr	r3, [pc, #60]	; (8000fb0 <MX_OPAMP2_Init+0x44>)
 8000f72:	4a10      	ldr	r2, [pc, #64]	; (8000fb4 <MX_OPAMP2_Init+0x48>)
 8000f74:	601a      	str	r2, [r3, #0]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8000f76:	4b0e      	ldr	r3, [pc, #56]	; (8000fb0 <MX_OPAMP2_Init+0x44>)
 8000f78:	2240      	movs	r2, #64	; 0x40
 8000f7a:	605a      	str	r2, [r3, #4]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	; (8000fb0 <MX_OPAMP2_Init+0x44>)
 8000f7e:	220c      	movs	r2, #12
 8000f80:	60da      	str	r2, [r3, #12]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000f82:	4b0b      	ldr	r3, [pc, #44]	; (8000fb0 <MX_OPAMP2_Init+0x44>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	611a      	str	r2, [r3, #16]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 8000f88:	4b09      	ldr	r3, [pc, #36]	; (8000fb0 <MX_OPAMP2_Init+0x44>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	61da      	str	r2, [r3, #28]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16;
 8000f8e:	4b08      	ldr	r3, [pc, #32]	; (8000fb0 <MX_OPAMP2_Init+0x44>)
 8000f90:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8000f94:	621a      	str	r2, [r3, #32]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000f96:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <MX_OPAMP2_Init+0x44>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8000f9c:	4804      	ldr	r0, [pc, #16]	; (8000fb0 <MX_OPAMP2_Init+0x44>)
 8000f9e:	f003 fbc5 	bl	800472c <HAL_OPAMP_Init>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_OPAMP2_Init+0x40>
  {
    Error_Handler();
 8000fa8:	f000 face 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000574 	.word	0x20000574
 8000fb4:	4001003c 	.word	0x4001003c

08000fb8 <MX_OPAMP3_Init>:
  * @brief OPAMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP3_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <MX_OPAMP3_Init+0x44>)
 8000fbe:	4a10      	ldr	r2, [pc, #64]	; (8001000 <MX_OPAMP3_Init+0x48>)
 8000fc0:	601a      	str	r2, [r3, #0]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <MX_OPAMP3_Init+0x44>)
 8000fc4:	2240      	movs	r2, #64	; 0x40
 8000fc6:	605a      	str	r2, [r3, #4]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	; (8000ffc <MX_OPAMP3_Init+0x44>)
 8000fca:	220c      	movs	r2, #12
 8000fcc:	60da      	str	r2, [r3, #12]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000fce:	4b0b      	ldr	r3, [pc, #44]	; (8000ffc <MX_OPAMP3_Init+0x44>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	611a      	str	r2, [r3, #16]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 8000fd4:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <MX_OPAMP3_Init+0x44>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	61da      	str	r2, [r3, #28]
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16;
 8000fda:	4b08      	ldr	r3, [pc, #32]	; (8000ffc <MX_OPAMP3_Init+0x44>)
 8000fdc:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8000fe0:	621a      	str	r2, [r3, #32]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000fe2:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <MX_OPAMP3_Init+0x44>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8000fe8:	4804      	ldr	r0, [pc, #16]	; (8000ffc <MX_OPAMP3_Init+0x44>)
 8000fea:	f003 fb9f 	bl	800472c <HAL_OPAMP_Init>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_OPAMP3_Init+0x40>
  {
    Error_Handler();
 8000ff4:	f000 faa8 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	20000814 	.word	0x20000814
 8001000:	40010040 	.word	0x40010040

08001004 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b096      	sub	sp, #88	; 0x58
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800100a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001016:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	605a      	str	r2, [r3, #4]
 8001020:	609a      	str	r2, [r3, #8]
 8001022:	60da      	str	r2, [r3, #12]
 8001024:	611a      	str	r2, [r3, #16]
 8001026:	615a      	str	r2, [r3, #20]
 8001028:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800102a:	1d3b      	adds	r3, r7, #4
 800102c:	222c      	movs	r2, #44	; 0x2c
 800102e:	2100      	movs	r1, #0
 8001030:	4618      	mov	r0, r3
 8001032:	f009 ff07 	bl	800ae44 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001036:	4b4e      	ldr	r3, [pc, #312]	; (8001170 <MX_TIM1_Init+0x16c>)
 8001038:	4a4e      	ldr	r2, [pc, #312]	; (8001174 <MX_TIM1_Init+0x170>)
 800103a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800103c:	4b4c      	ldr	r3, [pc, #304]	; (8001170 <MX_TIM1_Init+0x16c>)
 800103e:	2200      	movs	r2, #0
 8001040:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001042:	4b4b      	ldr	r3, [pc, #300]	; (8001170 <MX_TIM1_Init+0x16c>)
 8001044:	2220      	movs	r2, #32
 8001046:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1023;
 8001048:	4b49      	ldr	r3, [pc, #292]	; (8001170 <MX_TIM1_Init+0x16c>)
 800104a:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800104e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001050:	4b47      	ldr	r3, [pc, #284]	; (8001170 <MX_TIM1_Init+0x16c>)
 8001052:	2200      	movs	r2, #0
 8001054:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001056:	4b46      	ldr	r3, [pc, #280]	; (8001170 <MX_TIM1_Init+0x16c>)
 8001058:	2200      	movs	r2, #0
 800105a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800105c:	4b44      	ldr	r3, [pc, #272]	; (8001170 <MX_TIM1_Init+0x16c>)
 800105e:	2200      	movs	r2, #0
 8001060:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001062:	4843      	ldr	r0, [pc, #268]	; (8001170 <MX_TIM1_Init+0x16c>)
 8001064:	f005 fcf0 	bl	8006a48 <HAL_TIM_PWM_Init>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800106e:	f000 fa6b 	bl	8001548 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001072:	2370      	movs	r3, #112	; 0x70
 8001074:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001076:	2300      	movs	r3, #0
 8001078:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800107a:	2300      	movs	r3, #0
 800107c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800107e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001082:	4619      	mov	r1, r3
 8001084:	483a      	ldr	r0, [pc, #232]	; (8001170 <MX_TIM1_Init+0x16c>)
 8001086:	f006 fed1 	bl	8007e2c <HAL_TIMEx_MasterConfigSynchronization>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001090:	f000 fa5a 	bl	8001548 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001094:	2360      	movs	r3, #96	; 0x60
 8001096:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 512;
 8001098:	f44f 7300 	mov.w	r3, #512	; 0x200
 800109c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800109e:	2300      	movs	r3, #0
 80010a0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010a2:	2300      	movs	r3, #0
 80010a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010aa:	2300      	movs	r3, #0
 80010ac:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010ae:	2300      	movs	r3, #0
 80010b0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010b6:	2200      	movs	r2, #0
 80010b8:	4619      	mov	r1, r3
 80010ba:	482d      	ldr	r0, [pc, #180]	; (8001170 <MX_TIM1_Init+0x16c>)
 80010bc:	f005 ff38 	bl	8006f30 <HAL_TIM_PWM_ConfigChannel>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80010c6:	f000 fa3f 	bl	8001548 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010ca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010ce:	2204      	movs	r2, #4
 80010d0:	4619      	mov	r1, r3
 80010d2:	4827      	ldr	r0, [pc, #156]	; (8001170 <MX_TIM1_Init+0x16c>)
 80010d4:	f005 ff2c 	bl	8006f30 <HAL_TIM_PWM_ConfigChannel>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 80010de:	f000 fa33 	bl	8001548 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010e6:	2208      	movs	r2, #8
 80010e8:	4619      	mov	r1, r3
 80010ea:	4821      	ldr	r0, [pc, #132]	; (8001170 <MX_TIM1_Init+0x16c>)
 80010ec:	f005 ff20 	bl	8006f30 <HAL_TIM_PWM_ConfigChannel>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80010f6:	f000 fa27 	bl	8001548 <Error_Handler>
  }
  sConfigOC.Pulse = 5;
 80010fa:	2305      	movs	r3, #5
 80010fc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80010fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001102:	220c      	movs	r2, #12
 8001104:	4619      	mov	r1, r3
 8001106:	481a      	ldr	r0, [pc, #104]	; (8001170 <MX_TIM1_Init+0x16c>)
 8001108:	f005 ff12 	bl	8006f30 <HAL_TIM_PWM_ConfigChannel>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 8001112:	f000 fa19 	bl	8001548 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001116:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800111a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 800111c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001120:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001122:	2300      	movs	r3, #0
 8001124:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 30;
 8001126:	231e      	movs	r3, #30
 8001128:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800112a:	2300      	movs	r3, #0
 800112c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800112e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001132:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 8001138:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800113c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800113e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001142:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 6;
 8001144:	2306      	movs	r3, #6
 8001146:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001148:	2300      	movs	r3, #0
 800114a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800114c:	1d3b      	adds	r3, r7, #4
 800114e:	4619      	mov	r1, r3
 8001150:	4807      	ldr	r0, [pc, #28]	; (8001170 <MX_TIM1_Init+0x16c>)
 8001152:	f006 feeb 	bl	8007f2c <HAL_TIMEx_ConfigBreakDeadTime>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 800115c:	f000 f9f4 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001160:	4803      	ldr	r0, [pc, #12]	; (8001170 <MX_TIM1_Init+0x16c>)
 8001162:	f000 fda9 	bl	8001cb8 <HAL_TIM_MspPostInit>

}
 8001166:	bf00      	nop
 8001168:	3758      	adds	r7, #88	; 0x58
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000a38 	.word	0x20000a38
 8001174:	40012c00 	.word	0x40012c00

08001178 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b08c      	sub	sp, #48	; 0x30
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800117e:	f107 031c 	add.w	r3, r7, #28
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	605a      	str	r2, [r3, #4]
 8001188:	609a      	str	r2, [r3, #8]
 800118a:	60da      	str	r2, [r3, #12]
 800118c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800118e:	f107 0310 	add.w	r3, r7, #16
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800119a:	463b      	mov	r3, r7
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011a6:	4b35      	ldr	r3, [pc, #212]	; (800127c <MX_TIM3_Init+0x104>)
 80011a8:	4a35      	ldr	r2, [pc, #212]	; (8001280 <MX_TIM3_Init+0x108>)
 80011aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80011ac:	4b33      	ldr	r3, [pc, #204]	; (800127c <MX_TIM3_Init+0x104>)
 80011ae:	2247      	movs	r2, #71	; 0x47
 80011b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011b2:	4b32      	ldr	r3, [pc, #200]	; (800127c <MX_TIM3_Init+0x104>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80011b8:	4b30      	ldr	r3, [pc, #192]	; (800127c <MX_TIM3_Init+0x104>)
 80011ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011c0:	4b2e      	ldr	r3, [pc, #184]	; (800127c <MX_TIM3_Init+0x104>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011c6:	4b2d      	ldr	r3, [pc, #180]	; (800127c <MX_TIM3_Init+0x104>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80011cc:	482b      	ldr	r0, [pc, #172]	; (800127c <MX_TIM3_Init+0x104>)
 80011ce:	f005 fbe5 	bl	800699c <HAL_TIM_Base_Init>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80011d8:	f000 f9b6 	bl	8001548 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80011dc:	4827      	ldr	r0, [pc, #156]	; (800127c <MX_TIM3_Init+0x104>)
 80011de:	f005 fcb7 	bl	8006b50 <HAL_TIM_IC_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 80011e8:	f000 f9ae 	bl	8001548 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80011ec:	2304      	movs	r3, #4
 80011ee:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80011f0:	2350      	movs	r3, #80	; 0x50
 80011f2:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80011f4:	2300      	movs	r3, #0
 80011f6:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80011fc:	f107 031c 	add.w	r3, r7, #28
 8001200:	4619      	mov	r1, r3
 8001202:	481e      	ldr	r0, [pc, #120]	; (800127c <MX_TIM3_Init+0x104>)
 8001204:	f005 ffc8 	bl	8007198 <HAL_TIM_SlaveConfigSynchro>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800120e:	f000 f99b 	bl	8001548 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001212:	2300      	movs	r3, #0
 8001214:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001216:	2300      	movs	r3, #0
 8001218:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800121a:	f107 0310 	add.w	r3, r7, #16
 800121e:	4619      	mov	r1, r3
 8001220:	4816      	ldr	r0, [pc, #88]	; (800127c <MX_TIM3_Init+0x104>)
 8001222:	f006 fe03 	bl	8007e2c <HAL_TIMEx_MasterConfigSynchronization>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 800122c:	f000 f98c 	bl	8001548 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001230:	2300      	movs	r3, #0
 8001232:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001234:	2301      	movs	r3, #1
 8001236:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001238:	2300      	movs	r3, #0
 800123a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800123c:	2300      	movs	r3, #0
 800123e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001240:	463b      	mov	r3, r7
 8001242:	2200      	movs	r2, #0
 8001244:	4619      	mov	r1, r3
 8001246:	480d      	ldr	r0, [pc, #52]	; (800127c <MX_TIM3_Init+0x104>)
 8001248:	f005 fdd6 	bl	8006df8 <HAL_TIM_IC_ConfigChannel>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001252:	f000 f979 	bl	8001548 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001256:	2302      	movs	r3, #2
 8001258:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800125a:	2302      	movs	r3, #2
 800125c:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800125e:	463b      	mov	r3, r7
 8001260:	2204      	movs	r2, #4
 8001262:	4619      	mov	r1, r3
 8001264:	4805      	ldr	r0, [pc, #20]	; (800127c <MX_TIM3_Init+0x104>)
 8001266:	f005 fdc7 	bl	8006df8 <HAL_TIM_IC_ConfigChannel>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_TIM3_Init+0xfc>
  {
    Error_Handler();
 8001270:	f000 f96a 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001274:	bf00      	nop
 8001276:	3730      	adds	r7, #48	; 0x30
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	20000878 	.word	0x20000878
 8001280:	40000400 	.word	0x40000400

08001284 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08c      	sub	sp, #48	; 0x30
 8001288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800128a:	f107 031c 	add.w	r3, r7, #28
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
 8001292:	605a      	str	r2, [r3, #4]
 8001294:	609a      	str	r2, [r3, #8]
 8001296:	60da      	str	r2, [r3, #12]
 8001298:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800129a:	f107 0310 	add.w	r3, r7, #16
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
 80012a4:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80012a6:	463b      	mov	r3, r7
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80012b2:	4b3d      	ldr	r3, [pc, #244]	; (80013a8 <MX_TIM4_Init+0x124>)
 80012b4:	4a3d      	ldr	r2, [pc, #244]	; (80013ac <MX_TIM4_Init+0x128>)
 80012b6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 109;
 80012b8:	4b3b      	ldr	r3, [pc, #236]	; (80013a8 <MX_TIM4_Init+0x124>)
 80012ba:	226d      	movs	r2, #109	; 0x6d
 80012bc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012be:	4b3a      	ldr	r3, [pc, #232]	; (80013a8 <MX_TIM4_Init+0x124>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80012c4:	4b38      	ldr	r3, [pc, #224]	; (80013a8 <MX_TIM4_Init+0x124>)
 80012c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012ca:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012cc:	4b36      	ldr	r3, [pc, #216]	; (80013a8 <MX_TIM4_Init+0x124>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012d2:	4b35      	ldr	r3, [pc, #212]	; (80013a8 <MX_TIM4_Init+0x124>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80012d8:	4833      	ldr	r0, [pc, #204]	; (80013a8 <MX_TIM4_Init+0x124>)
 80012da:	f005 fb5f 	bl	800699c <HAL_TIM_Base_Init>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 80012e4:	f000 f930 	bl	8001548 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80012e8:	482f      	ldr	r0, [pc, #188]	; (80013a8 <MX_TIM4_Init+0x124>)
 80012ea:	f005 fc31 	bl	8006b50 <HAL_TIM_IC_Init>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 80012f4:	f000 f928 	bl	8001548 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80012f8:	2304      	movs	r3, #4
 80012fa:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 80012fc:	2340      	movs	r3, #64	; 0x40
 80012fe:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001300:	2300      	movs	r3, #0
 8001302:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8001308:	f107 031c 	add.w	r3, r7, #28
 800130c:	4619      	mov	r1, r3
 800130e:	4826      	ldr	r0, [pc, #152]	; (80013a8 <MX_TIM4_Init+0x124>)
 8001310:	f005 ff42 	bl	8007198 <HAL_TIM_SlaveConfigSynchro>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800131a:	f000 f915 	bl	8001548 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800131e:	2300      	movs	r3, #0
 8001320:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001322:	2300      	movs	r3, #0
 8001324:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001326:	f107 0310 	add.w	r3, r7, #16
 800132a:	4619      	mov	r1, r3
 800132c:	481e      	ldr	r0, [pc, #120]	; (80013a8 <MX_TIM4_Init+0x124>)
 800132e:	f006 fd7d 	bl	8007e2c <HAL_TIMEx_MasterConfigSynchronization>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_TIM4_Init+0xb8>
  {
    Error_Handler();
 8001338:	f000 f906 	bl	8001548 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800133c:	2300      	movs	r3, #0
 800133e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001340:	2301      	movs	r3, #1
 8001342:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001344:	2300      	movs	r3, #0
 8001346:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800134c:	463b      	mov	r3, r7
 800134e:	2200      	movs	r2, #0
 8001350:	4619      	mov	r1, r3
 8001352:	4815      	ldr	r0, [pc, #84]	; (80013a8 <MX_TIM4_Init+0x124>)
 8001354:	f005 fd50 	bl	8006df8 <HAL_TIM_IC_ConfigChannel>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 800135e:	f000 f8f3 	bl	8001548 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001362:	463b      	mov	r3, r7
 8001364:	2204      	movs	r2, #4
 8001366:	4619      	mov	r1, r3
 8001368:	480f      	ldr	r0, [pc, #60]	; (80013a8 <MX_TIM4_Init+0x124>)
 800136a:	f005 fd45 	bl	8006df8 <HAL_TIM_IC_ConfigChannel>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <MX_TIM4_Init+0xf4>
  {
    Error_Handler();
 8001374:	f000 f8e8 	bl	8001548 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001378:	463b      	mov	r3, r7
 800137a:	2208      	movs	r2, #8
 800137c:	4619      	mov	r1, r3
 800137e:	480a      	ldr	r0, [pc, #40]	; (80013a8 <MX_TIM4_Init+0x124>)
 8001380:	f005 fd3a 	bl	8006df8 <HAL_TIM_IC_ConfigChannel>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_TIM4_Init+0x10a>
  {
    Error_Handler();
 800138a:	f000 f8dd 	bl	8001548 <Error_Handler>
  }
  if (HAL_TIM_ConfigTI1Input(&htim4, TIM_TI1SELECTION_XORCOMBINATION) != HAL_OK)
 800138e:	2180      	movs	r1, #128	; 0x80
 8001390:	4805      	ldr	r0, [pc, #20]	; (80013a8 <MX_TIM4_Init+0x124>)
 8001392:	f005 fee5 	bl	8007160 <HAL_TIM_ConfigTI1Input>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM4_Init+0x11c>
  {
    Error_Handler();
 800139c:	f000 f8d4 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80013a0:	bf00      	nop
 80013a2:	3730      	adds	r7, #48	; 0x30
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	200005a8 	.word	0x200005a8
 80013ac:	40000800 	.word	0x40000800

080013b0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013b4:	4b14      	ldr	r3, [pc, #80]	; (8001408 <MX_USART3_UART_Init+0x58>)
 80013b6:	4a15      	ldr	r2, [pc, #84]	; (800140c <MX_USART3_UART_Init+0x5c>)
 80013b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013ba:	4b13      	ldr	r3, [pc, #76]	; (8001408 <MX_USART3_UART_Init+0x58>)
 80013bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013c2:	4b11      	ldr	r3, [pc, #68]	; (8001408 <MX_USART3_UART_Init+0x58>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013c8:	4b0f      	ldr	r3, [pc, #60]	; (8001408 <MX_USART3_UART_Init+0x58>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013ce:	4b0e      	ldr	r3, [pc, #56]	; (8001408 <MX_USART3_UART_Init+0x58>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013d4:	4b0c      	ldr	r3, [pc, #48]	; (8001408 <MX_USART3_UART_Init+0x58>)
 80013d6:	220c      	movs	r2, #12
 80013d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013da:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <MX_USART3_UART_Init+0x58>)
 80013dc:	2200      	movs	r2, #0
 80013de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013e0:	4b09      	ldr	r3, [pc, #36]	; (8001408 <MX_USART3_UART_Init+0x58>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013e6:	4b08      	ldr	r3, [pc, #32]	; (8001408 <MX_USART3_UART_Init+0x58>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013ec:	4b06      	ldr	r3, [pc, #24]	; (8001408 <MX_USART3_UART_Init+0x58>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013f2:	4805      	ldr	r0, [pc, #20]	; (8001408 <MX_USART3_UART_Init+0x58>)
 80013f4:	f006 fe5b 	bl	80080ae <HAL_UART_Init>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80013fe:	f000 f8a3 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	2000062c 	.word	0x2000062c
 800140c:	40004800 	.word	0x40004800

08001410 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001416:	4b2a      	ldr	r3, [pc, #168]	; (80014c0 <MX_DMA_Init+0xb0>)
 8001418:	695b      	ldr	r3, [r3, #20]
 800141a:	4a29      	ldr	r2, [pc, #164]	; (80014c0 <MX_DMA_Init+0xb0>)
 800141c:	f043 0301 	orr.w	r3, r3, #1
 8001420:	6153      	str	r3, [r2, #20]
 8001422:	4b27      	ldr	r3, [pc, #156]	; (80014c0 <MX_DMA_Init+0xb0>)
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	f003 0301 	and.w	r3, r3, #1
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800142e:	4b24      	ldr	r3, [pc, #144]	; (80014c0 <MX_DMA_Init+0xb0>)
 8001430:	695b      	ldr	r3, [r3, #20]
 8001432:	4a23      	ldr	r2, [pc, #140]	; (80014c0 <MX_DMA_Init+0xb0>)
 8001434:	f043 0302 	orr.w	r3, r3, #2
 8001438:	6153      	str	r3, [r2, #20]
 800143a:	4b21      	ldr	r3, [pc, #132]	; (80014c0 <MX_DMA_Init+0xb0>)
 800143c:	695b      	ldr	r3, [r3, #20]
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	603b      	str	r3, [r7, #0]
 8001444:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001446:	2200      	movs	r2, #0
 8001448:	2100      	movs	r1, #0
 800144a:	200b      	movs	r0, #11
 800144c:	f002 fcd8 	bl	8003e00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001450:	200b      	movs	r0, #11
 8001452:	f002 fcf1 	bl	8003e38 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001456:	2200      	movs	r2, #0
 8001458:	2100      	movs	r1, #0
 800145a:	200c      	movs	r0, #12
 800145c:	f002 fcd0 	bl	8003e00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001460:	200c      	movs	r0, #12
 8001462:	f002 fce9 	bl	8003e38 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001466:	2200      	movs	r2, #0
 8001468:	2100      	movs	r1, #0
 800146a:	200d      	movs	r0, #13
 800146c:	f002 fcc8 	bl	8003e00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001470:	200d      	movs	r0, #13
 8001472:	f002 fce1 	bl	8003e38 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001476:	2200      	movs	r2, #0
 8001478:	2100      	movs	r1, #0
 800147a:	2010      	movs	r0, #16
 800147c:	f002 fcc0 	bl	8003e00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001480:	2010      	movs	r0, #16
 8001482:	f002 fcd9 	bl	8003e38 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001486:	2200      	movs	r2, #0
 8001488:	2100      	movs	r1, #0
 800148a:	2011      	movs	r0, #17
 800148c:	f002 fcb8 	bl	8003e00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001490:	2011      	movs	r0, #17
 8001492:	f002 fcd1 	bl	8003e38 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8001496:	2200      	movs	r2, #0
 8001498:	2100      	movs	r1, #0
 800149a:	2038      	movs	r0, #56	; 0x38
 800149c:	f002 fcb0 	bl	8003e00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80014a0:	2038      	movs	r0, #56	; 0x38
 80014a2:	f002 fcc9 	bl	8003e38 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 80014a6:	2200      	movs	r2, #0
 80014a8:	2100      	movs	r1, #0
 80014aa:	203c      	movs	r0, #60	; 0x3c
 80014ac:	f002 fca8 	bl	8003e00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 80014b0:	203c      	movs	r0, #60	; 0x3c
 80014b2:	f002 fcc1 	bl	8003e38 <HAL_NVIC_EnableIRQ>

}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40021000 	.word	0x40021000

080014c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b085      	sub	sp, #20
 80014c8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014ca:	4b15      	ldr	r3, [pc, #84]	; (8001520 <MX_GPIO_Init+0x5c>)
 80014cc:	695b      	ldr	r3, [r3, #20]
 80014ce:	4a14      	ldr	r2, [pc, #80]	; (8001520 <MX_GPIO_Init+0x5c>)
 80014d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014d4:	6153      	str	r3, [r2, #20]
 80014d6:	4b12      	ldr	r3, [pc, #72]	; (8001520 <MX_GPIO_Init+0x5c>)
 80014d8:	695b      	ldr	r3, [r3, #20]
 80014da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e2:	4b0f      	ldr	r3, [pc, #60]	; (8001520 <MX_GPIO_Init+0x5c>)
 80014e4:	695b      	ldr	r3, [r3, #20]
 80014e6:	4a0e      	ldr	r2, [pc, #56]	; (8001520 <MX_GPIO_Init+0x5c>)
 80014e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014ec:	6153      	str	r3, [r2, #20]
 80014ee:	4b0c      	ldr	r3, [pc, #48]	; (8001520 <MX_GPIO_Init+0x5c>)
 80014f0:	695b      	ldr	r3, [r3, #20]
 80014f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f6:	60bb      	str	r3, [r7, #8]
 80014f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fa:	4b09      	ldr	r3, [pc, #36]	; (8001520 <MX_GPIO_Init+0x5c>)
 80014fc:	695b      	ldr	r3, [r3, #20]
 80014fe:	4a08      	ldr	r2, [pc, #32]	; (8001520 <MX_GPIO_Init+0x5c>)
 8001500:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001504:	6153      	str	r3, [r2, #20]
 8001506:	4b06      	ldr	r3, [pc, #24]	; (8001520 <MX_GPIO_Init+0x5c>)
 8001508:	695b      	ldr	r3, [r3, #20]
 800150a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800150e:	607b      	str	r3, [r7, #4]
 8001510:	687b      	ldr	r3, [r7, #4]

}
 8001512:	bf00      	nop
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	40021000 	.word	0x40021000

08001524 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a04      	ldr	r2, [pc, #16]	; (8001544 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d101      	bne.n	800153a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001536:	f000 fe35 	bl	80021a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40001400 	.word	0x40001400

08001548 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
	...

08001558 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155e:	4b11      	ldr	r3, [pc, #68]	; (80015a4 <HAL_MspInit+0x4c>)
 8001560:	699b      	ldr	r3, [r3, #24]
 8001562:	4a10      	ldr	r2, [pc, #64]	; (80015a4 <HAL_MspInit+0x4c>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6193      	str	r3, [r2, #24]
 800156a:	4b0e      	ldr	r3, [pc, #56]	; (80015a4 <HAL_MspInit+0x4c>)
 800156c:	699b      	ldr	r3, [r3, #24]
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001576:	4b0b      	ldr	r3, [pc, #44]	; (80015a4 <HAL_MspInit+0x4c>)
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	4a0a      	ldr	r2, [pc, #40]	; (80015a4 <HAL_MspInit+0x4c>)
 800157c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001580:	61d3      	str	r3, [r2, #28]
 8001582:	4b08      	ldr	r3, [pc, #32]	; (80015a4 <HAL_MspInit+0x4c>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158a:	603b      	str	r3, [r7, #0]
 800158c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800158e:	2200      	movs	r2, #0
 8001590:	210f      	movs	r1, #15
 8001592:	f06f 0001 	mvn.w	r0, #1
 8001596:	f002 fc33 	bl	8003e00 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40021000 	.word	0x40021000

080015a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b08c      	sub	sp, #48	; 0x30
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b0:	f107 031c 	add.w	r3, r7, #28
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]
 80015be:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015c8:	d15f      	bne.n	800168a <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80015ca:	4b81      	ldr	r3, [pc, #516]	; (80017d0 <HAL_ADC_MspInit+0x228>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	3301      	adds	r3, #1
 80015d0:	4a7f      	ldr	r2, [pc, #508]	; (80017d0 <HAL_ADC_MspInit+0x228>)
 80015d2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80015d4:	4b7e      	ldr	r3, [pc, #504]	; (80017d0 <HAL_ADC_MspInit+0x228>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d10b      	bne.n	80015f4 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80015dc:	4b7d      	ldr	r3, [pc, #500]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 80015de:	695b      	ldr	r3, [r3, #20]
 80015e0:	4a7c      	ldr	r2, [pc, #496]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 80015e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015e6:	6153      	str	r3, [r2, #20]
 80015e8:	4b7a      	ldr	r3, [pc, #488]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 80015ea:	695b      	ldr	r3, [r3, #20]
 80015ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f0:	61bb      	str	r3, [r7, #24]
 80015f2:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f4:	4b77      	ldr	r3, [pc, #476]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 80015f6:	695b      	ldr	r3, [r3, #20]
 80015f8:	4a76      	ldr	r2, [pc, #472]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 80015fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015fe:	6153      	str	r3, [r2, #20]
 8001600:	4b74      	ldr	r3, [pc, #464]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 8001602:	695b      	ldr	r3, [r3, #20]
 8001604:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001608:	617b      	str	r3, [r7, #20]
 800160a:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 800160c:	2309      	movs	r3, #9
 800160e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001610:	2303      	movs	r3, #3
 8001612:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001618:	f107 031c 	add.w	r3, r7, #28
 800161c:	4619      	mov	r1, r3
 800161e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001622:	f002 fdcb 	bl	80041bc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001626:	4b6c      	ldr	r3, [pc, #432]	; (80017d8 <HAL_ADC_MspInit+0x230>)
 8001628:	4a6c      	ldr	r2, [pc, #432]	; (80017dc <HAL_ADC_MspInit+0x234>)
 800162a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800162c:	4b6a      	ldr	r3, [pc, #424]	; (80017d8 <HAL_ADC_MspInit+0x230>)
 800162e:	2200      	movs	r2, #0
 8001630:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001632:	4b69      	ldr	r3, [pc, #420]	; (80017d8 <HAL_ADC_MspInit+0x230>)
 8001634:	2200      	movs	r2, #0
 8001636:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001638:	4b67      	ldr	r3, [pc, #412]	; (80017d8 <HAL_ADC_MspInit+0x230>)
 800163a:	2280      	movs	r2, #128	; 0x80
 800163c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800163e:	4b66      	ldr	r3, [pc, #408]	; (80017d8 <HAL_ADC_MspInit+0x230>)
 8001640:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001644:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001646:	4b64      	ldr	r3, [pc, #400]	; (80017d8 <HAL_ADC_MspInit+0x230>)
 8001648:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800164c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800164e:	4b62      	ldr	r3, [pc, #392]	; (80017d8 <HAL_ADC_MspInit+0x230>)
 8001650:	2220      	movs	r2, #32
 8001652:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001654:	4b60      	ldr	r3, [pc, #384]	; (80017d8 <HAL_ADC_MspInit+0x230>)
 8001656:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800165a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800165c:	485e      	ldr	r0, [pc, #376]	; (80017d8 <HAL_ADC_MspInit+0x230>)
 800165e:	f002 fbf9 	bl	8003e54 <HAL_DMA_Init>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001668:	f7ff ff6e 	bl	8001548 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	4a5a      	ldr	r2, [pc, #360]	; (80017d8 <HAL_ADC_MspInit+0x230>)
 8001670:	639a      	str	r2, [r3, #56]	; 0x38
 8001672:	4a59      	ldr	r2, [pc, #356]	; (80017d8 <HAL_ADC_MspInit+0x230>)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001678:	2200      	movs	r2, #0
 800167a:	2100      	movs	r1, #0
 800167c:	2012      	movs	r0, #18
 800167e:	f002 fbbf 	bl	8003e00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001682:	2012      	movs	r0, #18
 8001684:	f002 fbd8 	bl	8003e38 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001688:	e09e      	b.n	80017c8 <HAL_ADC_MspInit+0x220>
  else if(hadc->Instance==ADC2)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a54      	ldr	r2, [pc, #336]	; (80017e0 <HAL_ADC_MspInit+0x238>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d15f      	bne.n	8001754 <HAL_ADC_MspInit+0x1ac>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001694:	4b4e      	ldr	r3, [pc, #312]	; (80017d0 <HAL_ADC_MspInit+0x228>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	3301      	adds	r3, #1
 800169a:	4a4d      	ldr	r2, [pc, #308]	; (80017d0 <HAL_ADC_MspInit+0x228>)
 800169c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800169e:	4b4c      	ldr	r3, [pc, #304]	; (80017d0 <HAL_ADC_MspInit+0x228>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d10b      	bne.n	80016be <HAL_ADC_MspInit+0x116>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80016a6:	4b4b      	ldr	r3, [pc, #300]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 80016a8:	695b      	ldr	r3, [r3, #20]
 80016aa:	4a4a      	ldr	r2, [pc, #296]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 80016ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b0:	6153      	str	r3, [r2, #20]
 80016b2:	4b48      	ldr	r3, [pc, #288]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 80016b4:	695b      	ldr	r3, [r3, #20]
 80016b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ba:	613b      	str	r3, [r7, #16]
 80016bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016be:	4b45      	ldr	r3, [pc, #276]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 80016c0:	695b      	ldr	r3, [r3, #20]
 80016c2:	4a44      	ldr	r2, [pc, #272]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 80016c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016c8:	6153      	str	r3, [r2, #20]
 80016ca:	4b42      	ldr	r3, [pc, #264]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 80016cc:	695b      	ldr	r3, [r3, #20]
 80016ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016d6:	2330      	movs	r3, #48	; 0x30
 80016d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016da:	2303      	movs	r3, #3
 80016dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e2:	f107 031c 	add.w	r3, r7, #28
 80016e6:	4619      	mov	r1, r3
 80016e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ec:	f002 fd66 	bl	80041bc <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 80016f0:	4b3c      	ldr	r3, [pc, #240]	; (80017e4 <HAL_ADC_MspInit+0x23c>)
 80016f2:	4a3d      	ldr	r2, [pc, #244]	; (80017e8 <HAL_ADC_MspInit+0x240>)
 80016f4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016f6:	4b3b      	ldr	r3, [pc, #236]	; (80017e4 <HAL_ADC_MspInit+0x23c>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80016fc:	4b39      	ldr	r3, [pc, #228]	; (80017e4 <HAL_ADC_MspInit+0x23c>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001702:	4b38      	ldr	r3, [pc, #224]	; (80017e4 <HAL_ADC_MspInit+0x23c>)
 8001704:	2280      	movs	r2, #128	; 0x80
 8001706:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001708:	4b36      	ldr	r3, [pc, #216]	; (80017e4 <HAL_ADC_MspInit+0x23c>)
 800170a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800170e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001710:	4b34      	ldr	r3, [pc, #208]	; (80017e4 <HAL_ADC_MspInit+0x23c>)
 8001712:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001716:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001718:	4b32      	ldr	r3, [pc, #200]	; (80017e4 <HAL_ADC_MspInit+0x23c>)
 800171a:	2220      	movs	r2, #32
 800171c:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 800171e:	4b31      	ldr	r3, [pc, #196]	; (80017e4 <HAL_ADC_MspInit+0x23c>)
 8001720:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001724:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001726:	482f      	ldr	r0, [pc, #188]	; (80017e4 <HAL_ADC_MspInit+0x23c>)
 8001728:	f002 fb94 	bl	8003e54 <HAL_DMA_Init>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <HAL_ADC_MspInit+0x18e>
      Error_Handler();
 8001732:	f7ff ff09 	bl	8001548 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a2a      	ldr	r2, [pc, #168]	; (80017e4 <HAL_ADC_MspInit+0x23c>)
 800173a:	639a      	str	r2, [r3, #56]	; 0x38
 800173c:	4a29      	ldr	r2, [pc, #164]	; (80017e4 <HAL_ADC_MspInit+0x23c>)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001742:	2200      	movs	r2, #0
 8001744:	2100      	movs	r1, #0
 8001746:	2012      	movs	r0, #18
 8001748:	f002 fb5a 	bl	8003e00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800174c:	2012      	movs	r0, #18
 800174e:	f002 fb73 	bl	8003e38 <HAL_NVIC_EnableIRQ>
}
 8001752:	e039      	b.n	80017c8 <HAL_ADC_MspInit+0x220>
  else if(hadc->Instance==ADC3)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a24      	ldr	r2, [pc, #144]	; (80017ec <HAL_ADC_MspInit+0x244>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d134      	bne.n	80017c8 <HAL_ADC_MspInit+0x220>
    __HAL_RCC_ADC34_CLK_ENABLE();
 800175e:	4b1d      	ldr	r3, [pc, #116]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 8001760:	695b      	ldr	r3, [r3, #20]
 8001762:	4a1c      	ldr	r2, [pc, #112]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 8001764:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001768:	6153      	str	r3, [r2, #20]
 800176a:	4b1a      	ldr	r3, [pc, #104]	; (80017d4 <HAL_ADC_MspInit+0x22c>)
 800176c:	695b      	ldr	r3, [r3, #20]
 800176e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	68bb      	ldr	r3, [r7, #8]
    hdma_adc3.Instance = DMA2_Channel5;
 8001776:	4b1e      	ldr	r3, [pc, #120]	; (80017f0 <HAL_ADC_MspInit+0x248>)
 8001778:	4a1e      	ldr	r2, [pc, #120]	; (80017f4 <HAL_ADC_MspInit+0x24c>)
 800177a:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800177c:	4b1c      	ldr	r3, [pc, #112]	; (80017f0 <HAL_ADC_MspInit+0x248>)
 800177e:	2200      	movs	r2, #0
 8001780:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001782:	4b1b      	ldr	r3, [pc, #108]	; (80017f0 <HAL_ADC_MspInit+0x248>)
 8001784:	2200      	movs	r2, #0
 8001786:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8001788:	4b19      	ldr	r3, [pc, #100]	; (80017f0 <HAL_ADC_MspInit+0x248>)
 800178a:	2280      	movs	r2, #128	; 0x80
 800178c:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800178e:	4b18      	ldr	r3, [pc, #96]	; (80017f0 <HAL_ADC_MspInit+0x248>)
 8001790:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001794:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001796:	4b16      	ldr	r3, [pc, #88]	; (80017f0 <HAL_ADC_MspInit+0x248>)
 8001798:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800179c:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800179e:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <HAL_ADC_MspInit+0x248>)
 80017a0:	2220      	movs	r2, #32
 80017a2:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 80017a4:	4b12      	ldr	r3, [pc, #72]	; (80017f0 <HAL_ADC_MspInit+0x248>)
 80017a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017aa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80017ac:	4810      	ldr	r0, [pc, #64]	; (80017f0 <HAL_ADC_MspInit+0x248>)
 80017ae:	f002 fb51 	bl	8003e54 <HAL_DMA_Init>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <HAL_ADC_MspInit+0x214>
      Error_Handler();
 80017b8:	f7ff fec6 	bl	8001548 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	4a0c      	ldr	r2, [pc, #48]	; (80017f0 <HAL_ADC_MspInit+0x248>)
 80017c0:	639a      	str	r2, [r3, #56]	; 0x38
 80017c2:	4a0b      	ldr	r2, [pc, #44]	; (80017f0 <HAL_ADC_MspInit+0x248>)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6253      	str	r3, [r2, #36]	; 0x24
}
 80017c8:	bf00      	nop
 80017ca:	3730      	adds	r7, #48	; 0x30
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000038 	.word	0x20000038
 80017d4:	40021000 	.word	0x40021000
 80017d8:	200009ec 	.word	0x200009ec
 80017dc:	40020008 	.word	0x40020008
 80017e0:	50000100 	.word	0x50000100
 80017e4:	20000af0 	.word	0x20000af0
 80017e8:	40020408 	.word	0x40020408
 80017ec:	50000400 	.word	0x50000400
 80017f0:	2000078c 	.word	0x2000078c
 80017f4:	40020458 	.word	0x40020458

080017f8 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08c      	sub	sp, #48	; 0x30
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001800:	f107 031c 	add.w	r3, r7, #28
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	60da      	str	r2, [r3, #12]
 800180e:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a3d      	ldr	r2, [pc, #244]	; (800190c <HAL_COMP_MspInit+0x114>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d119      	bne.n	800184e <HAL_COMP_MspInit+0x56>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800181a:	4b3d      	ldr	r3, [pc, #244]	; (8001910 <HAL_COMP_MspInit+0x118>)
 800181c:	695b      	ldr	r3, [r3, #20]
 800181e:	4a3c      	ldr	r2, [pc, #240]	; (8001910 <HAL_COMP_MspInit+0x118>)
 8001820:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001824:	6153      	str	r3, [r2, #20]
 8001826:	4b3a      	ldr	r3, [pc, #232]	; (8001910 <HAL_COMP_MspInit+0x118>)
 8001828:	695b      	ldr	r3, [r3, #20]
 800182a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800182e:	61bb      	str	r3, [r7, #24]
 8001830:	69bb      	ldr	r3, [r7, #24]
    /**COMP1 GPIO Configuration
    PA1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001832:	2302      	movs	r3, #2
 8001834:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001836:	2303      	movs	r3, #3
 8001838:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	2300      	movs	r3, #0
 800183c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800183e:	f107 031c 	add.w	r3, r7, #28
 8001842:	4619      	mov	r1, r3
 8001844:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001848:	f002 fcb8 	bl	80041bc <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP7_MspInit 1 */

  /* USER CODE END COMP7_MspInit 1 */
  }

}
 800184c:	e05a      	b.n	8001904 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP2)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a30      	ldr	r2, [pc, #192]	; (8001914 <HAL_COMP_MspInit+0x11c>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d119      	bne.n	800188c <HAL_COMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001858:	4b2d      	ldr	r3, [pc, #180]	; (8001910 <HAL_COMP_MspInit+0x118>)
 800185a:	695b      	ldr	r3, [r3, #20]
 800185c:	4a2c      	ldr	r2, [pc, #176]	; (8001910 <HAL_COMP_MspInit+0x118>)
 800185e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001862:	6153      	str	r3, [r2, #20]
 8001864:	4b2a      	ldr	r3, [pc, #168]	; (8001910 <HAL_COMP_MspInit+0x118>)
 8001866:	695b      	ldr	r3, [r3, #20]
 8001868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001870:	2380      	movs	r3, #128	; 0x80
 8001872:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001874:	2303      	movs	r3, #3
 8001876:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001878:	2300      	movs	r3, #0
 800187a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800187c:	f107 031c 	add.w	r3, r7, #28
 8001880:	4619      	mov	r1, r3
 8001882:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001886:	f002 fc99 	bl	80041bc <HAL_GPIO_Init>
}
 800188a:	e03b      	b.n	8001904 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP4)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a21      	ldr	r2, [pc, #132]	; (8001918 <HAL_COMP_MspInit+0x120>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d118      	bne.n	80018c8 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001896:	4b1e      	ldr	r3, [pc, #120]	; (8001910 <HAL_COMP_MspInit+0x118>)
 8001898:	695b      	ldr	r3, [r3, #20]
 800189a:	4a1d      	ldr	r2, [pc, #116]	; (8001910 <HAL_COMP_MspInit+0x118>)
 800189c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018a0:	6153      	str	r3, [r2, #20]
 80018a2:	4b1b      	ldr	r3, [pc, #108]	; (8001910 <HAL_COMP_MspInit+0x118>)
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018ae:	2301      	movs	r3, #1
 80018b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018b2:	2303      	movs	r3, #3
 80018b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b6:	2300      	movs	r3, #0
 80018b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ba:	f107 031c 	add.w	r3, r7, #28
 80018be:	4619      	mov	r1, r3
 80018c0:	4816      	ldr	r0, [pc, #88]	; (800191c <HAL_COMP_MspInit+0x124>)
 80018c2:	f002 fc7b 	bl	80041bc <HAL_GPIO_Init>
}
 80018c6:	e01d      	b.n	8001904 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP7)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a14      	ldr	r2, [pc, #80]	; (8001920 <HAL_COMP_MspInit+0x128>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d118      	bne.n	8001904 <HAL_COMP_MspInit+0x10c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d2:	4b0f      	ldr	r3, [pc, #60]	; (8001910 <HAL_COMP_MspInit+0x118>)
 80018d4:	695b      	ldr	r3, [r3, #20]
 80018d6:	4a0e      	ldr	r2, [pc, #56]	; (8001910 <HAL_COMP_MspInit+0x118>)
 80018d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018dc:	6153      	str	r3, [r2, #20]
 80018de:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <HAL_COMP_MspInit+0x118>)
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e6:	60fb      	str	r3, [r7, #12]
 80018e8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018ea:	2301      	movs	r3, #1
 80018ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018ee:	2303      	movs	r3, #3
 80018f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f2:	2300      	movs	r3, #0
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f6:	f107 031c 	add.w	r3, r7, #28
 80018fa:	4619      	mov	r1, r3
 80018fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001900:	f002 fc5c 	bl	80041bc <HAL_GPIO_Init>
}
 8001904:	bf00      	nop
 8001906:	3730      	adds	r7, #48	; 0x30
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	4001001c 	.word	0x4001001c
 8001910:	40021000 	.word	0x40021000
 8001914:	40010020 	.word	0x40010020
 8001918:	40010028 	.word	0x40010028
 800191c:	48000400 	.word	0x48000400
 8001920:	40010034 	.word	0x40010034

08001924 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b08a      	sub	sp, #40	; 0x28
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
 800193a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a4d      	ldr	r2, [pc, #308]	; (8001a78 <HAL_I2C_MspInit+0x154>)
 8001942:	4293      	cmp	r3, r2
 8001944:	f040 8093 	bne.w	8001a6e <HAL_I2C_MspInit+0x14a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001948:	4b4c      	ldr	r3, [pc, #304]	; (8001a7c <HAL_I2C_MspInit+0x158>)
 800194a:	695b      	ldr	r3, [r3, #20]
 800194c:	4a4b      	ldr	r2, [pc, #300]	; (8001a7c <HAL_I2C_MspInit+0x158>)
 800194e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001952:	6153      	str	r3, [r2, #20]
 8001954:	4b49      	ldr	r3, [pc, #292]	; (8001a7c <HAL_I2C_MspInit+0x158>)
 8001956:	695b      	ldr	r3, [r3, #20]
 8001958:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800195c:	613b      	str	r3, [r7, #16]
 800195e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001960:	4b46      	ldr	r3, [pc, #280]	; (8001a7c <HAL_I2C_MspInit+0x158>)
 8001962:	695b      	ldr	r3, [r3, #20]
 8001964:	4a45      	ldr	r2, [pc, #276]	; (8001a7c <HAL_I2C_MspInit+0x158>)
 8001966:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800196a:	6153      	str	r3, [r2, #20]
 800196c:	4b43      	ldr	r3, [pc, #268]	; (8001a7c <HAL_I2C_MspInit+0x158>)
 800196e:	695b      	ldr	r3, [r3, #20]
 8001970:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001974:	60fb      	str	r3, [r7, #12]
 8001976:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001978:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800197c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800197e:	2312      	movs	r3, #18
 8001980:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001982:	2301      	movs	r3, #1
 8001984:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001986:	2303      	movs	r3, #3
 8001988:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800198a:	2304      	movs	r3, #4
 800198c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198e:	f107 0314 	add.w	r3, r7, #20
 8001992:	4619      	mov	r1, r3
 8001994:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001998:	f002 fc10 	bl	80041bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800199c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019a2:	2312      	movs	r3, #18
 80019a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019a6:	2301      	movs	r3, #1
 80019a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019aa:	2303      	movs	r3, #3
 80019ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019ae:	2304      	movs	r3, #4
 80019b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b2:	f107 0314 	add.w	r3, r7, #20
 80019b6:	4619      	mov	r1, r3
 80019b8:	4831      	ldr	r0, [pc, #196]	; (8001a80 <HAL_I2C_MspInit+0x15c>)
 80019ba:	f002 fbff 	bl	80041bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019be:	4b2f      	ldr	r3, [pc, #188]	; (8001a7c <HAL_I2C_MspInit+0x158>)
 80019c0:	69db      	ldr	r3, [r3, #28]
 80019c2:	4a2e      	ldr	r2, [pc, #184]	; (8001a7c <HAL_I2C_MspInit+0x158>)
 80019c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019c8:	61d3      	str	r3, [r2, #28]
 80019ca:	4b2c      	ldr	r3, [pc, #176]	; (8001a7c <HAL_I2C_MspInit+0x158>)
 80019cc:	69db      	ldr	r3, [r3, #28]
 80019ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019d2:	60bb      	str	r3, [r7, #8]
 80019d4:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 80019d6:	4b2b      	ldr	r3, [pc, #172]	; (8001a84 <HAL_I2C_MspInit+0x160>)
 80019d8:	4a2b      	ldr	r2, [pc, #172]	; (8001a88 <HAL_I2C_MspInit+0x164>)
 80019da:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019dc:	4b29      	ldr	r3, [pc, #164]	; (8001a84 <HAL_I2C_MspInit+0x160>)
 80019de:	2200      	movs	r2, #0
 80019e0:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019e2:	4b28      	ldr	r3, [pc, #160]	; (8001a84 <HAL_I2C_MspInit+0x160>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019e8:	4b26      	ldr	r3, [pc, #152]	; (8001a84 <HAL_I2C_MspInit+0x160>)
 80019ea:	2280      	movs	r2, #128	; 0x80
 80019ec:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019ee:	4b25      	ldr	r3, [pc, #148]	; (8001a84 <HAL_I2C_MspInit+0x160>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019f4:	4b23      	ldr	r3, [pc, #140]	; (8001a84 <HAL_I2C_MspInit+0x160>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80019fa:	4b22      	ldr	r3, [pc, #136]	; (8001a84 <HAL_I2C_MspInit+0x160>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a00:	4b20      	ldr	r3, [pc, #128]	; (8001a84 <HAL_I2C_MspInit+0x160>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001a06:	481f      	ldr	r0, [pc, #124]	; (8001a84 <HAL_I2C_MspInit+0x160>)
 8001a08:	f002 fa24 	bl	8003e54 <HAL_DMA_Init>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <HAL_I2C_MspInit+0xf2>
    {
      Error_Handler();
 8001a12:	f7ff fd99 	bl	8001548 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a1a      	ldr	r2, [pc, #104]	; (8001a84 <HAL_I2C_MspInit+0x160>)
 8001a1a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a1c:	4a19      	ldr	r2, [pc, #100]	; (8001a84 <HAL_I2C_MspInit+0x160>)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8001a22:	4b1a      	ldr	r3, [pc, #104]	; (8001a8c <HAL_I2C_MspInit+0x168>)
 8001a24:	4a1a      	ldr	r2, [pc, #104]	; (8001a90 <HAL_I2C_MspInit+0x16c>)
 8001a26:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a28:	4b18      	ldr	r3, [pc, #96]	; (8001a8c <HAL_I2C_MspInit+0x168>)
 8001a2a:	2210      	movs	r2, #16
 8001a2c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a2e:	4b17      	ldr	r3, [pc, #92]	; (8001a8c <HAL_I2C_MspInit+0x168>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a34:	4b15      	ldr	r3, [pc, #84]	; (8001a8c <HAL_I2C_MspInit+0x168>)
 8001a36:	2280      	movs	r2, #128	; 0x80
 8001a38:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a3a:	4b14      	ldr	r3, [pc, #80]	; (8001a8c <HAL_I2C_MspInit+0x168>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a40:	4b12      	ldr	r3, [pc, #72]	; (8001a8c <HAL_I2C_MspInit+0x168>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001a46:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <HAL_I2C_MspInit+0x168>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a4c:	4b0f      	ldr	r3, [pc, #60]	; (8001a8c <HAL_I2C_MspInit+0x168>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001a52:	480e      	ldr	r0, [pc, #56]	; (8001a8c <HAL_I2C_MspInit+0x168>)
 8001a54:	f002 f9fe 	bl	8003e54 <HAL_DMA_Init>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <HAL_I2C_MspInit+0x13e>
    {
      Error_Handler();
 8001a5e:	f7ff fd73 	bl	8001548 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a09      	ldr	r2, [pc, #36]	; (8001a8c <HAL_I2C_MspInit+0x168>)
 8001a66:	639a      	str	r2, [r3, #56]	; 0x38
 8001a68:	4a08      	ldr	r2, [pc, #32]	; (8001a8c <HAL_I2C_MspInit+0x168>)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a6e:	bf00      	nop
 8001a70:	3728      	adds	r7, #40	; 0x28
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40005400 	.word	0x40005400
 8001a7c:	40021000 	.word	0x40021000
 8001a80:	48000400 	.word	0x48000400
 8001a84:	20000a7c 	.word	0x20000a7c
 8001a88:	40020080 	.word	0x40020080
 8001a8c:	200006fc 	.word	0x200006fc
 8001a90:	4002006c 	.word	0x4002006c

08001a94 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b08a      	sub	sp, #40	; 0x28
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a2e      	ldr	r2, [pc, #184]	; (8001b6c <HAL_OPAMP_MspInit+0xd8>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d119      	bne.n	8001aea <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab6:	4b2e      	ldr	r3, [pc, #184]	; (8001b70 <HAL_OPAMP_MspInit+0xdc>)
 8001ab8:	695b      	ldr	r3, [r3, #20]
 8001aba:	4a2d      	ldr	r2, [pc, #180]	; (8001b70 <HAL_OPAMP_MspInit+0xdc>)
 8001abc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ac0:	6153      	str	r3, [r2, #20]
 8001ac2:	4b2b      	ldr	r3, [pc, #172]	; (8001b70 <HAL_OPAMP_MspInit+0xdc>)
 8001ac4:	695b      	ldr	r3, [r3, #20]
 8001ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aca:	613b      	str	r3, [r7, #16]
 8001acc:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA2     ------> OPAMP1_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001ace:	2306      	movs	r3, #6
 8001ad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ada:	f107 0314 	add.w	r3, r7, #20
 8001ade:	4619      	mov	r1, r3
 8001ae0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ae4:	f002 fb6a 	bl	80041bc <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 8001ae8:	e03b      	b.n	8001b62 <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP2)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a21      	ldr	r2, [pc, #132]	; (8001b74 <HAL_OPAMP_MspInit+0xe0>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d119      	bne.n	8001b28 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af4:	4b1e      	ldr	r3, [pc, #120]	; (8001b70 <HAL_OPAMP_MspInit+0xdc>)
 8001af6:	695b      	ldr	r3, [r3, #20]
 8001af8:	4a1d      	ldr	r2, [pc, #116]	; (8001b70 <HAL_OPAMP_MspInit+0xdc>)
 8001afa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001afe:	6153      	str	r3, [r2, #20]
 8001b00:	4b1b      	ldr	r3, [pc, #108]	; (8001b70 <HAL_OPAMP_MspInit+0xdc>)
 8001b02:	695b      	ldr	r3, [r3, #20]
 8001b04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b0c:	23c0      	movs	r3, #192	; 0xc0
 8001b0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b10:	2303      	movs	r3, #3
 8001b12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b14:	2300      	movs	r3, #0
 8001b16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b18:	f107 0314 	add.w	r3, r7, #20
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b22:	f002 fb4b 	bl	80041bc <HAL_GPIO_Init>
}
 8001b26:	e01c      	b.n	8001b62 <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP3)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a12      	ldr	r2, [pc, #72]	; (8001b78 <HAL_OPAMP_MspInit+0xe4>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d117      	bne.n	8001b62 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b32:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <HAL_OPAMP_MspInit+0xdc>)
 8001b34:	695b      	ldr	r3, [r3, #20]
 8001b36:	4a0e      	ldr	r2, [pc, #56]	; (8001b70 <HAL_OPAMP_MspInit+0xdc>)
 8001b38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b3c:	6153      	str	r3, [r2, #20]
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <HAL_OPAMP_MspInit+0xdc>)
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b46:	60bb      	str	r3, [r7, #8]
 8001b48:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b52:	2300      	movs	r3, #0
 8001b54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b56:	f107 0314 	add.w	r3, r7, #20
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4807      	ldr	r0, [pc, #28]	; (8001b7c <HAL_OPAMP_MspInit+0xe8>)
 8001b5e:	f002 fb2d 	bl	80041bc <HAL_GPIO_Init>
}
 8001b62:	bf00      	nop
 8001b64:	3728      	adds	r7, #40	; 0x28
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40010038 	.word	0x40010038
 8001b70:	40021000 	.word	0x40021000
 8001b74:	4001003c 	.word	0x4001003c
 8001b78:	40010040 	.word	0x40010040
 8001b7c:	48000400 	.word	0x48000400

08001b80 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a0a      	ldr	r2, [pc, #40]	; (8001bb8 <HAL_TIM_PWM_MspInit+0x38>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d10b      	bne.n	8001baa <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b92:	4b0a      	ldr	r3, [pc, #40]	; (8001bbc <HAL_TIM_PWM_MspInit+0x3c>)
 8001b94:	699b      	ldr	r3, [r3, #24]
 8001b96:	4a09      	ldr	r2, [pc, #36]	; (8001bbc <HAL_TIM_PWM_MspInit+0x3c>)
 8001b98:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b9c:	6193      	str	r3, [r2, #24]
 8001b9e:	4b07      	ldr	r3, [pc, #28]	; (8001bbc <HAL_TIM_PWM_MspInit+0x3c>)
 8001ba0:	699b      	ldr	r3, [r3, #24]
 8001ba2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001baa:	bf00      	nop
 8001bac:	3714      	adds	r7, #20
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40012c00 	.word	0x40012c00
 8001bbc:	40021000 	.word	0x40021000

08001bc0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b08c      	sub	sp, #48	; 0x30
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc8:	f107 031c 	add.w	r3, r7, #28
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a32      	ldr	r2, [pc, #200]	; (8001ca8 <HAL_TIM_Base_MspInit+0xe8>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d130      	bne.n	8001c44 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001be2:	4b32      	ldr	r3, [pc, #200]	; (8001cac <HAL_TIM_Base_MspInit+0xec>)
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	4a31      	ldr	r2, [pc, #196]	; (8001cac <HAL_TIM_Base_MspInit+0xec>)
 8001be8:	f043 0302 	orr.w	r3, r3, #2
 8001bec:	61d3      	str	r3, [r2, #28]
 8001bee:	4b2f      	ldr	r3, [pc, #188]	; (8001cac <HAL_TIM_Base_MspInit+0xec>)
 8001bf0:	69db      	ldr	r3, [r3, #28]
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	61bb      	str	r3, [r7, #24]
 8001bf8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfa:	4b2c      	ldr	r3, [pc, #176]	; (8001cac <HAL_TIM_Base_MspInit+0xec>)
 8001bfc:	695b      	ldr	r3, [r3, #20]
 8001bfe:	4a2b      	ldr	r2, [pc, #172]	; (8001cac <HAL_TIM_Base_MspInit+0xec>)
 8001c00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c04:	6153      	str	r3, [r2, #20]
 8001c06:	4b29      	ldr	r3, [pc, #164]	; (8001cac <HAL_TIM_Base_MspInit+0xec>)
 8001c08:	695b      	ldr	r3, [r3, #20]
 8001c0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c0e:	617b      	str	r3, [r7, #20]
 8001c10:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c12:	2310      	movs	r3, #16
 8001c14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c16:	2302      	movs	r3, #2
 8001c18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c22:	2302      	movs	r3, #2
 8001c24:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c26:	f107 031c 	add.w	r3, r7, #28
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4820      	ldr	r0, [pc, #128]	; (8001cb0 <HAL_TIM_Base_MspInit+0xf0>)
 8001c2e:	f002 fac5 	bl	80041bc <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001c32:	2200      	movs	r2, #0
 8001c34:	2100      	movs	r1, #0
 8001c36:	201d      	movs	r0, #29
 8001c38:	f002 f8e2 	bl	8003e00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c3c:	201d      	movs	r0, #29
 8001c3e:	f002 f8fb 	bl	8003e38 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001c42:	e02d      	b.n	8001ca0 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM4)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a1a      	ldr	r2, [pc, #104]	; (8001cb4 <HAL_TIM_Base_MspInit+0xf4>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d128      	bne.n	8001ca0 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c4e:	4b17      	ldr	r3, [pc, #92]	; (8001cac <HAL_TIM_Base_MspInit+0xec>)
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	4a16      	ldr	r2, [pc, #88]	; (8001cac <HAL_TIM_Base_MspInit+0xec>)
 8001c54:	f043 0304 	orr.w	r3, r3, #4
 8001c58:	61d3      	str	r3, [r2, #28]
 8001c5a:	4b14      	ldr	r3, [pc, #80]	; (8001cac <HAL_TIM_Base_MspInit+0xec>)
 8001c5c:	69db      	ldr	r3, [r3, #28]
 8001c5e:	f003 0304 	and.w	r3, r3, #4
 8001c62:	613b      	str	r3, [r7, #16]
 8001c64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c66:	4b11      	ldr	r3, [pc, #68]	; (8001cac <HAL_TIM_Base_MspInit+0xec>)
 8001c68:	695b      	ldr	r3, [r3, #20]
 8001c6a:	4a10      	ldr	r2, [pc, #64]	; (8001cac <HAL_TIM_Base_MspInit+0xec>)
 8001c6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c70:	6153      	str	r3, [r2, #20]
 8001c72:	4b0e      	ldr	r3, [pc, #56]	; (8001cac <HAL_TIM_Base_MspInit+0xec>)
 8001c74:	695b      	ldr	r3, [r3, #20]
 8001c76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8001c7e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001c82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c84:	2302      	movs	r3, #2
 8001c86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001c90:	2302      	movs	r3, #2
 8001c92:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c94:	f107 031c 	add.w	r3, r7, #28
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4805      	ldr	r0, [pc, #20]	; (8001cb0 <HAL_TIM_Base_MspInit+0xf0>)
 8001c9c:	f002 fa8e 	bl	80041bc <HAL_GPIO_Init>
}
 8001ca0:	bf00      	nop
 8001ca2:	3730      	adds	r7, #48	; 0x30
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40000400 	.word	0x40000400
 8001cac:	40021000 	.word	0x40021000
 8001cb0:	48000400 	.word	0x48000400
 8001cb4:	40000800 	.word	0x40000800

08001cb8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b08a      	sub	sp, #40	; 0x28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc0:	f107 0314 	add.w	r3, r7, #20
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	605a      	str	r2, [r3, #4]
 8001cca:	609a      	str	r2, [r3, #8]
 8001ccc:	60da      	str	r2, [r3, #12]
 8001cce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a29      	ldr	r2, [pc, #164]	; (8001d7c <HAL_TIM_MspPostInit+0xc4>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d14b      	bne.n	8001d72 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cda:	4b29      	ldr	r3, [pc, #164]	; (8001d80 <HAL_TIM_MspPostInit+0xc8>)
 8001cdc:	695b      	ldr	r3, [r3, #20]
 8001cde:	4a28      	ldr	r2, [pc, #160]	; (8001d80 <HAL_TIM_MspPostInit+0xc8>)
 8001ce0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ce4:	6153      	str	r3, [r2, #20]
 8001ce6:	4b26      	ldr	r3, [pc, #152]	; (8001d80 <HAL_TIM_MspPostInit+0xc8>)
 8001ce8:	695b      	ldr	r3, [r3, #20]
 8001cea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cee:	613b      	str	r3, [r7, #16]
 8001cf0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf2:	4b23      	ldr	r3, [pc, #140]	; (8001d80 <HAL_TIM_MspPostInit+0xc8>)
 8001cf4:	695b      	ldr	r3, [r3, #20]
 8001cf6:	4a22      	ldr	r2, [pc, #136]	; (8001d80 <HAL_TIM_MspPostInit+0xc8>)
 8001cf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cfc:	6153      	str	r3, [r2, #20]
 8001cfe:	4b20      	ldr	r3, [pc, #128]	; (8001d80 <HAL_TIM_MspPostInit+0xc8>)
 8001d00:	695b      	ldr	r3, [r3, #20]
 8001d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001d0a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001d0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d10:	2302      	movs	r3, #2
 8001d12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d1c:	2306      	movs	r3, #6
 8001d1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	4619      	mov	r1, r3
 8001d26:	4817      	ldr	r0, [pc, #92]	; (8001d84 <HAL_TIM_MspPostInit+0xcc>)
 8001d28:	f002 fa48 	bl	80041bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d2c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d32:	2302      	movs	r3, #2
 8001d34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001d3e:	2304      	movs	r3, #4
 8001d40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d42:	f107 0314 	add.w	r3, r7, #20
 8001d46:	4619      	mov	r1, r3
 8001d48:	480e      	ldr	r0, [pc, #56]	; (8001d84 <HAL_TIM_MspPostInit+0xcc>)
 8001d4a:	f002 fa37 	bl	80041bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001d4e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001d52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d54:	2302      	movs	r3, #2
 8001d56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d60:	2306      	movs	r3, #6
 8001d62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	4619      	mov	r1, r3
 8001d6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d6e:	f002 fa25 	bl	80041bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d72:	bf00      	nop
 8001d74:	3728      	adds	r7, #40	; 0x28
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40012c00 	.word	0x40012c00
 8001d80:	40021000 	.word	0x40021000
 8001d84:	48000400 	.word	0x48000400

08001d88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08a      	sub	sp, #40	; 0x28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a46      	ldr	r2, [pc, #280]	; (8001ec0 <HAL_UART_MspInit+0x138>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	f040 8086 	bne.w	8001eb8 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001dac:	4b45      	ldr	r3, [pc, #276]	; (8001ec4 <HAL_UART_MspInit+0x13c>)
 8001dae:	69db      	ldr	r3, [r3, #28]
 8001db0:	4a44      	ldr	r2, [pc, #272]	; (8001ec4 <HAL_UART_MspInit+0x13c>)
 8001db2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001db6:	61d3      	str	r3, [r2, #28]
 8001db8:	4b42      	ldr	r3, [pc, #264]	; (8001ec4 <HAL_UART_MspInit+0x13c>)
 8001dba:	69db      	ldr	r3, [r3, #28]
 8001dbc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc4:	4b3f      	ldr	r3, [pc, #252]	; (8001ec4 <HAL_UART_MspInit+0x13c>)
 8001dc6:	695b      	ldr	r3, [r3, #20]
 8001dc8:	4a3e      	ldr	r2, [pc, #248]	; (8001ec4 <HAL_UART_MspInit+0x13c>)
 8001dca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dce:	6153      	str	r3, [r2, #20]
 8001dd0:	4b3c      	ldr	r3, [pc, #240]	; (8001ec4 <HAL_UART_MspInit+0x13c>)
 8001dd2:	695b      	ldr	r3, [r3, #20]
 8001dd4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dd8:	60fb      	str	r3, [r7, #12]
 8001dda:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ddc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001de0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de2:	2302      	movs	r3, #2
 8001de4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de6:	2300      	movs	r3, #0
 8001de8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dea:	2303      	movs	r3, #3
 8001dec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001dee:	2307      	movs	r3, #7
 8001df0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df2:	f107 0314 	add.w	r3, r7, #20
 8001df6:	4619      	mov	r1, r3
 8001df8:	4833      	ldr	r0, [pc, #204]	; (8001ec8 <HAL_UART_MspInit+0x140>)
 8001dfa:	f002 f9df 	bl	80041bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001dfe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e04:	2302      	movs	r3, #2
 8001e06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001e10:	2307      	movs	r3, #7
 8001e12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e14:	f107 0314 	add.w	r3, r7, #20
 8001e18:	4619      	mov	r1, r3
 8001e1a:	482b      	ldr	r0, [pc, #172]	; (8001ec8 <HAL_UART_MspInit+0x140>)
 8001e1c:	f002 f9ce 	bl	80041bc <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8001e20:	4b2a      	ldr	r3, [pc, #168]	; (8001ecc <HAL_UART_MspInit+0x144>)
 8001e22:	4a2b      	ldr	r2, [pc, #172]	; (8001ed0 <HAL_UART_MspInit+0x148>)
 8001e24:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e26:	4b29      	ldr	r3, [pc, #164]	; (8001ecc <HAL_UART_MspInit+0x144>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e2c:	4b27      	ldr	r3, [pc, #156]	; (8001ecc <HAL_UART_MspInit+0x144>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e32:	4b26      	ldr	r3, [pc, #152]	; (8001ecc <HAL_UART_MspInit+0x144>)
 8001e34:	2280      	movs	r2, #128	; 0x80
 8001e36:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e38:	4b24      	ldr	r3, [pc, #144]	; (8001ecc <HAL_UART_MspInit+0x144>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e3e:	4b23      	ldr	r3, [pc, #140]	; (8001ecc <HAL_UART_MspInit+0x144>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001e44:	4b21      	ldr	r3, [pc, #132]	; (8001ecc <HAL_UART_MspInit+0x144>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e4a:	4b20      	ldr	r3, [pc, #128]	; (8001ecc <HAL_UART_MspInit+0x144>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001e50:	481e      	ldr	r0, [pc, #120]	; (8001ecc <HAL_UART_MspInit+0x144>)
 8001e52:	f001 ffff 	bl	8003e54 <HAL_DMA_Init>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <HAL_UART_MspInit+0xd8>
    {
      Error_Handler();
 8001e5c:	f7ff fb74 	bl	8001548 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	4a1a      	ldr	r2, [pc, #104]	; (8001ecc <HAL_UART_MspInit+0x144>)
 8001e64:	66da      	str	r2, [r3, #108]	; 0x6c
 8001e66:	4a19      	ldr	r2, [pc, #100]	; (8001ecc <HAL_UART_MspInit+0x144>)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8001e6c:	4b19      	ldr	r3, [pc, #100]	; (8001ed4 <HAL_UART_MspInit+0x14c>)
 8001e6e:	4a1a      	ldr	r2, [pc, #104]	; (8001ed8 <HAL_UART_MspInit+0x150>)
 8001e70:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e72:	4b18      	ldr	r3, [pc, #96]	; (8001ed4 <HAL_UART_MspInit+0x14c>)
 8001e74:	2210      	movs	r2, #16
 8001e76:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e78:	4b16      	ldr	r3, [pc, #88]	; (8001ed4 <HAL_UART_MspInit+0x14c>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e7e:	4b15      	ldr	r3, [pc, #84]	; (8001ed4 <HAL_UART_MspInit+0x14c>)
 8001e80:	2280      	movs	r2, #128	; 0x80
 8001e82:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e84:	4b13      	ldr	r3, [pc, #76]	; (8001ed4 <HAL_UART_MspInit+0x14c>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e8a:	4b12      	ldr	r3, [pc, #72]	; (8001ed4 <HAL_UART_MspInit+0x14c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001e90:	4b10      	ldr	r3, [pc, #64]	; (8001ed4 <HAL_UART_MspInit+0x14c>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e96:	4b0f      	ldr	r3, [pc, #60]	; (8001ed4 <HAL_UART_MspInit+0x14c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001e9c:	480d      	ldr	r0, [pc, #52]	; (8001ed4 <HAL_UART_MspInit+0x14c>)
 8001e9e:	f001 ffd9 	bl	8003e54 <HAL_DMA_Init>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <HAL_UART_MspInit+0x124>
    {
      Error_Handler();
 8001ea8:	f7ff fb4e 	bl	8001548 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a09      	ldr	r2, [pc, #36]	; (8001ed4 <HAL_UART_MspInit+0x14c>)
 8001eb0:	669a      	str	r2, [r3, #104]	; 0x68
 8001eb2:	4a08      	ldr	r2, [pc, #32]	; (8001ed4 <HAL_UART_MspInit+0x14c>)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001eb8:	bf00      	nop
 8001eba:	3728      	adds	r7, #40	; 0x28
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	40004800 	.word	0x40004800
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	48000400 	.word	0x48000400
 8001ecc:	200005e8 	.word	0x200005e8
 8001ed0:	40020030 	.word	0x40020030
 8001ed4:	200007d0 	.word	0x200007d0
 8001ed8:	4002001c 	.word	0x4002001c

08001edc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b08c      	sub	sp, #48	; 0x30
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8001eec:	2200      	movs	r2, #0
 8001eee:	6879      	ldr	r1, [r7, #4]
 8001ef0:	2037      	movs	r0, #55	; 0x37
 8001ef2:	f001 ff85 	bl	8003e00 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001ef6:	2037      	movs	r0, #55	; 0x37
 8001ef8:	f001 ff9e 	bl	8003e38 <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001efc:	4b1f      	ldr	r3, [pc, #124]	; (8001f7c <HAL_InitTick+0xa0>)
 8001efe:	69db      	ldr	r3, [r3, #28]
 8001f00:	4a1e      	ldr	r2, [pc, #120]	; (8001f7c <HAL_InitTick+0xa0>)
 8001f02:	f043 0320 	orr.w	r3, r3, #32
 8001f06:	61d3      	str	r3, [r2, #28]
 8001f08:	4b1c      	ldr	r3, [pc, #112]	; (8001f7c <HAL_InitTick+0xa0>)
 8001f0a:	69db      	ldr	r3, [r3, #28]
 8001f0c:	f003 0320 	and.w	r3, r3, #32
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f14:	f107 0210 	add.w	r2, r7, #16
 8001f18:	f107 0314 	add.w	r3, r7, #20
 8001f1c:	4611      	mov	r1, r2
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f004 fb5a 	bl	80065d8 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001f24:	f004 fb14 	bl	8006550 <HAL_RCC_GetPCLK1Freq>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f30:	4a13      	ldr	r2, [pc, #76]	; (8001f80 <HAL_InitTick+0xa4>)
 8001f32:	fba2 2303 	umull	r2, r3, r2, r3
 8001f36:	0c9b      	lsrs	r3, r3, #18
 8001f38:	3b01      	subs	r3, #1
 8001f3a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001f3c:	4b11      	ldr	r3, [pc, #68]	; (8001f84 <HAL_InitTick+0xa8>)
 8001f3e:	4a12      	ldr	r2, [pc, #72]	; (8001f88 <HAL_InitTick+0xac>)
 8001f40:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000 / 1000) - 1;
 8001f42:	4b10      	ldr	r3, [pc, #64]	; (8001f84 <HAL_InitTick+0xa8>)
 8001f44:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f48:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001f4a:	4a0e      	ldr	r2, [pc, #56]	; (8001f84 <HAL_InitTick+0xa8>)
 8001f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f4e:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001f50:	4b0c      	ldr	r3, [pc, #48]	; (8001f84 <HAL_InitTick+0xa8>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f56:	4b0b      	ldr	r3, [pc, #44]	; (8001f84 <HAL_InitTick+0xa8>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8001f5c:	4809      	ldr	r0, [pc, #36]	; (8001f84 <HAL_InitTick+0xa8>)
 8001f5e:	f004 fd1d 	bl	800699c <HAL_TIM_Base_Init>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d104      	bne.n	8001f72 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8001f68:	4806      	ldr	r0, [pc, #24]	; (8001f84 <HAL_InitTick+0xa8>)
 8001f6a:	f004 fd43 	bl	80069f4 <HAL_TIM_Base_Start_IT>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	e000      	b.n	8001f74 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3730      	adds	r7, #48	; 0x30
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	431bde83 	.word	0x431bde83
 8001f84:	20000b34 	.word	0x20000b34
 8001f88:	40001400 	.word	0x40001400

08001f8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f90:	bf00      	nop
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr

08001f9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f9e:	e7fe      	b.n	8001f9e <HardFault_Handler+0x4>

08001fa0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fa4:	e7fe      	b.n	8001fa4 <MemManage_Handler+0x4>

08001fa6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001faa:	e7fe      	b.n	8001faa <BusFault_Handler+0x4>

08001fac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fb0:	e7fe      	b.n	8001fb0 <UsageFault_Handler+0x4>

08001fb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fc4:	4815      	ldr	r0, [pc, #84]	; (800201c <DMA1_Channel1_IRQHandler+0x5c>)
 8001fc6:	f001 ffeb 	bl	8003fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
	BLDCCommuteHall();
 8001fca:	f7fe f937 	bl	800023c <BLDCCommuteHall>
	extern uint32_t adcBuff1[3];
	adcBuff1[0]=(float)measurement_buffers.RawADC[0][0];
 8001fce:	4b14      	ldr	r3, [pc, #80]	; (8002020 <DMA1_Channel1_IRQHandler+0x60>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	ee07 3a90 	vmov	s15, r3
 8001fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fde:	ee17 2a90 	vmov	r2, s15
 8001fe2:	4b10      	ldr	r3, [pc, #64]	; (8002024 <DMA1_Channel1_IRQHandler+0x64>)
 8001fe4:	601a      	str	r2, [r3, #0]
	adcBuff1[1]=(float)measurement_buffers.RawADC[0][1];
 8001fe6:	4b0e      	ldr	r3, [pc, #56]	; (8002020 <DMA1_Channel1_IRQHandler+0x60>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	ee07 3a90 	vmov	s15, r3
 8001fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ff2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ff6:	ee17 2a90 	vmov	r2, s15
 8001ffa:	4b0a      	ldr	r3, [pc, #40]	; (8002024 <DMA1_Channel1_IRQHandler+0x64>)
 8001ffc:	605a      	str	r2, [r3, #4]
	adcBuff1[2]=(float)measurement_buffers.RawADC[0][2];
 8001ffe:	4b08      	ldr	r3, [pc, #32]	; (8002020 <DMA1_Channel1_IRQHandler+0x60>)
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	ee07 3a90 	vmov	s15, r3
 8002006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800200a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800200e:	ee17 2a90 	vmov	r2, s15
 8002012:	4b04      	ldr	r3, [pc, #16]	; (8002024 <DMA1_Channel1_IRQHandler+0x64>)
 8002014:	609a      	str	r2, [r3, #8]
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002016:	bf00      	nop
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	200009ec 	.word	0x200009ec
 8002020:	200004c8 	.word	0x200004c8
 8002024:	2000002c 	.word	0x2000002c

08002028 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800202c:	4802      	ldr	r0, [pc, #8]	; (8002038 <DMA1_Channel2_IRQHandler+0x10>)
 800202e:	f001 ffb7 	bl	8003fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	200007d0 	.word	0x200007d0

0800203c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002040:	4802      	ldr	r0, [pc, #8]	; (800204c <DMA1_Channel3_IRQHandler+0x10>)
 8002042:	f001 ffad 	bl	8003fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	200005e8 	.word	0x200005e8

08002050 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002054:	4802      	ldr	r0, [pc, #8]	; (8002060 <DMA1_Channel6_IRQHandler+0x10>)
 8002056:	f001 ffa3 	bl	8003fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	200006fc 	.word	0x200006fc

08002064 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002068:	4802      	ldr	r0, [pc, #8]	; (8002074 <DMA1_Channel7_IRQHandler+0x10>)
 800206a:	f001 ff99 	bl	8003fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20000a7c 	.word	0x20000a7c

08002078 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */


  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800207c:	4803      	ldr	r0, [pc, #12]	; (800208c <ADC1_2_IRQHandler+0x14>)
 800207e:	f000 fbf7 	bl	8002870 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002082:	4803      	ldr	r0, [pc, #12]	; (8002090 <ADC1_2_IRQHandler+0x18>)
 8002084:	f000 fbf4 	bl	8002870 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002088:	bf00      	nop
 800208a:	bd80      	pop	{r7, pc}
 800208c:	2000091c 	.word	0x2000091c
 8002090:	200006ac 	.word	0x200006ac

08002094 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002098:	4802      	ldr	r0, [pc, #8]	; (80020a4 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 800209a:	f002 fc1e 	bl	80048da <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 800209e:	bf00      	nop
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	20000b78 	.word	0x20000b78

080020a8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80020ac:	4802      	ldr	r0, [pc, #8]	; (80020b8 <TIM3_IRQHandler+0x10>)
 80020ae:	f004 fd84 	bl	8006bba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000878 	.word	0x20000878

080020bc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80020c0:	4802      	ldr	r0, [pc, #8]	; (80020cc <TIM7_IRQHandler+0x10>)
 80020c2:	f004 fd7a 	bl	8006bba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80020c6:	bf00      	nop
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	20000b34 	.word	0x20000b34

080020d0 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80020d4:	4802      	ldr	r0, [pc, #8]	; (80020e0 <DMA2_Channel1_IRQHandler+0x10>)
 80020d6:	f001 ff63 	bl	8003fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20000af0 	.word	0x20000af0

080020e4 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80020e8:	4802      	ldr	r0, [pc, #8]	; (80020f4 <DMA2_Channel5_IRQHandler+0x10>)
 80020ea:	f001 ff59 	bl	8003fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 80020ee:	bf00      	nop
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	2000078c 	.word	0x2000078c

080020f8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020fc:	4b08      	ldr	r3, [pc, #32]	; (8002120 <SystemInit+0x28>)
 80020fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002102:	4a07      	ldr	r2, [pc, #28]	; (8002120 <SystemInit+0x28>)
 8002104:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002108:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800210c:	4b04      	ldr	r3, [pc, #16]	; (8002120 <SystemInit+0x28>)
 800210e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002112:	609a      	str	r2, [r3, #8]
#endif
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	e000ed00 	.word	0xe000ed00

08002124 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002124:	f8df d034 	ldr.w	sp, [pc, #52]	; 800215c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002128:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800212a:	e003      	b.n	8002134 <LoopCopyDataInit>

0800212c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800212c:	4b0c      	ldr	r3, [pc, #48]	; (8002160 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800212e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002130:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002132:	3104      	adds	r1, #4

08002134 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002134:	480b      	ldr	r0, [pc, #44]	; (8002164 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002136:	4b0c      	ldr	r3, [pc, #48]	; (8002168 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002138:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800213a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800213c:	d3f6      	bcc.n	800212c <CopyDataInit>
	ldr	r2, =_sbss
 800213e:	4a0b      	ldr	r2, [pc, #44]	; (800216c <LoopForever+0x12>)
	b	LoopFillZerobss
 8002140:	e002      	b.n	8002148 <LoopFillZerobss>

08002142 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002142:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002144:	f842 3b04 	str.w	r3, [r2], #4

08002148 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002148:	4b09      	ldr	r3, [pc, #36]	; (8002170 <LoopForever+0x16>)
	cmp	r2, r3
 800214a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800214c:	d3f9      	bcc.n	8002142 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800214e:	f7ff ffd3 	bl	80020f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002152:	f008 fe53 	bl	800adfc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002156:	f7fe fb45 	bl	80007e4 <main>

0800215a <LoopForever>:

LoopForever:
    b LoopForever
 800215a:	e7fe      	b.n	800215a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800215c:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8002160:	0800aeac 	.word	0x0800aeac
	ldr	r0, =_sdata
 8002164:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002168:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 800216c:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8002170:	20000de4 	.word	0x20000de4

08002174 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002174:	e7fe      	b.n	8002174 <ADC3_IRQHandler>
	...

08002178 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800217c:	4b08      	ldr	r3, [pc, #32]	; (80021a0 <HAL_Init+0x28>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a07      	ldr	r2, [pc, #28]	; (80021a0 <HAL_Init+0x28>)
 8002182:	f043 0310 	orr.w	r3, r3, #16
 8002186:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002188:	2003      	movs	r0, #3
 800218a:	f001 fe2e 	bl	8003dea <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800218e:	2000      	movs	r0, #0
 8002190:	f7ff fea4 	bl	8001edc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002194:	f7ff f9e0 	bl	8001558 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40022000 	.word	0x40022000

080021a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021a8:	4b06      	ldr	r3, [pc, #24]	; (80021c4 <HAL_IncTick+0x20>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	461a      	mov	r2, r3
 80021ae:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <HAL_IncTick+0x24>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4413      	add	r3, r2
 80021b4:	4a04      	ldr	r2, [pc, #16]	; (80021c8 <HAL_IncTick+0x24>)
 80021b6:	6013      	str	r3, [r2, #0]
}
 80021b8:	bf00      	nop
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	2000000c 	.word	0x2000000c
 80021c8:	20000b74 	.word	0x20000b74

080021cc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  return uwTick;  
 80021d0:	4b03      	ldr	r3, [pc, #12]	; (80021e0 <HAL_GetTick+0x14>)
 80021d2:	681b      	ldr	r3, [r3, #0]
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	20000b74 	.word	0x20000b74

080021e4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021ec:	f7ff ffee 	bl	80021cc <HAL_GetTick>
 80021f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021fc:	d005      	beq.n	800220a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021fe:	4b09      	ldr	r3, [pc, #36]	; (8002224 <HAL_Delay+0x40>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	461a      	mov	r2, r3
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	4413      	add	r3, r2
 8002208:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800220a:	bf00      	nop
 800220c:	f7ff ffde 	bl	80021cc <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	429a      	cmp	r2, r3
 800221a:	d8f7      	bhi.n	800220c <HAL_Delay+0x28>
  {
  }
}
 800221c:	bf00      	nop
 800221e:	3710      	adds	r7, #16
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	2000000c 	.word	0x2000000c

08002228 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b09a      	sub	sp, #104	; 0x68
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002280:	2300      	movs	r3, #0
 8002282:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002286:	2300      	movs	r3, #0
 8002288:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800228a:	2300      	movs	r3, #0
 800228c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d101      	bne.n	8002298 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e1c9      	b.n	800262c <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	691b      	ldr	r3, [r3, #16]
 800229c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a2:	f003 0310 	and.w	r3, r3, #16
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d176      	bne.n	8002398 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d152      	bne.n	8002358 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2200      	movs	r2, #0
 80022c2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f7ff f96b 	bl	80015a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d13b      	bne.n	8002358 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f001 fb05 	bl	80038f0 <ADC_Disable>
 80022e6:	4603      	mov	r3, r0
 80022e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f0:	f003 0310 	and.w	r3, r3, #16
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d12f      	bne.n	8002358 <HAL_ADC_Init+0xe0>
 80022f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d12b      	bne.n	8002358 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002304:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002308:	f023 0302 	bic.w	r3, r3, #2
 800230c:	f043 0202 	orr.w	r2, r3, #2
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002322:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	689a      	ldr	r2, [r3, #8]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002332:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002334:	4b86      	ldr	r3, [pc, #536]	; (8002550 <HAL_ADC_Init+0x2d8>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a86      	ldr	r2, [pc, #536]	; (8002554 <HAL_ADC_Init+0x2dc>)
 800233a:	fba2 2303 	umull	r2, r3, r2, r3
 800233e:	0c9a      	lsrs	r2, r3, #18
 8002340:	4613      	mov	r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4413      	add	r3, r2
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800234a:	e002      	b.n	8002352 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	3b01      	subs	r3, #1
 8002350:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d1f9      	bne.n	800234c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d007      	beq.n	8002376 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002370:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002374:	d110      	bne.n	8002398 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	f023 0312 	bic.w	r3, r3, #18
 800237e:	f043 0210 	orr.w	r2, r3, #16
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800238a:	f043 0201 	orr.w	r2, r3, #1
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239c:	f003 0310 	and.w	r3, r3, #16
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	f040 8136 	bne.w	8002612 <HAL_ADC_Init+0x39a>
 80023a6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	f040 8131 	bne.w	8002612 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f040 8129 	bne.w	8002612 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80023c8:	f043 0202 	orr.w	r2, r3, #2
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023d8:	d004      	beq.n	80023e4 <HAL_ADC_Init+0x16c>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a5e      	ldr	r2, [pc, #376]	; (8002558 <HAL_ADC_Init+0x2e0>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d101      	bne.n	80023e8 <HAL_ADC_Init+0x170>
 80023e4:	4b5d      	ldr	r3, [pc, #372]	; (800255c <HAL_ADC_Init+0x2e4>)
 80023e6:	e000      	b.n	80023ea <HAL_ADC_Init+0x172>
 80023e8:	4b5d      	ldr	r3, [pc, #372]	; (8002560 <HAL_ADC_Init+0x2e8>)
 80023ea:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023f4:	d102      	bne.n	80023fc <HAL_ADC_Init+0x184>
 80023f6:	4b58      	ldr	r3, [pc, #352]	; (8002558 <HAL_ADC_Init+0x2e0>)
 80023f8:	60fb      	str	r3, [r7, #12]
 80023fa:	e01a      	b.n	8002432 <HAL_ADC_Init+0x1ba>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a55      	ldr	r2, [pc, #340]	; (8002558 <HAL_ADC_Init+0x2e0>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d103      	bne.n	800240e <HAL_ADC_Init+0x196>
 8002406:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800240a:	60fb      	str	r3, [r7, #12]
 800240c:	e011      	b.n	8002432 <HAL_ADC_Init+0x1ba>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a54      	ldr	r2, [pc, #336]	; (8002564 <HAL_ADC_Init+0x2ec>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d102      	bne.n	800241e <HAL_ADC_Init+0x1a6>
 8002418:	4b53      	ldr	r3, [pc, #332]	; (8002568 <HAL_ADC_Init+0x2f0>)
 800241a:	60fb      	str	r3, [r7, #12]
 800241c:	e009      	b.n	8002432 <HAL_ADC_Init+0x1ba>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a51      	ldr	r2, [pc, #324]	; (8002568 <HAL_ADC_Init+0x2f0>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d102      	bne.n	800242e <HAL_ADC_Init+0x1b6>
 8002428:	4b4e      	ldr	r3, [pc, #312]	; (8002564 <HAL_ADC_Init+0x2ec>)
 800242a:	60fb      	str	r3, [r7, #12]
 800242c:	e001      	b.n	8002432 <HAL_ADC_Init+0x1ba>
 800242e:	2300      	movs	r3, #0
 8002430:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f003 0303 	and.w	r3, r3, #3
 800243c:	2b01      	cmp	r3, #1
 800243e:	d108      	bne.n	8002452 <HAL_ADC_Init+0x1da>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b01      	cmp	r3, #1
 800244c:	d101      	bne.n	8002452 <HAL_ADC_Init+0x1da>
 800244e:	2301      	movs	r3, #1
 8002450:	e000      	b.n	8002454 <HAL_ADC_Init+0x1dc>
 8002452:	2300      	movs	r3, #0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d11c      	bne.n	8002492 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002458:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800245a:	2b00      	cmp	r3, #0
 800245c:	d010      	beq.n	8002480 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	f003 0303 	and.w	r3, r3, #3
 8002466:	2b01      	cmp	r3, #1
 8002468:	d107      	bne.n	800247a <HAL_ADC_Init+0x202>
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	2b01      	cmp	r3, #1
 8002474:	d101      	bne.n	800247a <HAL_ADC_Init+0x202>
 8002476:	2301      	movs	r3, #1
 8002478:	e000      	b.n	800247c <HAL_ADC_Init+0x204>
 800247a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800247c:	2b00      	cmp	r3, #0
 800247e:	d108      	bne.n	8002492 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002480:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	431a      	orrs	r2, r3
 800248e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002490:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	7e5b      	ldrb	r3, [r3, #25]
 8002496:	035b      	lsls	r3, r3, #13
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800249c:	2a01      	cmp	r2, #1
 800249e:	d002      	beq.n	80024a6 <HAL_ADC_Init+0x22e>
 80024a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024a4:	e000      	b.n	80024a8 <HAL_ADC_Init+0x230>
 80024a6:	2200      	movs	r2, #0
 80024a8:	431a      	orrs	r2, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	431a      	orrs	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80024b8:	4313      	orrs	r3, r2
 80024ba:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d11b      	bne.n	80024fe <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	7e5b      	ldrb	r3, [r3, #25]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d109      	bne.n	80024e2 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d2:	3b01      	subs	r3, #1
 80024d4:	045a      	lsls	r2, r3, #17
 80024d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80024d8:	4313      	orrs	r3, r2
 80024da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024de:	663b      	str	r3, [r7, #96]	; 0x60
 80024e0:	e00d      	b.n	80024fe <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80024ea:	f043 0220 	orr.w	r2, r3, #32
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f6:	f043 0201 	orr.w	r2, r3, #1
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002502:	2b01      	cmp	r3, #1
 8002504:	d03a      	beq.n	800257c <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a16      	ldr	r2, [pc, #88]	; (8002564 <HAL_ADC_Init+0x2ec>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d004      	beq.n	800251a <HAL_ADC_Init+0x2a2>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a14      	ldr	r2, [pc, #80]	; (8002568 <HAL_ADC_Init+0x2f0>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d128      	bne.n	800256c <HAL_ADC_Init+0x2f4>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800251e:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002522:	d012      	beq.n	800254a <HAL_ADC_Init+0x2d2>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002528:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800252c:	d00a      	beq.n	8002544 <HAL_ADC_Init+0x2cc>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002532:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8002536:	d002      	beq.n	800253e <HAL_ADC_Init+0x2c6>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800253c:	e018      	b.n	8002570 <HAL_ADC_Init+0x2f8>
 800253e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002542:	e015      	b.n	8002570 <HAL_ADC_Init+0x2f8>
 8002544:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002548:	e012      	b.n	8002570 <HAL_ADC_Init+0x2f8>
 800254a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800254e:	e00f      	b.n	8002570 <HAL_ADC_Init+0x2f8>
 8002550:	20000004 	.word	0x20000004
 8002554:	431bde83 	.word	0x431bde83
 8002558:	50000100 	.word	0x50000100
 800255c:	50000300 	.word	0x50000300
 8002560:	50000700 	.word	0x50000700
 8002564:	50000400 	.word	0x50000400
 8002568:	50000500 	.word	0x50000500
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002574:	4313      	orrs	r3, r2
 8002576:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002578:	4313      	orrs	r3, r2
 800257a:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f003 030c 	and.w	r3, r3, #12
 8002586:	2b00      	cmp	r3, #0
 8002588:	d114      	bne.n	80025b4 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	6812      	ldr	r2, [r2, #0]
 8002594:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002598:	f023 0302 	bic.w	r3, r3, #2
 800259c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	7e1b      	ldrb	r3, [r3, #24]
 80025a2:	039a      	lsls	r2, r3, #14
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	4313      	orrs	r3, r2
 80025ae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80025b0:	4313      	orrs	r3, r2
 80025b2:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	68da      	ldr	r2, [r3, #12]
 80025ba:	4b1e      	ldr	r3, [pc, #120]	; (8002634 <HAL_ADC_Init+0x3bc>)
 80025bc:	4013      	ands	r3, r2
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	6812      	ldr	r2, [r2, #0]
 80025c2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80025c4:	430b      	orrs	r3, r1
 80025c6:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	691b      	ldr	r3, [r3, #16]
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d10c      	bne.n	80025ea <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d6:	f023 010f 	bic.w	r1, r3, #15
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	1e5a      	subs	r2, r3, #1
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	430a      	orrs	r2, r1
 80025e6:	631a      	str	r2, [r3, #48]	; 0x30
 80025e8:	e007      	b.n	80025fa <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 020f 	bic.w	r2, r2, #15
 80025f8:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002604:	f023 0303 	bic.w	r3, r3, #3
 8002608:	f043 0201 	orr.w	r2, r3, #1
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	641a      	str	r2, [r3, #64]	; 0x40
 8002610:	e00a      	b.n	8002628 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	f023 0312 	bic.w	r3, r3, #18
 800261a:	f043 0210 	orr.w	r2, r3, #16
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002622:	2301      	movs	r3, #1
 8002624:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002628:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800262c:	4618      	mov	r0, r3
 800262e:	3768      	adds	r7, #104	; 0x68
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	fff0c007 	.word	0xfff0c007

08002638 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b086      	sub	sp, #24
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002644:	2300      	movs	r3, #0
 8002646:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	f003 0304 	and.w	r3, r3, #4
 8002652:	2b00      	cmp	r3, #0
 8002654:	f040 80f7 	bne.w	8002846 <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800265e:	2b01      	cmp	r3, #1
 8002660:	d101      	bne.n	8002666 <HAL_ADC_Start_DMA+0x2e>
 8002662:	2302      	movs	r3, #2
 8002664:	e0f2      	b.n	800284c <HAL_ADC_Start_DMA+0x214>
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2201      	movs	r2, #1
 800266a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002676:	d004      	beq.n	8002682 <HAL_ADC_Start_DMA+0x4a>
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a75      	ldr	r2, [pc, #468]	; (8002854 <HAL_ADC_Start_DMA+0x21c>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d109      	bne.n	8002696 <HAL_ADC_Start_DMA+0x5e>
 8002682:	4b75      	ldr	r3, [pc, #468]	; (8002858 <HAL_ADC_Start_DMA+0x220>)
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f003 031f 	and.w	r3, r3, #31
 800268a:	2b00      	cmp	r3, #0
 800268c:	bf0c      	ite	eq
 800268e:	2301      	moveq	r3, #1
 8002690:	2300      	movne	r3, #0
 8002692:	b2db      	uxtb	r3, r3
 8002694:	e008      	b.n	80026a8 <HAL_ADC_Start_DMA+0x70>
 8002696:	4b71      	ldr	r3, [pc, #452]	; (800285c <HAL_ADC_Start_DMA+0x224>)
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	f003 031f 	and.w	r3, r3, #31
 800269e:	2b00      	cmp	r3, #0
 80026a0:	bf0c      	ite	eq
 80026a2:	2301      	moveq	r3, #1
 80026a4:	2300      	movne	r3, #0
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	f000 80c5 	beq.w	8002838 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80026ae:	68f8      	ldr	r0, [r7, #12]
 80026b0:	f001 f8c0 	bl	8003834 <ADC_Enable>
 80026b4:	4603      	mov	r3, r0
 80026b6:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80026b8:	7dfb      	ldrb	r3, [r7, #23]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	f040 80b7 	bne.w	800282e <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026c8:	f023 0301 	bic.w	r3, r3, #1
 80026cc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026dc:	d004      	beq.n	80026e8 <HAL_ADC_Start_DMA+0xb0>
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a5c      	ldr	r2, [pc, #368]	; (8002854 <HAL_ADC_Start_DMA+0x21c>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d106      	bne.n	80026f6 <HAL_ADC_Start_DMA+0xbe>
 80026e8:	4b5b      	ldr	r3, [pc, #364]	; (8002858 <HAL_ADC_Start_DMA+0x220>)
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f003 031f 	and.w	r3, r3, #31
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d010      	beq.n	8002716 <HAL_ADC_Start_DMA+0xde>
 80026f4:	e005      	b.n	8002702 <HAL_ADC_Start_DMA+0xca>
 80026f6:	4b59      	ldr	r3, [pc, #356]	; (800285c <HAL_ADC_Start_DMA+0x224>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f003 031f 	and.w	r3, r3, #31
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d009      	beq.n	8002716 <HAL_ADC_Start_DMA+0xde>
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800270a:	d004      	beq.n	8002716 <HAL_ADC_Start_DMA+0xde>
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a53      	ldr	r2, [pc, #332]	; (8002860 <HAL_ADC_Start_DMA+0x228>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d115      	bne.n	8002742 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d036      	beq.n	800279e <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002734:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002738:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002740:	e02d      	b.n	800279e <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002746:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002756:	d004      	beq.n	8002762 <HAL_ADC_Start_DMA+0x12a>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a3d      	ldr	r2, [pc, #244]	; (8002854 <HAL_ADC_Start_DMA+0x21c>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d10a      	bne.n	8002778 <HAL_ADC_Start_DMA+0x140>
 8002762:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800276c:	2b00      	cmp	r3, #0
 800276e:	bf14      	ite	ne
 8002770:	2301      	movne	r3, #1
 8002772:	2300      	moveq	r3, #0
 8002774:	b2db      	uxtb	r3, r3
 8002776:	e008      	b.n	800278a <HAL_ADC_Start_DMA+0x152>
 8002778:	4b39      	ldr	r3, [pc, #228]	; (8002860 <HAL_ADC_Start_DMA+0x228>)
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002780:	2b00      	cmp	r3, #0
 8002782:	bf14      	ite	ne
 8002784:	2301      	movne	r3, #1
 8002786:	2300      	moveq	r3, #0
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d007      	beq.n	800279e <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002792:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002796:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027aa:	d106      	bne.n	80027ba <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b0:	f023 0206 	bic.w	r2, r3, #6
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	645a      	str	r2, [r3, #68]	; 0x44
 80027b8:	e002      	b.n	80027c0 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2200      	movs	r2, #0
 80027be:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027cc:	4a25      	ldr	r2, [pc, #148]	; (8002864 <HAL_ADC_Start_DMA+0x22c>)
 80027ce:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027d4:	4a24      	ldr	r2, [pc, #144]	; (8002868 <HAL_ADC_Start_DMA+0x230>)
 80027d6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027dc:	4a23      	ldr	r2, [pc, #140]	; (800286c <HAL_ADC_Start_DMA+0x234>)
 80027de:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	221c      	movs	r2, #28
 80027e6:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f042 0210 	orr.w	r2, r2, #16
 80027f6:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	68da      	ldr	r2, [r3, #12]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f042 0201 	orr.w	r2, r2, #1
 8002806:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	3340      	adds	r3, #64	; 0x40
 8002812:	4619      	mov	r1, r3
 8002814:	68ba      	ldr	r2, [r7, #8]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f001 fb63 	bl	8003ee2 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	689a      	ldr	r2, [r3, #8]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f042 0204 	orr.w	r2, r2, #4
 800282a:	609a      	str	r2, [r3, #8]
 800282c:	e00d      	b.n	800284a <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002836:	e008      	b.n	800284a <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2200      	movs	r2, #0
 8002840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002844:	e001      	b.n	800284a <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002846:	2302      	movs	r3, #2
 8002848:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800284a:	7dfb      	ldrb	r3, [r7, #23]
}
 800284c:	4618      	mov	r0, r3
 800284e:	3718      	adds	r7, #24
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	50000100 	.word	0x50000100
 8002858:	50000300 	.word	0x50000300
 800285c:	50000700 	.word	0x50000700
 8002860:	50000400 	.word	0x50000400
 8002864:	08003769 	.word	0x08003769
 8002868:	080037e3 	.word	0x080037e3
 800286c:	080037ff 	.word	0x080037ff

08002870 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8002878:	2300      	movs	r3, #0
 800287a:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 800287c:	2300      	movs	r3, #0
 800287e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8002880:	2300      	movs	r3, #0
 8002882:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0304 	and.w	r3, r3, #4
 800288e:	2b04      	cmp	r3, #4
 8002890:	d106      	bne.n	80028a0 <HAL_ADC_IRQHandler+0x30>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	2b04      	cmp	r3, #4
 800289e:	d00f      	beq.n	80028c0 <HAL_ADC_IRQHandler+0x50>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80028aa:	2b08      	cmp	r3, #8
 80028ac:	f040 80c0 	bne.w	8002a30 <HAL_ADC_IRQHandler+0x1c0>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f003 0308 	and.w	r3, r3, #8
 80028ba:	2b08      	cmp	r3, #8
 80028bc:	f040 80b8 	bne.w	8002a30 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c4:	f003 0310 	and.w	r3, r3, #16
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d105      	bne.n	80028d8 <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028e0:	d004      	beq.n	80028ec <HAL_ADC_IRQHandler+0x7c>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a95      	ldr	r2, [pc, #596]	; (8002b3c <HAL_ADC_IRQHandler+0x2cc>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d106      	bne.n	80028fa <HAL_ADC_IRQHandler+0x8a>
 80028ec:	4b94      	ldr	r3, [pc, #592]	; (8002b40 <HAL_ADC_IRQHandler+0x2d0>)
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 031f 	and.w	r3, r3, #31
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d03e      	beq.n	8002976 <HAL_ADC_IRQHandler+0x106>
 80028f8:	e005      	b.n	8002906 <HAL_ADC_IRQHandler+0x96>
 80028fa:	4b92      	ldr	r3, [pc, #584]	; (8002b44 <HAL_ADC_IRQHandler+0x2d4>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f003 031f 	and.w	r3, r3, #31
 8002902:	2b00      	cmp	r3, #0
 8002904:	d037      	beq.n	8002976 <HAL_ADC_IRQHandler+0x106>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800290e:	d004      	beq.n	800291a <HAL_ADC_IRQHandler+0xaa>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a89      	ldr	r2, [pc, #548]	; (8002b3c <HAL_ADC_IRQHandler+0x2cc>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d106      	bne.n	8002928 <HAL_ADC_IRQHandler+0xb8>
 800291a:	4b89      	ldr	r3, [pc, #548]	; (8002b40 <HAL_ADC_IRQHandler+0x2d0>)
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f003 031f 	and.w	r3, r3, #31
 8002922:	2b05      	cmp	r3, #5
 8002924:	d027      	beq.n	8002976 <HAL_ADC_IRQHandler+0x106>
 8002926:	e005      	b.n	8002934 <HAL_ADC_IRQHandler+0xc4>
 8002928:	4b86      	ldr	r3, [pc, #536]	; (8002b44 <HAL_ADC_IRQHandler+0x2d4>)
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 031f 	and.w	r3, r3, #31
 8002930:	2b05      	cmp	r3, #5
 8002932:	d020      	beq.n	8002976 <HAL_ADC_IRQHandler+0x106>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800293c:	d004      	beq.n	8002948 <HAL_ADC_IRQHandler+0xd8>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a7e      	ldr	r2, [pc, #504]	; (8002b3c <HAL_ADC_IRQHandler+0x2cc>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d106      	bne.n	8002956 <HAL_ADC_IRQHandler+0xe6>
 8002948:	4b7d      	ldr	r3, [pc, #500]	; (8002b40 <HAL_ADC_IRQHandler+0x2d0>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f003 031f 	and.w	r3, r3, #31
 8002950:	2b09      	cmp	r3, #9
 8002952:	d010      	beq.n	8002976 <HAL_ADC_IRQHandler+0x106>
 8002954:	e005      	b.n	8002962 <HAL_ADC_IRQHandler+0xf2>
 8002956:	4b7b      	ldr	r3, [pc, #492]	; (8002b44 <HAL_ADC_IRQHandler+0x2d4>)
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f003 031f 	and.w	r3, r3, #31
 800295e:	2b09      	cmp	r3, #9
 8002960:	d009      	beq.n	8002976 <HAL_ADC_IRQHandler+0x106>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800296a:	d004      	beq.n	8002976 <HAL_ADC_IRQHandler+0x106>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a75      	ldr	r2, [pc, #468]	; (8002b48 <HAL_ADC_IRQHandler+0x2d8>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d104      	bne.n	8002980 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	613b      	str	r3, [r7, #16]
 800297e:	e00f      	b.n	80029a0 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002988:	d004      	beq.n	8002994 <HAL_ADC_IRQHandler+0x124>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a6b      	ldr	r2, [pc, #428]	; (8002b3c <HAL_ADC_IRQHandler+0x2cc>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d102      	bne.n	800299a <HAL_ADC_IRQHandler+0x12a>
 8002994:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002998:	e000      	b.n	800299c <HAL_ADC_IRQHandler+0x12c>
 800299a:	4b6b      	ldr	r3, [pc, #428]	; (8002b48 <HAL_ADC_IRQHandler+0x2d8>)
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d139      	bne.n	8002a22 <HAL_ADC_IRQHandler+0x1b2>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d134      	bne.n	8002a22 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0308 	and.w	r3, r3, #8
 80029c2:	2b08      	cmp	r3, #8
 80029c4:	d12d      	bne.n	8002a22 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f003 0304 	and.w	r3, r3, #4
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d11a      	bne.n	8002a0a <HAL_ADC_IRQHandler+0x19a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f022 020c 	bic.w	r2, r2, #12
 80029e2:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d112      	bne.n	8002a22 <HAL_ADC_IRQHandler+0x1b2>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a00:	f043 0201 	orr.w	r2, r3, #1
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	641a      	str	r2, [r3, #64]	; 0x40
 8002a08:	e00b      	b.n	8002a22 <HAL_ADC_IRQHandler+0x1b2>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0e:	f043 0210 	orr.w	r2, r3, #16
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a1a:	f043 0201 	orr.w	r2, r3, #1
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f7ff fc00 	bl	8002228 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	220c      	movs	r2, #12
 8002a2e:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0320 	and.w	r3, r3, #32
 8002a3a:	2b20      	cmp	r3, #32
 8002a3c:	d106      	bne.n	8002a4c <HAL_ADC_IRQHandler+0x1dc>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f003 0320 	and.w	r3, r3, #32
 8002a48:	2b20      	cmp	r3, #32
 8002a4a:	d00f      	beq.n	8002a6c <HAL_ADC_IRQHandler+0x1fc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8002a56:	2b40      	cmp	r3, #64	; 0x40
 8002a58:	f040 813c 	bne.w	8002cd4 <HAL_ADC_IRQHandler+0x464>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a66:	2b40      	cmp	r3, #64	; 0x40
 8002a68:	f040 8134 	bne.w	8002cd4 <HAL_ADC_IRQHandler+0x464>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a80:	d004      	beq.n	8002a8c <HAL_ADC_IRQHandler+0x21c>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a2d      	ldr	r2, [pc, #180]	; (8002b3c <HAL_ADC_IRQHandler+0x2cc>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d106      	bne.n	8002a9a <HAL_ADC_IRQHandler+0x22a>
 8002a8c:	4b2c      	ldr	r3, [pc, #176]	; (8002b40 <HAL_ADC_IRQHandler+0x2d0>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f003 031f 	and.w	r3, r3, #31
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d03e      	beq.n	8002b16 <HAL_ADC_IRQHandler+0x2a6>
 8002a98:	e005      	b.n	8002aa6 <HAL_ADC_IRQHandler+0x236>
 8002a9a:	4b2a      	ldr	r3, [pc, #168]	; (8002b44 <HAL_ADC_IRQHandler+0x2d4>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 031f 	and.w	r3, r3, #31
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d037      	beq.n	8002b16 <HAL_ADC_IRQHandler+0x2a6>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002aae:	d004      	beq.n	8002aba <HAL_ADC_IRQHandler+0x24a>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a21      	ldr	r2, [pc, #132]	; (8002b3c <HAL_ADC_IRQHandler+0x2cc>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d106      	bne.n	8002ac8 <HAL_ADC_IRQHandler+0x258>
 8002aba:	4b21      	ldr	r3, [pc, #132]	; (8002b40 <HAL_ADC_IRQHandler+0x2d0>)
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	f003 031f 	and.w	r3, r3, #31
 8002ac2:	2b05      	cmp	r3, #5
 8002ac4:	d027      	beq.n	8002b16 <HAL_ADC_IRQHandler+0x2a6>
 8002ac6:	e005      	b.n	8002ad4 <HAL_ADC_IRQHandler+0x264>
 8002ac8:	4b1e      	ldr	r3, [pc, #120]	; (8002b44 <HAL_ADC_IRQHandler+0x2d4>)
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 031f 	and.w	r3, r3, #31
 8002ad0:	2b05      	cmp	r3, #5
 8002ad2:	d020      	beq.n	8002b16 <HAL_ADC_IRQHandler+0x2a6>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002adc:	d004      	beq.n	8002ae8 <HAL_ADC_IRQHandler+0x278>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a16      	ldr	r2, [pc, #88]	; (8002b3c <HAL_ADC_IRQHandler+0x2cc>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d106      	bne.n	8002af6 <HAL_ADC_IRQHandler+0x286>
 8002ae8:	4b15      	ldr	r3, [pc, #84]	; (8002b40 <HAL_ADC_IRQHandler+0x2d0>)
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f003 031f 	and.w	r3, r3, #31
 8002af0:	2b09      	cmp	r3, #9
 8002af2:	d010      	beq.n	8002b16 <HAL_ADC_IRQHandler+0x2a6>
 8002af4:	e005      	b.n	8002b02 <HAL_ADC_IRQHandler+0x292>
 8002af6:	4b13      	ldr	r3, [pc, #76]	; (8002b44 <HAL_ADC_IRQHandler+0x2d4>)
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 031f 	and.w	r3, r3, #31
 8002afe:	2b09      	cmp	r3, #9
 8002b00:	d009      	beq.n	8002b16 <HAL_ADC_IRQHandler+0x2a6>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b0a:	d004      	beq.n	8002b16 <HAL_ADC_IRQHandler+0x2a6>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a0d      	ldr	r2, [pc, #52]	; (8002b48 <HAL_ADC_IRQHandler+0x2d8>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d104      	bne.n	8002b20 <HAL_ADC_IRQHandler+0x2b0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	613b      	str	r3, [r7, #16]
 8002b1e:	e018      	b.n	8002b52 <HAL_ADC_IRQHandler+0x2e2>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b28:	d004      	beq.n	8002b34 <HAL_ADC_IRQHandler+0x2c4>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a03      	ldr	r2, [pc, #12]	; (8002b3c <HAL_ADC_IRQHandler+0x2cc>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d10b      	bne.n	8002b4c <HAL_ADC_IRQHandler+0x2dc>
 8002b34:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b38:	e009      	b.n	8002b4e <HAL_ADC_IRQHandler+0x2de>
 8002b3a:	bf00      	nop
 8002b3c:	50000100 	.word	0x50000100
 8002b40:	50000300 	.word	0x50000300
 8002b44:	50000700 	.word	0x50000700
 8002b48:	50000400 	.word	0x50000400
 8002b4c:	4b9d      	ldr	r3, [pc, #628]	; (8002dc4 <HAL_ADC_IRQHandler+0x554>)
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b58:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d013      	beq.n	8002b88 <HAL_ADC_IRQHandler+0x318>
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	f040 80ad 	bne.w	8002cc6 <HAL_ADC_IRQHandler+0x456>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f040 80a5 	bne.w	8002cc6 <HAL_ADC_IRQHandler+0x456>
        (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )   )
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	f040 809f 	bne.w	8002cc6 <HAL_ADC_IRQHandler+0x456>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b92:	2b40      	cmp	r3, #64	; 0x40
 8002b94:	f040 8097 	bne.w	8002cc6 <HAL_ADC_IRQHandler+0x456>
      {
        
        /* Get relevant register CFGR in ADC instance of ADC master or slave  */
        /* in function of multimode state (for devices with multimode         */
        /* available).                                                        */
        if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ba0:	d004      	beq.n	8002bac <HAL_ADC_IRQHandler+0x33c>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a88      	ldr	r2, [pc, #544]	; (8002dc8 <HAL_ADC_IRQHandler+0x558>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d106      	bne.n	8002bba <HAL_ADC_IRQHandler+0x34a>
 8002bac:	4b87      	ldr	r3, [pc, #540]	; (8002dcc <HAL_ADC_IRQHandler+0x55c>)
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f003 031f 	and.w	r3, r3, #31
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d03e      	beq.n	8002c36 <HAL_ADC_IRQHandler+0x3c6>
 8002bb8:	e005      	b.n	8002bc6 <HAL_ADC_IRQHandler+0x356>
 8002bba:	4b85      	ldr	r3, [pc, #532]	; (8002dd0 <HAL_ADC_IRQHandler+0x560>)
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	f003 031f 	and.w	r3, r3, #31
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d037      	beq.n	8002c36 <HAL_ADC_IRQHandler+0x3c6>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bce:	d004      	beq.n	8002bda <HAL_ADC_IRQHandler+0x36a>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a7c      	ldr	r2, [pc, #496]	; (8002dc8 <HAL_ADC_IRQHandler+0x558>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d106      	bne.n	8002be8 <HAL_ADC_IRQHandler+0x378>
 8002bda:	4b7c      	ldr	r3, [pc, #496]	; (8002dcc <HAL_ADC_IRQHandler+0x55c>)
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f003 031f 	and.w	r3, r3, #31
 8002be2:	2b06      	cmp	r3, #6
 8002be4:	d027      	beq.n	8002c36 <HAL_ADC_IRQHandler+0x3c6>
 8002be6:	e005      	b.n	8002bf4 <HAL_ADC_IRQHandler+0x384>
 8002be8:	4b79      	ldr	r3, [pc, #484]	; (8002dd0 <HAL_ADC_IRQHandler+0x560>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f003 031f 	and.w	r3, r3, #31
 8002bf0:	2b06      	cmp	r3, #6
 8002bf2:	d020      	beq.n	8002c36 <HAL_ADC_IRQHandler+0x3c6>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bfc:	d004      	beq.n	8002c08 <HAL_ADC_IRQHandler+0x398>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a71      	ldr	r2, [pc, #452]	; (8002dc8 <HAL_ADC_IRQHandler+0x558>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d106      	bne.n	8002c16 <HAL_ADC_IRQHandler+0x3a6>
 8002c08:	4b70      	ldr	r3, [pc, #448]	; (8002dcc <HAL_ADC_IRQHandler+0x55c>)
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f003 031f 	and.w	r3, r3, #31
 8002c10:	2b07      	cmp	r3, #7
 8002c12:	d010      	beq.n	8002c36 <HAL_ADC_IRQHandler+0x3c6>
 8002c14:	e005      	b.n	8002c22 <HAL_ADC_IRQHandler+0x3b2>
 8002c16:	4b6e      	ldr	r3, [pc, #440]	; (8002dd0 <HAL_ADC_IRQHandler+0x560>)
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f003 031f 	and.w	r3, r3, #31
 8002c1e:	2b07      	cmp	r3, #7
 8002c20:	d009      	beq.n	8002c36 <HAL_ADC_IRQHandler+0x3c6>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c2a:	d004      	beq.n	8002c36 <HAL_ADC_IRQHandler+0x3c6>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a64      	ldr	r2, [pc, #400]	; (8002dc4 <HAL_ADC_IRQHandler+0x554>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d104      	bne.n	8002c40 <HAL_ADC_IRQHandler+0x3d0>
        {
          tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	60fb      	str	r3, [r7, #12]
 8002c3e:	e00f      	b.n	8002c60 <HAL_ADC_IRQHandler+0x3f0>
        }
        else
        {
          tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c48:	d004      	beq.n	8002c54 <HAL_ADC_IRQHandler+0x3e4>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a5e      	ldr	r2, [pc, #376]	; (8002dc8 <HAL_ADC_IRQHandler+0x558>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d102      	bne.n	8002c5a <HAL_ADC_IRQHandler+0x3ea>
 8002c54:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002c58:	e000      	b.n	8002c5c <HAL_ADC_IRQHandler+0x3ec>
 8002c5a:	4b5a      	ldr	r3, [pc, #360]	; (8002dc4 <HAL_ADC_IRQHandler+0x554>)
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	60fb      	str	r3, [r7, #12]
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d12d      	bne.n	8002cc6 <HAL_ADC_IRQHandler+0x456>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f003 0308 	and.w	r3, r3, #8
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d11a      	bne.n	8002cae <HAL_ADC_IRQHandler+0x43e>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	685a      	ldr	r2, [r3, #4]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002c86:	605a      	str	r2, [r3, #4]
            
            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	641a      	str	r2, [r3, #64]	; 0x40

            if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d112      	bne.n	8002cc6 <HAL_ADC_IRQHandler+0x456>
            { 
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca4:	f043 0201 	orr.w	r2, r3, #1
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	641a      	str	r2, [r3, #64]	; 0x40
 8002cac:	e00b      	b.n	8002cc6 <HAL_ADC_IRQHandler+0x456>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb2:	f043 0210 	orr.w	r2, r3, #16
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	641a      	str	r2, [r3, #64]	; 0x40
          
            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cbe:	f043 0201 	orr.w	r2, r3, #1
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f948 	bl	8002f5c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2260      	movs	r2, #96	; 0x60
 8002cd2:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cde:	2b80      	cmp	r3, #128	; 0x80
 8002ce0:	d113      	bne.n	8002d0a <HAL_ADC_IRQHandler+0x49a>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cec:	2b80      	cmp	r3, #128	; 0x80
 8002cee:	d10c      	bne.n	8002d0a <HAL_ADC_IRQHandler+0x49a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f7ff faa7 	bl	8002250 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2280      	movs	r2, #128	; 0x80
 8002d08:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d18:	d115      	bne.n	8002d46 <HAL_ADC_IRQHandler+0x4d6>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d28:	d10d      	bne.n	8002d46 <HAL_ADC_IRQHandler+0x4d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 f924 	bl	8002f84 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d44:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d54:	d115      	bne.n	8002d82 <HAL_ADC_IRQHandler+0x512>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d64:	d10d      	bne.n	8002d82 <HAL_ADC_IRQHandler+0x512>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f000 f910 	bl	8002f98 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d80:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0310 	and.w	r3, r3, #16
 8002d8c:	2b10      	cmp	r3, #16
 8002d8e:	d151      	bne.n	8002e34 <HAL_ADC_IRQHandler+0x5c4>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f003 0310 	and.w	r3, r3, #16
 8002d9a:	2b10      	cmp	r3, #16
 8002d9c:	d14a      	bne.n	8002e34 <HAL_ADC_IRQHandler+0x5c4>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d102      	bne.n	8002dac <HAL_ADC_IRQHandler+0x53c>
    {
      overrun_error = 1U;
 8002da6:	2301      	movs	r3, #1
 8002da8:	617b      	str	r3, [r7, #20]
 8002daa:	e02d      	b.n	8002e08 <HAL_ADC_IRQHandler+0x598>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002db4:	d004      	beq.n	8002dc0 <HAL_ADC_IRQHandler+0x550>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a03      	ldr	r2, [pc, #12]	; (8002dc8 <HAL_ADC_IRQHandler+0x558>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d109      	bne.n	8002dd4 <HAL_ADC_IRQHandler+0x564>
 8002dc0:	4b02      	ldr	r3, [pc, #8]	; (8002dcc <HAL_ADC_IRQHandler+0x55c>)
 8002dc2:	e008      	b.n	8002dd6 <HAL_ADC_IRQHandler+0x566>
 8002dc4:	50000400 	.word	0x50000400
 8002dc8:	50000100 	.word	0x50000100
 8002dcc:	50000300 	.word	0x50000300
 8002dd0:	50000700 	.word	0x50000700
 8002dd4:	4b2b      	ldr	r3, [pc, #172]	; (8002e84 <HAL_ADC_IRQHandler+0x614>)
 8002dd6:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f003 031f 	and.w	r3, r3, #31
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d109      	bne.n	8002df8 <HAL_ADC_IRQHandler+0x588>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d10a      	bne.n	8002e08 <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8002df2:	2301      	movs	r3, #1
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	e007      	b.n	8002e08 <HAL_ADC_IRQHandler+0x598>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d001      	beq.n	8002e08 <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8002e04:	2301      	movs	r3, #1
 8002e06:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d10e      	bne.n	8002e2c <HAL_ADC_IRQHandler+0x5bc>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e12:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1e:	f043 0202 	orr.w	r2, r3, #2
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f7ff fa1c 	bl	8002264 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2210      	movs	r2, #16
 8002e32:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e42:	d11b      	bne.n	8002e7c <HAL_ADC_IRQHandler+0x60c>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e52:	d113      	bne.n	8002e7c <HAL_ADC_IRQHandler+0x60c>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e58:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e64:	f043 0208 	orr.w	r2, r3, #8
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e74:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 f87a 	bl	8002f70 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8002e7c:	bf00      	nop
 8002e7e:	3718      	adds	r7, #24
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	50000700 	.word	0x50000700

08002e88 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e92:	2300      	movs	r3, #0
 8002e94:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d101      	bne.n	8002ea4 <HAL_ADCEx_Calibration_Start+0x1c>
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	e057      	b.n	8002f54 <HAL_ADCEx_Calibration_Start+0xcc>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	f000 fd1f 	bl	80038f0 <ADC_Disable>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002eb6:	7bfb      	ldrb	r3, [r7, #15]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d146      	bne.n	8002f4a <HAL_ADCEx_Calibration_Start+0xc2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8002ed0:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d107      	bne.n	8002ee8 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	689a      	ldr	r2, [r3, #8]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ee6:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689a      	ldr	r2, [r3, #8]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002ef6:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8002ef8:	f7ff f968 	bl	80021cc <HAL_GetTick>
 8002efc:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002efe:	e014      	b.n	8002f2a <HAL_ADCEx_Calibration_Start+0xa2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002f00:	f7ff f964 	bl	80021cc <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b0a      	cmp	r3, #10
 8002f0c:	d90d      	bls.n	8002f2a <HAL_ADCEx_Calibration_Start+0xa2>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f12:	f023 0312 	bic.w	r3, r3, #18
 8002f16:	f043 0210 	orr.w	r2, r3, #16
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e014      	b.n	8002f54 <HAL_ADCEx_Calibration_Start+0xcc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002f34:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002f38:	d0e2      	beq.n	8002f00 <HAL_ADCEx_Calibration_Start+0x78>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	f023 0303 	bic.w	r3, r3, #3
 8002f42:	f043 0201 	orr.w	r2, r3, #1
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3710      	adds	r7, #16
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr

08002f70 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8002f78:	bf00      	nop
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr

08002f84 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8002f8c:	bf00      	nop
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8002fa0:	bf00      	nop
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b09b      	sub	sp, #108	; 0x6c
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d101      	bne.n	8002fce <HAL_ADC_ConfigChannel+0x22>
 8002fca:	2302      	movs	r3, #2
 8002fcc:	e2cb      	b.n	8003566 <HAL_ADC_ConfigChannel+0x5ba>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f003 0304 	and.w	r3, r3, #4
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f040 82af 	bne.w	8003544 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	2b04      	cmp	r3, #4
 8002fec:	d81c      	bhi.n	8003028 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685a      	ldr	r2, [r3, #4]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	4413      	add	r3, r2
 8002ffe:	005b      	lsls	r3, r3, #1
 8003000:	461a      	mov	r2, r3
 8003002:	231f      	movs	r3, #31
 8003004:	4093      	lsls	r3, r2
 8003006:	43db      	mvns	r3, r3
 8003008:	4019      	ands	r1, r3
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	6818      	ldr	r0, [r3, #0]
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	685a      	ldr	r2, [r3, #4]
 8003012:	4613      	mov	r3, r2
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	4413      	add	r3, r2
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	fa00 f203 	lsl.w	r2, r0, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	631a      	str	r2, [r3, #48]	; 0x30
 8003026:	e063      	b.n	80030f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	2b09      	cmp	r3, #9
 800302e:	d81e      	bhi.n	800306e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	685a      	ldr	r2, [r3, #4]
 800303a:	4613      	mov	r3, r2
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	4413      	add	r3, r2
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	3b1e      	subs	r3, #30
 8003044:	221f      	movs	r2, #31
 8003046:	fa02 f303 	lsl.w	r3, r2, r3
 800304a:	43db      	mvns	r3, r3
 800304c:	4019      	ands	r1, r3
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	6818      	ldr	r0, [r3, #0]
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	685a      	ldr	r2, [r3, #4]
 8003056:	4613      	mov	r3, r2
 8003058:	005b      	lsls	r3, r3, #1
 800305a:	4413      	add	r3, r2
 800305c:	005b      	lsls	r3, r3, #1
 800305e:	3b1e      	subs	r3, #30
 8003060:	fa00 f203 	lsl.w	r2, r0, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	635a      	str	r2, [r3, #52]	; 0x34
 800306c:	e040      	b.n	80030f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	2b0e      	cmp	r3, #14
 8003074:	d81e      	bhi.n	80030b4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	685a      	ldr	r2, [r3, #4]
 8003080:	4613      	mov	r3, r2
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	4413      	add	r3, r2
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	3b3c      	subs	r3, #60	; 0x3c
 800308a:	221f      	movs	r2, #31
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	43db      	mvns	r3, r3
 8003092:	4019      	ands	r1, r3
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	6818      	ldr	r0, [r3, #0]
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	4613      	mov	r3, r2
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	4413      	add	r3, r2
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	3b3c      	subs	r3, #60	; 0x3c
 80030a6:	fa00 f203 	lsl.w	r2, r0, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	430a      	orrs	r2, r1
 80030b0:	639a      	str	r2, [r3, #56]	; 0x38
 80030b2:	e01d      	b.n	80030f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	685a      	ldr	r2, [r3, #4]
 80030be:	4613      	mov	r3, r2
 80030c0:	005b      	lsls	r3, r3, #1
 80030c2:	4413      	add	r3, r2
 80030c4:	005b      	lsls	r3, r3, #1
 80030c6:	3b5a      	subs	r3, #90	; 0x5a
 80030c8:	221f      	movs	r2, #31
 80030ca:	fa02 f303 	lsl.w	r3, r2, r3
 80030ce:	43db      	mvns	r3, r3
 80030d0:	4019      	ands	r1, r3
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	6818      	ldr	r0, [r3, #0]
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685a      	ldr	r2, [r3, #4]
 80030da:	4613      	mov	r3, r2
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	4413      	add	r3, r2
 80030e0:	005b      	lsls	r3, r3, #1
 80030e2:	3b5a      	subs	r3, #90	; 0x5a
 80030e4:	fa00 f203 	lsl.w	r2, r0, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	430a      	orrs	r2, r1
 80030ee:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f003 030c 	and.w	r3, r3, #12
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f040 80e5 	bne.w	80032ca <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2b09      	cmp	r3, #9
 8003106:	d91c      	bls.n	8003142 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	6999      	ldr	r1, [r3, #24]
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	4613      	mov	r3, r2
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	4413      	add	r3, r2
 8003118:	3b1e      	subs	r3, #30
 800311a:	2207      	movs	r2, #7
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	43db      	mvns	r3, r3
 8003122:	4019      	ands	r1, r3
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	6898      	ldr	r0, [r3, #8]
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	4613      	mov	r3, r2
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	4413      	add	r3, r2
 8003132:	3b1e      	subs	r3, #30
 8003134:	fa00 f203 	lsl.w	r2, r0, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	430a      	orrs	r2, r1
 800313e:	619a      	str	r2, [r3, #24]
 8003140:	e019      	b.n	8003176 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	6959      	ldr	r1, [r3, #20]
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	4613      	mov	r3, r2
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	4413      	add	r3, r2
 8003152:	2207      	movs	r2, #7
 8003154:	fa02 f303 	lsl.w	r3, r2, r3
 8003158:	43db      	mvns	r3, r3
 800315a:	4019      	ands	r1, r3
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	6898      	ldr	r0, [r3, #8]
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	4613      	mov	r3, r2
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	4413      	add	r3, r2
 800316a:	fa00 f203 	lsl.w	r2, r0, r3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	430a      	orrs	r2, r1
 8003174:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	695a      	ldr	r2, [r3, #20]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	08db      	lsrs	r3, r3, #3
 8003182:	f003 0303 	and.w	r3, r3, #3
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	fa02 f303 	lsl.w	r3, r2, r3
 800318c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	3b01      	subs	r3, #1
 8003194:	2b03      	cmp	r3, #3
 8003196:	d84f      	bhi.n	8003238 <HAL_ADC_ConfigChannel+0x28c>
 8003198:	a201      	add	r2, pc, #4	; (adr r2, 80031a0 <HAL_ADC_ConfigChannel+0x1f4>)
 800319a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800319e:	bf00      	nop
 80031a0:	080031b1 	.word	0x080031b1
 80031a4:	080031d3 	.word	0x080031d3
 80031a8:	080031f5 	.word	0x080031f5
 80031ac:	08003217 	.word	0x08003217
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80031b6:	4b9f      	ldr	r3, [pc, #636]	; (8003434 <HAL_ADC_ConfigChannel+0x488>)
 80031b8:	4013      	ands	r3, r2
 80031ba:	683a      	ldr	r2, [r7, #0]
 80031bc:	6812      	ldr	r2, [r2, #0]
 80031be:	0691      	lsls	r1, r2, #26
 80031c0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80031c2:	430a      	orrs	r2, r1
 80031c4:	431a      	orrs	r2, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80031ce:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80031d0:	e07e      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80031d8:	4b96      	ldr	r3, [pc, #600]	; (8003434 <HAL_ADC_ConfigChannel+0x488>)
 80031da:	4013      	ands	r3, r2
 80031dc:	683a      	ldr	r2, [r7, #0]
 80031de:	6812      	ldr	r2, [r2, #0]
 80031e0:	0691      	lsls	r1, r2, #26
 80031e2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80031e4:	430a      	orrs	r2, r1
 80031e6:	431a      	orrs	r2, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80031f0:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80031f2:	e06d      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80031fa:	4b8e      	ldr	r3, [pc, #568]	; (8003434 <HAL_ADC_ConfigChannel+0x488>)
 80031fc:	4013      	ands	r3, r2
 80031fe:	683a      	ldr	r2, [r7, #0]
 8003200:	6812      	ldr	r2, [r2, #0]
 8003202:	0691      	lsls	r1, r2, #26
 8003204:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003206:	430a      	orrs	r2, r1
 8003208:	431a      	orrs	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003212:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003214:	e05c      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800321c:	4b85      	ldr	r3, [pc, #532]	; (8003434 <HAL_ADC_ConfigChannel+0x488>)
 800321e:	4013      	ands	r3, r2
 8003220:	683a      	ldr	r2, [r7, #0]
 8003222:	6812      	ldr	r2, [r2, #0]
 8003224:	0691      	lsls	r1, r2, #26
 8003226:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003228:	430a      	orrs	r2, r1
 800322a:	431a      	orrs	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003234:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003236:	e04b      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800323e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	069b      	lsls	r3, r3, #26
 8003248:	429a      	cmp	r2, r3
 800324a:	d107      	bne.n	800325c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800325a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003262:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	069b      	lsls	r3, r3, #26
 800326c:	429a      	cmp	r2, r3
 800326e:	d107      	bne.n	8003280 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800327e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003286:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	069b      	lsls	r3, r3, #26
 8003290:	429a      	cmp	r2, r3
 8003292:	d107      	bne.n	80032a4 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80032a2:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032aa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	069b      	lsls	r3, r3, #26
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d10a      	bne.n	80032ce <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80032c6:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80032c8:	e001      	b.n	80032ce <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80032ca:	bf00      	nop
 80032cc:	e000      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x324>
      break;
 80032ce:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	f003 0303 	and.w	r3, r3, #3
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d108      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x344>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0301 	and.w	r3, r3, #1
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d101      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x344>
 80032ec:	2301      	movs	r3, #1
 80032ee:	e000      	b.n	80032f2 <HAL_ADC_ConfigChannel+0x346>
 80032f0:	2300      	movs	r3, #0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	f040 8131 	bne.w	800355a <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d00f      	beq.n	8003320 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2201      	movs	r2, #1
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	43da      	mvns	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	400a      	ands	r2, r1
 800331a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800331e:	e049      	b.n	80033b4 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2201      	movs	r2, #1
 800332e:	409a      	lsls	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	430a      	orrs	r2, r1
 8003336:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2b09      	cmp	r3, #9
 8003340:	d91c      	bls.n	800337c <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	6999      	ldr	r1, [r3, #24]
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	4613      	mov	r3, r2
 800334e:	005b      	lsls	r3, r3, #1
 8003350:	4413      	add	r3, r2
 8003352:	3b1b      	subs	r3, #27
 8003354:	2207      	movs	r2, #7
 8003356:	fa02 f303 	lsl.w	r3, r2, r3
 800335a:	43db      	mvns	r3, r3
 800335c:	4019      	ands	r1, r3
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	6898      	ldr	r0, [r3, #8]
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	4613      	mov	r3, r2
 8003368:	005b      	lsls	r3, r3, #1
 800336a:	4413      	add	r3, r2
 800336c:	3b1b      	subs	r3, #27
 800336e:	fa00 f203 	lsl.w	r2, r0, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	619a      	str	r2, [r3, #24]
 800337a:	e01b      	b.n	80033b4 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6959      	ldr	r1, [r3, #20]
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	1c5a      	adds	r2, r3, #1
 8003388:	4613      	mov	r3, r2
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	4413      	add	r3, r2
 800338e:	2207      	movs	r2, #7
 8003390:	fa02 f303 	lsl.w	r3, r2, r3
 8003394:	43db      	mvns	r3, r3
 8003396:	4019      	ands	r1, r3
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	6898      	ldr	r0, [r3, #8]
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	1c5a      	adds	r2, r3, #1
 80033a2:	4613      	mov	r3, r2
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	4413      	add	r3, r2
 80033a8:	fa00 f203 	lsl.w	r2, r0, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	430a      	orrs	r2, r1
 80033b2:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033bc:	d004      	beq.n	80033c8 <HAL_ADC_ConfigChannel+0x41c>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a1d      	ldr	r2, [pc, #116]	; (8003438 <HAL_ADC_ConfigChannel+0x48c>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d101      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x420>
 80033c8:	4b1c      	ldr	r3, [pc, #112]	; (800343c <HAL_ADC_ConfigChannel+0x490>)
 80033ca:	e000      	b.n	80033ce <HAL_ADC_ConfigChannel+0x422>
 80033cc:	4b1c      	ldr	r3, [pc, #112]	; (8003440 <HAL_ADC_ConfigChannel+0x494>)
 80033ce:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2b10      	cmp	r3, #16
 80033d6:	d105      	bne.n	80033e4 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80033d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d015      	beq.n	8003410 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80033e8:	2b11      	cmp	r3, #17
 80033ea:	d105      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80033ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d00b      	beq.n	8003410 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80033fc:	2b12      	cmp	r3, #18
 80033fe:	f040 80ac 	bne.w	800355a <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003402:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800340a:	2b00      	cmp	r3, #0
 800340c:	f040 80a5 	bne.w	800355a <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003418:	d102      	bne.n	8003420 <HAL_ADC_ConfigChannel+0x474>
 800341a:	4b07      	ldr	r3, [pc, #28]	; (8003438 <HAL_ADC_ConfigChannel+0x48c>)
 800341c:	60fb      	str	r3, [r7, #12]
 800341e:	e023      	b.n	8003468 <HAL_ADC_ConfigChannel+0x4bc>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a04      	ldr	r2, [pc, #16]	; (8003438 <HAL_ADC_ConfigChannel+0x48c>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d10c      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x498>
 800342a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800342e:	60fb      	str	r3, [r7, #12]
 8003430:	e01a      	b.n	8003468 <HAL_ADC_ConfigChannel+0x4bc>
 8003432:	bf00      	nop
 8003434:	83fff000 	.word	0x83fff000
 8003438:	50000100 	.word	0x50000100
 800343c:	50000300 	.word	0x50000300
 8003440:	50000700 	.word	0x50000700
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a4a      	ldr	r2, [pc, #296]	; (8003574 <HAL_ADC_ConfigChannel+0x5c8>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d102      	bne.n	8003454 <HAL_ADC_ConfigChannel+0x4a8>
 800344e:	4b4a      	ldr	r3, [pc, #296]	; (8003578 <HAL_ADC_ConfigChannel+0x5cc>)
 8003450:	60fb      	str	r3, [r7, #12]
 8003452:	e009      	b.n	8003468 <HAL_ADC_ConfigChannel+0x4bc>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a47      	ldr	r2, [pc, #284]	; (8003578 <HAL_ADC_ConfigChannel+0x5cc>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d102      	bne.n	8003464 <HAL_ADC_ConfigChannel+0x4b8>
 800345e:	4b45      	ldr	r3, [pc, #276]	; (8003574 <HAL_ADC_ConfigChannel+0x5c8>)
 8003460:	60fb      	str	r3, [r7, #12]
 8003462:	e001      	b.n	8003468 <HAL_ADC_ConfigChannel+0x4bc>
 8003464:	2300      	movs	r3, #0
 8003466:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f003 0303 	and.w	r3, r3, #3
 8003472:	2b01      	cmp	r3, #1
 8003474:	d108      	bne.n	8003488 <HAL_ADC_ConfigChannel+0x4dc>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0301 	and.w	r3, r3, #1
 8003480:	2b01      	cmp	r3, #1
 8003482:	d101      	bne.n	8003488 <HAL_ADC_ConfigChannel+0x4dc>
 8003484:	2301      	movs	r3, #1
 8003486:	e000      	b.n	800348a <HAL_ADC_ConfigChannel+0x4de>
 8003488:	2300      	movs	r3, #0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d150      	bne.n	8003530 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800348e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003490:	2b00      	cmp	r3, #0
 8003492:	d010      	beq.n	80034b6 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f003 0303 	and.w	r3, r3, #3
 800349c:	2b01      	cmp	r3, #1
 800349e:	d107      	bne.n	80034b0 <HAL_ADC_ConfigChannel+0x504>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d101      	bne.n	80034b0 <HAL_ADC_ConfigChannel+0x504>
 80034ac:	2301      	movs	r3, #1
 80034ae:	e000      	b.n	80034b2 <HAL_ADC_ConfigChannel+0x506>
 80034b0:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d13c      	bne.n	8003530 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2b10      	cmp	r3, #16
 80034bc:	d11d      	bne.n	80034fa <HAL_ADC_ConfigChannel+0x54e>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034c6:	d118      	bne.n	80034fa <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80034c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80034d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034d2:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034d4:	4b29      	ldr	r3, [pc, #164]	; (800357c <HAL_ADC_ConfigChannel+0x5d0>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a29      	ldr	r2, [pc, #164]	; (8003580 <HAL_ADC_ConfigChannel+0x5d4>)
 80034da:	fba2 2303 	umull	r2, r3, r2, r3
 80034de:	0c9a      	lsrs	r2, r3, #18
 80034e0:	4613      	mov	r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4413      	add	r3, r2
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034ea:	e002      	b.n	80034f2 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	3b01      	subs	r3, #1
 80034f0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d1f9      	bne.n	80034ec <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80034f8:	e02e      	b.n	8003558 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2b11      	cmp	r3, #17
 8003500:	d10b      	bne.n	800351a <HAL_ADC_ConfigChannel+0x56e>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800350a:	d106      	bne.n	800351a <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800350c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003514:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003516:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003518:	e01e      	b.n	8003558 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2b12      	cmp	r3, #18
 8003520:	d11a      	bne.n	8003558 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003522:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800352a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800352c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800352e:	e013      	b.n	8003558 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003534:	f043 0220 	orr.w	r2, r3, #32
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003542:	e00a      	b.n	800355a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003548:	f043 0220 	orr.w	r2, r3, #32
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003556:	e000      	b.n	800355a <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003558:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003562:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003566:	4618      	mov	r0, r3
 8003568:	376c      	adds	r7, #108	; 0x6c
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	50000400 	.word	0x50000400
 8003578:	50000500 	.word	0x50000500
 800357c:	20000004 	.word	0x20000004
 8003580:	431bde83 	.word	0x431bde83

08003584 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003584:	b480      	push	{r7}
 8003586:	b099      	sub	sp, #100	; 0x64
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800358e:	2300      	movs	r3, #0
 8003590:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800359c:	d102      	bne.n	80035a4 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800359e:	4b6d      	ldr	r3, [pc, #436]	; (8003754 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80035a0:	60bb      	str	r3, [r7, #8]
 80035a2:	e01a      	b.n	80035da <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a6a      	ldr	r2, [pc, #424]	; (8003754 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d103      	bne.n	80035b6 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80035ae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80035b2:	60bb      	str	r3, [r7, #8]
 80035b4:	e011      	b.n	80035da <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a67      	ldr	r2, [pc, #412]	; (8003758 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d102      	bne.n	80035c6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80035c0:	4b66      	ldr	r3, [pc, #408]	; (800375c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80035c2:	60bb      	str	r3, [r7, #8]
 80035c4:	e009      	b.n	80035da <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a64      	ldr	r2, [pc, #400]	; (800375c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d102      	bne.n	80035d6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80035d0:	4b61      	ldr	r3, [pc, #388]	; (8003758 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80035d2:	60bb      	str	r3, [r7, #8]
 80035d4:	e001      	b.n	80035da <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80035d6:	2300      	movs	r3, #0
 80035d8:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d101      	bne.n	80035e4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e0b0      	b.n	8003746 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d101      	bne.n	80035f2 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80035ee:	2302      	movs	r3, #2
 80035f0:	e0a9      	b.n	8003746 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	2b00      	cmp	r3, #0
 8003606:	f040 808d 	bne.w	8003724 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f003 0304 	and.w	r3, r3, #4
 8003612:	2b00      	cmp	r3, #0
 8003614:	f040 8086 	bne.w	8003724 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003620:	d004      	beq.n	800362c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a4b      	ldr	r2, [pc, #300]	; (8003754 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d101      	bne.n	8003630 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800362c:	4b4c      	ldr	r3, [pc, #304]	; (8003760 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800362e:	e000      	b.n	8003632 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003630:	4b4c      	ldr	r3, [pc, #304]	; (8003764 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8003632:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d040      	beq.n	80036be <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800363c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	6859      	ldr	r1, [r3, #4]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800364e:	035b      	lsls	r3, r3, #13
 8003650:	430b      	orrs	r3, r1
 8003652:	431a      	orrs	r2, r3
 8003654:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003656:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f003 0303 	and.w	r3, r3, #3
 8003662:	2b01      	cmp	r3, #1
 8003664:	d108      	bne.n	8003678 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	2b01      	cmp	r3, #1
 8003672:	d101      	bne.n	8003678 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003674:	2301      	movs	r3, #1
 8003676:	e000      	b.n	800367a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8003678:	2300      	movs	r3, #0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d15c      	bne.n	8003738 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f003 0303 	and.w	r3, r3, #3
 8003686:	2b01      	cmp	r3, #1
 8003688:	d107      	bne.n	800369a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003696:	2301      	movs	r3, #1
 8003698:	e000      	b.n	800369c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800369a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800369c:	2b00      	cmp	r3, #0
 800369e:	d14b      	bne.n	8003738 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80036a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80036a8:	f023 030f 	bic.w	r3, r3, #15
 80036ac:	683a      	ldr	r2, [r7, #0]
 80036ae:	6811      	ldr	r1, [r2, #0]
 80036b0:	683a      	ldr	r2, [r7, #0]
 80036b2:	6892      	ldr	r2, [r2, #8]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	431a      	orrs	r2, r3
 80036b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036ba:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80036bc:	e03c      	b.n	8003738 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80036be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036c8:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f003 0303 	and.w	r3, r3, #3
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d108      	bne.n	80036ea <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d101      	bne.n	80036ea <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80036e6:	2301      	movs	r3, #1
 80036e8:	e000      	b.n	80036ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80036ea:	2300      	movs	r3, #0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d123      	bne.n	8003738 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f003 0303 	and.w	r3, r3, #3
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d107      	bne.n	800370c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	2b01      	cmp	r3, #1
 8003706:	d101      	bne.n	800370c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003708:	2301      	movs	r3, #1
 800370a:	e000      	b.n	800370e <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 800370c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800370e:	2b00      	cmp	r3, #0
 8003710:	d112      	bne.n	8003738 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003712:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800371a:	f023 030f 	bic.w	r3, r3, #15
 800371e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003720:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003722:	e009      	b.n	8003738 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003728:	f043 0220 	orr.w	r2, r3, #32
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003736:	e000      	b.n	800373a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003738:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003742:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8003746:	4618      	mov	r0, r3
 8003748:	3764      	adds	r7, #100	; 0x64
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	50000100 	.word	0x50000100
 8003758:	50000400 	.word	0x50000400
 800375c:	50000500 	.word	0x50000500
 8003760:	50000300 	.word	0x50000300
 8003764:	50000700 	.word	0x50000700

08003768 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003774:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800377e:	2b00      	cmp	r3, #0
 8003780:	d126      	bne.n	80037d0 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003786:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003798:	2b00      	cmp	r3, #0
 800379a:	d115      	bne.n	80037c8 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d111      	bne.n	80037c8 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d105      	bne.n	80037c8 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c0:	f043 0201 	orr.w	r2, r3, #1
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f7fe fd2d 	bl	8002228 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80037ce:	e004      	b.n	80037da <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	4798      	blx	r3
}
 80037da:	bf00      	nop
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b084      	sub	sp, #16
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ee:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80037f0:	68f8      	ldr	r0, [r7, #12]
 80037f2:	f7fe fd23 	bl	800223c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 80037f6:	bf00      	nop
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b084      	sub	sp, #16
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003810:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800381c:	f043 0204 	orr.w	r2, r3, #4
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003824:	68f8      	ldr	r0, [r7, #12]
 8003826:	f7fe fd1d 	bl	8002264 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800382a:	bf00      	nop
 800382c:	3710      	adds	r7, #16
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
	...

08003834 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800383c:	2300      	movs	r3, #0
 800383e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f003 0303 	and.w	r3, r3, #3
 800384a:	2b01      	cmp	r3, #1
 800384c:	d108      	bne.n	8003860 <ADC_Enable+0x2c>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	2b01      	cmp	r3, #1
 800385a:	d101      	bne.n	8003860 <ADC_Enable+0x2c>
 800385c:	2301      	movs	r3, #1
 800385e:	e000      	b.n	8003862 <ADC_Enable+0x2e>
 8003860:	2300      	movs	r3, #0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d13c      	bne.n	80038e0 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	689a      	ldr	r2, [r3, #8]
 800386c:	4b1f      	ldr	r3, [pc, #124]	; (80038ec <ADC_Enable+0xb8>)
 800386e:	4013      	ands	r3, r2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00d      	beq.n	8003890 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003878:	f043 0210 	orr.w	r2, r3, #16
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003884:	f043 0201 	orr.w	r2, r3, #1
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e028      	b.n	80038e2 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	689a      	ldr	r2, [r3, #8]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f042 0201 	orr.w	r2, r2, #1
 800389e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80038a0:	f7fe fc94 	bl	80021cc <HAL_GetTick>
 80038a4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80038a6:	e014      	b.n	80038d2 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80038a8:	f7fe fc90 	bl	80021cc <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d90d      	bls.n	80038d2 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ba:	f043 0210 	orr.w	r2, r3, #16
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c6:	f043 0201 	orr.w	r2, r3, #1
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e007      	b.n	80038e2 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f003 0301 	and.w	r3, r3, #1
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d1e3      	bne.n	80038a8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3710      	adds	r7, #16
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	8000003f 	.word	0x8000003f

080038f0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038f8:	2300      	movs	r3, #0
 80038fa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 0303 	and.w	r3, r3, #3
 8003906:	2b01      	cmp	r3, #1
 8003908:	d108      	bne.n	800391c <ADC_Disable+0x2c>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	2b01      	cmp	r3, #1
 8003916:	d101      	bne.n	800391c <ADC_Disable+0x2c>
 8003918:	2301      	movs	r3, #1
 800391a:	e000      	b.n	800391e <ADC_Disable+0x2e>
 800391c:	2300      	movs	r3, #0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d040      	beq.n	80039a4 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f003 030d 	and.w	r3, r3, #13
 800392c:	2b01      	cmp	r3, #1
 800392e:	d10f      	bne.n	8003950 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	689a      	ldr	r2, [r3, #8]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f042 0202 	orr.w	r2, r2, #2
 800393e:	609a      	str	r2, [r3, #8]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2203      	movs	r2, #3
 8003946:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003948:	f7fe fc40 	bl	80021cc <HAL_GetTick>
 800394c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800394e:	e022      	b.n	8003996 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003954:	f043 0210 	orr.w	r2, r3, #16
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003960:	f043 0201 	orr.w	r2, r3, #1
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e01c      	b.n	80039a6 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800396c:	f7fe fc2e 	bl	80021cc <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b02      	cmp	r3, #2
 8003978:	d90d      	bls.n	8003996 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397e:	f043 0210 	orr.w	r2, r3, #16
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800398a:	f043 0201 	orr.w	r2, r3, #1
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e007      	b.n	80039a6 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	f003 0301 	and.w	r3, r3, #1
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d0e3      	beq.n	800396c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
	...

080039b0 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039b8:	2300      	movs	r3, #0
 80039ba:	75fb      	strb	r3, [r7, #23]

  /* Check the COMP handle allocation and lock status */
  if ((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d007      	beq.n	80039d2 <HAL_COMP_Init+0x22>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	f003 0310 	and.w	r3, r3, #16
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d002      	beq.n	80039d8 <HAL_COMP_Init+0x28>
  {
    status = HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	75fb      	strb	r3, [r7, #23]
 80039d6:	e064      	b.n	8003aa2 <HAL_COMP_Init+0xf2>
      assert_param(IS_COMP_WINDOWMODE_INSTANCE(hcomp->Instance));
      assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
    }

    /* Init SYSCFG and the low level hardware to access comparators */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039d8:	4b34      	ldr	r3, [pc, #208]	; (8003aac <HAL_COMP_Init+0xfc>)
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	4a33      	ldr	r2, [pc, #204]	; (8003aac <HAL_COMP_Init+0xfc>)
 80039de:	f043 0301 	orr.w	r3, r3, #1
 80039e2:	6193      	str	r3, [r2, #24]
 80039e4:	4b31      	ldr	r3, [pc, #196]	; (8003aac <HAL_COMP_Init+0xfc>)
 80039e6:	699b      	ldr	r3, [r3, #24]
 80039e8:	f003 0301 	and.w	r3, r3, #1
 80039ec:	613b      	str	r3, [r7, #16]
 80039ee:	693b      	ldr	r3, [r7, #16]
      
      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
    /* Init the low level hardware : SYSCFG to access comparators */
      HAL_COMP_MspInit(hcomp);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f7fd ff01 	bl	80017f8 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */

    if (hcomp->State == HAL_COMP_STATE_RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d103      	bne.n	8003a0a <HAL_COMP_Init+0x5a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    }

    /* Manage inverting input comparator inverting input connected to a GPIO  */
    /* for STM32F302x, STM32F32xx, STM32F33x.                                 */
    hcomp->Init.InvertingInput = COMP_INVERTINGINPUT_SELECTION(hcomp->Instance, hcomp->Init.InvertingInput);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685a      	ldr	r2, [r3, #4]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	605a      	str	r2, [r3, #4]
    /*     Set COMPxBLANKING bits according to hcomp->Init.BlankingSrce value       */
    /*     Set COMPxOUTSEL bits according to hcomp->Init.Output value               */
    /*     Set COMPxPOL bit according to hcomp->Init.OutputPol value                */
    /*     Set COMPxHYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set COMPxMODE bits according to hcomp->Init.Mode value                   */
    COMP_INIT(hcomp);
 8003a12:	2300      	movs	r3, #0
 8003a14:	60fb      	str	r3, [r7, #12]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	60fb      	str	r3, [r7, #12]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	60fb      	str	r3, [r7, #12]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f023 0282 	bic.w	r2, r3, #130	; 0x82
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	60fb      	str	r3, [r7, #12]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	60fb      	str	r3, [r7, #12]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8003a56:	4313      	orrs	r3, r2
 8003a58:	60fb      	str	r3, [r7, #12]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	691b      	ldr	r3, [r3, #16]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	60fb      	str	r3, [r7, #12]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	695b      	ldr	r3, [r3, #20]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	60fb      	str	r3, [r7, #12]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f023 020c 	bic.w	r2, r3, #12
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	69db      	ldr	r3, [r3, #28]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	60fb      	str	r3, [r7, #12]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	60fb      	str	r3, [r7, #12]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	601a      	str	r2, [r3, #0]

    /* Initialize the COMP state*/
    hcomp->State = HAL_COMP_STATE_READY;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  }

  return status;
 8003aa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3718      	adds	r7, #24
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	40021000 	.word	0x40021000

08003ab0 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b085      	sub	sp, #20
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	73fb      	strb	r3, [r7, #15]
  uint32_t extiline = 0U;
 8003abc:	2300      	movs	r3, #0
 8003abe:	60bb      	str	r3, [r7, #8]

  /* Check the COMP handle allocation and lock status */
  if ((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d007      	beq.n	8003ad6 <HAL_COMP_Start+0x26>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	f003 0310 	and.w	r3, r3, #16
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d002      	beq.n	8003adc <HAL_COMP_Start+0x2c>
  {
    status = HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	73fb      	strb	r3, [r7, #15]
 8003ada:	e0c4      	b.n	8003c66 <HAL_COMP_Start+0x1b6>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	f040 80bc 	bne.w	8003c62 <HAL_COMP_Start+0x1b2>
    {
      /* Get the EXTI Line output configuration */
      extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a61      	ldr	r2, [pc, #388]	; (8003c74 <HAL_COMP_Start+0x1c4>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d028      	beq.n	8003b46 <HAL_COMP_Start+0x96>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a5f      	ldr	r2, [pc, #380]	; (8003c78 <HAL_COMP_Start+0x1c8>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d020      	beq.n	8003b40 <HAL_COMP_Start+0x90>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a5e      	ldr	r2, [pc, #376]	; (8003c7c <HAL_COMP_Start+0x1cc>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d018      	beq.n	8003b3a <HAL_COMP_Start+0x8a>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a5c      	ldr	r2, [pc, #368]	; (8003c80 <HAL_COMP_Start+0x1d0>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d010      	beq.n	8003b34 <HAL_COMP_Start+0x84>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a5b      	ldr	r2, [pc, #364]	; (8003c84 <HAL_COMP_Start+0x1d4>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d008      	beq.n	8003b2e <HAL_COMP_Start+0x7e>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a59      	ldr	r2, [pc, #356]	; (8003c88 <HAL_COMP_Start+0x1d8>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d101      	bne.n	8003b2a <HAL_COMP_Start+0x7a>
 8003b26:	2301      	movs	r3, #1
 8003b28:	e00f      	b.n	8003b4a <HAL_COMP_Start+0x9a>
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	e00d      	b.n	8003b4a <HAL_COMP_Start+0x9a>
 8003b2e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003b32:	e00a      	b.n	8003b4a <HAL_COMP_Start+0x9a>
 8003b34:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003b38:	e007      	b.n	8003b4a <HAL_COMP_Start+0x9a>
 8003b3a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8003b3e:	e004      	b.n	8003b4a <HAL_COMP_Start+0x9a>
 8003b40:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003b44:	e001      	b.n	8003b4a <HAL_COMP_Start+0x9a>
 8003b46:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003b4a:	60bb      	str	r3, [r7, #8]

      /* Configure the event generation */
      if ((hcomp->Init.TriggerMode & (COMP_TRIGGERMODE_EVENT_RISING | COMP_TRIGGERMODE_EVENT_FALLING)) != RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b50:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d077      	beq.n	8003c48 <HAL_COMP_Start+0x198>
      {
        /* Configure the event trigger rising edge */
        if ((hcomp->Init.TriggerMode & COMP_TRIGGERMODE_EVENT_RISING) != RESET)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5c:	f003 0310 	and.w	r3, r3, #16
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d012      	beq.n	8003b8a <HAL_COMP_Start+0xda>
        {
          COMP_EXTI_RISING_ENABLE(extiline);
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	f003 0303 	and.w	r3, r3, #3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d006      	beq.n	8003b7c <HAL_COMP_Start+0xcc>
 8003b6e:	4b47      	ldr	r3, [pc, #284]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003b70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b72:	4946      	ldr	r1, [pc, #280]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	628b      	str	r3, [r1, #40]	; 0x28
 8003b7a:	e01a      	b.n	8003bb2 <HAL_COMP_Start+0x102>
 8003b7c:	4b43      	ldr	r3, [pc, #268]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003b7e:	689a      	ldr	r2, [r3, #8]
 8003b80:	4942      	ldr	r1, [pc, #264]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	608b      	str	r3, [r1, #8]
 8003b88:	e013      	b.n	8003bb2 <HAL_COMP_Start+0x102>
        }
        else
        {
          COMP_EXTI_RISING_DISABLE(extiline);
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	f003 0303 	and.w	r3, r3, #3
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d007      	beq.n	8003ba4 <HAL_COMP_Start+0xf4>
 8003b94:	4b3d      	ldr	r3, [pc, #244]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003b96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	43db      	mvns	r3, r3
 8003b9c:	493b      	ldr	r1, [pc, #236]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	628b      	str	r3, [r1, #40]	; 0x28
 8003ba2:	e006      	b.n	8003bb2 <HAL_COMP_Start+0x102>
 8003ba4:	4b39      	ldr	r3, [pc, #228]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	43db      	mvns	r3, r3
 8003bac:	4937      	ldr	r1, [pc, #220]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003bae:	4013      	ands	r3, r2
 8003bb0:	608b      	str	r3, [r1, #8]
        }

        /* Configure the trigger falling edge */
        if ((hcomp->Init.TriggerMode & COMP_TRIGGERMODE_EVENT_FALLING) != RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb6:	f003 0320 	and.w	r3, r3, #32
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d012      	beq.n	8003be4 <HAL_COMP_Start+0x134>
        {
          COMP_EXTI_FALLING_ENABLE(extiline);
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	f003 0303 	and.w	r3, r3, #3
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d006      	beq.n	8003bd6 <HAL_COMP_Start+0x126>
 8003bc8:	4b30      	ldr	r3, [pc, #192]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003bca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bcc:	492f      	ldr	r1, [pc, #188]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003bd4:	e01a      	b.n	8003c0c <HAL_COMP_Start+0x15c>
 8003bd6:	4b2d      	ldr	r3, [pc, #180]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003bd8:	68da      	ldr	r2, [r3, #12]
 8003bda:	492c      	ldr	r1, [pc, #176]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	60cb      	str	r3, [r1, #12]
 8003be2:	e013      	b.n	8003c0c <HAL_COMP_Start+0x15c>
        }
        else
        {
          COMP_EXTI_FALLING_DISABLE(extiline);
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	f003 0303 	and.w	r3, r3, #3
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d007      	beq.n	8003bfe <HAL_COMP_Start+0x14e>
 8003bee:	4b27      	ldr	r3, [pc, #156]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003bf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	43db      	mvns	r3, r3
 8003bf6:	4925      	ldr	r1, [pc, #148]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003bfc:	e006      	b.n	8003c0c <HAL_COMP_Start+0x15c>
 8003bfe:	4b23      	ldr	r3, [pc, #140]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003c00:	68da      	ldr	r2, [r3, #12]
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	43db      	mvns	r3, r3
 8003c06:	4921      	ldr	r1, [pc, #132]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003c08:	4013      	ands	r3, r2
 8003c0a:	60cb      	str	r3, [r1, #12]
        }

        /* Enable EXTI event generation */
        COMP_EXTI_ENABLE_EVENT(extiline);
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	f003 0303 	and.w	r3, r3, #3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d006      	beq.n	8003c24 <HAL_COMP_Start+0x174>
 8003c16:	4b1d      	ldr	r3, [pc, #116]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003c18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c1a:	491c      	ldr	r1, [pc, #112]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	624b      	str	r3, [r1, #36]	; 0x24
 8003c22:	e005      	b.n	8003c30 <HAL_COMP_Start+0x180>
 8003c24:	4b19      	ldr	r3, [pc, #100]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003c26:	685a      	ldr	r2, [r3, #4]
 8003c28:	4918      	ldr	r1, [pc, #96]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	604b      	str	r3, [r1, #4]

        /* Clear COMP EXTI pending bit */
        COMP_EXTI_CLEAR_FLAG(extiline);
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	f003 0303 	and.w	r3, r3, #3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d003      	beq.n	8003c42 <HAL_COMP_Start+0x192>
 8003c3a:	4a14      	ldr	r2, [pc, #80]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	6353      	str	r3, [r2, #52]	; 0x34
 8003c40:	e002      	b.n	8003c48 <HAL_COMP_Start+0x198>
 8003c42:	4a12      	ldr	r2, [pc, #72]	; (8003c8c <HAL_COMP_Start+0x1dc>)
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	6153      	str	r3, [r2, #20]
      }

      /* Enable the selected comparator */
      __HAL_COMP_ENABLE(hcomp);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f042 0201 	orr.w	r2, r2, #1
 8003c56:	601a      	str	r2, [r3, #0]

      hcomp->State = HAL_COMP_STATE_BUSY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8003c60:	e001      	b.n	8003c66 <HAL_COMP_Start+0x1b6>
    }
    else
    {
      status = HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3714      	adds	r7, #20
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	4001001c 	.word	0x4001001c
 8003c78:	40010020 	.word	0x40010020
 8003c7c:	40010024 	.word	0x40010024
 8003c80:	40010028 	.word	0x40010028
 8003c84:	4001002c 	.word	0x4001002c
 8003c88:	40010030 	.word	0x40010030
 8003c8c:	40010400 	.word	0x40010400

08003c90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b085      	sub	sp, #20
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f003 0307 	and.w	r3, r3, #7
 8003c9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ca0:	4b0c      	ldr	r3, [pc, #48]	; (8003cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ca6:	68ba      	ldr	r2, [r7, #8]
 8003ca8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003cac:	4013      	ands	r3, r2
 8003cae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cc2:	4a04      	ldr	r2, [pc, #16]	; (8003cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	60d3      	str	r3, [r2, #12]
}
 8003cc8:	bf00      	nop
 8003cca:	3714      	adds	r7, #20
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr
 8003cd4:	e000ed00 	.word	0xe000ed00

08003cd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cdc:	4b04      	ldr	r3, [pc, #16]	; (8003cf0 <__NVIC_GetPriorityGrouping+0x18>)
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	0a1b      	lsrs	r3, r3, #8
 8003ce2:	f003 0307 	and.w	r3, r3, #7
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr
 8003cf0:	e000ed00 	.word	0xe000ed00

08003cf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	db0b      	blt.n	8003d1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d06:	79fb      	ldrb	r3, [r7, #7]
 8003d08:	f003 021f 	and.w	r2, r3, #31
 8003d0c:	4907      	ldr	r1, [pc, #28]	; (8003d2c <__NVIC_EnableIRQ+0x38>)
 8003d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d12:	095b      	lsrs	r3, r3, #5
 8003d14:	2001      	movs	r0, #1
 8003d16:	fa00 f202 	lsl.w	r2, r0, r2
 8003d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d1e:	bf00      	nop
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	e000e100 	.word	0xe000e100

08003d30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	4603      	mov	r3, r0
 8003d38:	6039      	str	r1, [r7, #0]
 8003d3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	db0a      	blt.n	8003d5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	b2da      	uxtb	r2, r3
 8003d48:	490c      	ldr	r1, [pc, #48]	; (8003d7c <__NVIC_SetPriority+0x4c>)
 8003d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d4e:	0112      	lsls	r2, r2, #4
 8003d50:	b2d2      	uxtb	r2, r2
 8003d52:	440b      	add	r3, r1
 8003d54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d58:	e00a      	b.n	8003d70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	b2da      	uxtb	r2, r3
 8003d5e:	4908      	ldr	r1, [pc, #32]	; (8003d80 <__NVIC_SetPriority+0x50>)
 8003d60:	79fb      	ldrb	r3, [r7, #7]
 8003d62:	f003 030f 	and.w	r3, r3, #15
 8003d66:	3b04      	subs	r3, #4
 8003d68:	0112      	lsls	r2, r2, #4
 8003d6a:	b2d2      	uxtb	r2, r2
 8003d6c:	440b      	add	r3, r1
 8003d6e:	761a      	strb	r2, [r3, #24]
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr
 8003d7c:	e000e100 	.word	0xe000e100
 8003d80:	e000ed00 	.word	0xe000ed00

08003d84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b089      	sub	sp, #36	; 0x24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	60f8      	str	r0, [r7, #12]
 8003d8c:	60b9      	str	r1, [r7, #8]
 8003d8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	f003 0307 	and.w	r3, r3, #7
 8003d96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	f1c3 0307 	rsb	r3, r3, #7
 8003d9e:	2b04      	cmp	r3, #4
 8003da0:	bf28      	it	cs
 8003da2:	2304      	movcs	r3, #4
 8003da4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	3304      	adds	r3, #4
 8003daa:	2b06      	cmp	r3, #6
 8003dac:	d902      	bls.n	8003db4 <NVIC_EncodePriority+0x30>
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	3b03      	subs	r3, #3
 8003db2:	e000      	b.n	8003db6 <NVIC_EncodePriority+0x32>
 8003db4:	2300      	movs	r3, #0
 8003db6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003db8:	f04f 32ff 	mov.w	r2, #4294967295
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc2:	43da      	mvns	r2, r3
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	401a      	ands	r2, r3
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dcc:	f04f 31ff 	mov.w	r1, #4294967295
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd6:	43d9      	mvns	r1, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ddc:	4313      	orrs	r3, r2
         );
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3724      	adds	r7, #36	; 0x24
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr

08003dea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dea:	b580      	push	{r7, lr}
 8003dec:	b082      	sub	sp, #8
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7ff ff4c 	bl	8003c90 <__NVIC_SetPriorityGrouping>
}
 8003df8:	bf00      	nop
 8003dfa:	3708      	adds	r7, #8
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b086      	sub	sp, #24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
 8003e0c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e12:	f7ff ff61 	bl	8003cd8 <__NVIC_GetPriorityGrouping>
 8003e16:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	68b9      	ldr	r1, [r7, #8]
 8003e1c:	6978      	ldr	r0, [r7, #20]
 8003e1e:	f7ff ffb1 	bl	8003d84 <NVIC_EncodePriority>
 8003e22:	4602      	mov	r2, r0
 8003e24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e28:	4611      	mov	r1, r2
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7ff ff80 	bl	8003d30 <__NVIC_SetPriority>
}
 8003e30:	bf00      	nop
 8003e32:	3718      	adds	r7, #24
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	4603      	mov	r3, r0
 8003e40:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7ff ff54 	bl	8003cf4 <__NVIC_EnableIRQ>
}
 8003e4c:	bf00      	nop
 8003e4e:	3708      	adds	r7, #8
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d101      	bne.n	8003e6a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e037      	b.n	8003eda <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2202      	movs	r2, #2
 8003e6e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003e80:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003e84:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003e8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	695b      	ldr	r3, [r3, #20]
 8003ea0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ea6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	69db      	ldr	r3, [r3, #28]
 8003eac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f000 f941 	bl	8004144 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}  
 8003eda:	4618      	mov	r0, r3
 8003edc:	3710      	adds	r7, #16
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b086      	sub	sp, #24
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	60f8      	str	r0, [r7, #12]
 8003eea:	60b9      	str	r1, [r7, #8]
 8003eec:	607a      	str	r2, [r7, #4]
 8003eee:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d101      	bne.n	8003f02 <HAL_DMA_Start_IT+0x20>
 8003efe:	2302      	movs	r3, #2
 8003f00:	e04a      	b.n	8003f98 <HAL_DMA_Start_IT+0xb6>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2201      	movs	r2, #1
 8003f06:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d13a      	bne.n	8003f8a <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2202      	movs	r2, #2
 8003f18:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f022 0201 	bic.w	r2, r2, #1
 8003f30:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	68b9      	ldr	r1, [r7, #8]
 8003f38:	68f8      	ldr	r0, [r7, #12]
 8003f3a:	f000 f8d4 	bl	80040e6 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d008      	beq.n	8003f58 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f042 020e 	orr.w	r2, r2, #14
 8003f54:	601a      	str	r2, [r3, #0]
 8003f56:	e00f      	b.n	8003f78 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f042 020a 	orr.w	r2, r2, #10
 8003f66:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f022 0204 	bic.w	r2, r2, #4
 8003f76:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f042 0201 	orr.w	r2, r2, #1
 8003f86:	601a      	str	r2, [r3, #0]
 8003f88:	e005      	b.n	8003f96 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003f92:	2302      	movs	r3, #2
 8003f94:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003f96:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3718      	adds	r7, #24
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fbc:	2204      	movs	r2, #4
 8003fbe:	409a      	lsls	r2, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d024      	beq.n	8004012 <HAL_DMA_IRQHandler+0x72>
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	f003 0304 	and.w	r3, r3, #4
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d01f      	beq.n	8004012 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0320 	and.w	r3, r3, #32
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d107      	bne.n	8003ff0 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f022 0204 	bic.w	r2, r2, #4
 8003fee:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ff8:	2104      	movs	r1, #4
 8003ffa:	fa01 f202 	lsl.w	r2, r1, r2
 8003ffe:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004004:	2b00      	cmp	r3, #0
 8004006:	d06a      	beq.n	80040de <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004010:	e065      	b.n	80040de <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004016:	2202      	movs	r2, #2
 8004018:	409a      	lsls	r2, r3
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	4013      	ands	r3, r2
 800401e:	2b00      	cmp	r3, #0
 8004020:	d02c      	beq.n	800407c <HAL_DMA_IRQHandler+0xdc>
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	f003 0302 	and.w	r3, r3, #2
 8004028:	2b00      	cmp	r3, #0
 800402a:	d027      	beq.n	800407c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0320 	and.w	r3, r3, #32
 8004036:	2b00      	cmp	r3, #0
 8004038:	d10b      	bne.n	8004052 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f022 020a 	bic.w	r2, r2, #10
 8004048:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2201      	movs	r2, #1
 800404e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800405a:	2102      	movs	r1, #2
 800405c:	fa01 f202 	lsl.w	r2, r1, r2
 8004060:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800406e:	2b00      	cmp	r3, #0
 8004070:	d035      	beq.n	80040de <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800407a:	e030      	b.n	80040de <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004080:	2208      	movs	r2, #8
 8004082:	409a      	lsls	r2, r3
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	4013      	ands	r3, r2
 8004088:	2b00      	cmp	r3, #0
 800408a:	d028      	beq.n	80040de <HAL_DMA_IRQHandler+0x13e>
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	f003 0308 	and.w	r3, r3, #8
 8004092:	2b00      	cmp	r3, #0
 8004094:	d023      	beq.n	80040de <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f022 020e 	bic.w	r2, r2, #14
 80040a4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ae:	2101      	movs	r1, #1
 80040b0:	fa01 f202 	lsl.w	r2, r1, r2
 80040b4:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d004      	beq.n	80040de <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	4798      	blx	r3
    }
  }
}  
 80040dc:	e7ff      	b.n	80040de <HAL_DMA_IRQHandler+0x13e>
 80040de:	bf00      	nop
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040e6:	b480      	push	{r7}
 80040e8:	b085      	sub	sp, #20
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	60f8      	str	r0, [r7, #12]
 80040ee:	60b9      	str	r1, [r7, #8]
 80040f0:	607a      	str	r2, [r7, #4]
 80040f2:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040fc:	2101      	movs	r1, #1
 80040fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004102:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	683a      	ldr	r2, [r7, #0]
 800410a:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	2b10      	cmp	r3, #16
 8004112:	d108      	bne.n	8004126 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	68ba      	ldr	r2, [r7, #8]
 8004122:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004124:	e007      	b.n	8004136 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68ba      	ldr	r2, [r7, #8]
 800412c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	60da      	str	r2, [r3, #12]
}
 8004136:	bf00      	nop
 8004138:	3714      	adds	r7, #20
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
	...

08004144 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	461a      	mov	r2, r3
 8004152:	4b14      	ldr	r3, [pc, #80]	; (80041a4 <DMA_CalcBaseAndBitshift+0x60>)
 8004154:	429a      	cmp	r2, r3
 8004156:	d80f      	bhi.n	8004178 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	461a      	mov	r2, r3
 800415e:	4b12      	ldr	r3, [pc, #72]	; (80041a8 <DMA_CalcBaseAndBitshift+0x64>)
 8004160:	4413      	add	r3, r2
 8004162:	4a12      	ldr	r2, [pc, #72]	; (80041ac <DMA_CalcBaseAndBitshift+0x68>)
 8004164:	fba2 2303 	umull	r2, r3, r2, r3
 8004168:	091b      	lsrs	r3, r3, #4
 800416a:	009a      	lsls	r2, r3, #2
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a0f      	ldr	r2, [pc, #60]	; (80041b0 <DMA_CalcBaseAndBitshift+0x6c>)
 8004174:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8004176:	e00e      	b.n	8004196 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	461a      	mov	r2, r3
 800417e:	4b0d      	ldr	r3, [pc, #52]	; (80041b4 <DMA_CalcBaseAndBitshift+0x70>)
 8004180:	4413      	add	r3, r2
 8004182:	4a0a      	ldr	r2, [pc, #40]	; (80041ac <DMA_CalcBaseAndBitshift+0x68>)
 8004184:	fba2 2303 	umull	r2, r3, r2, r3
 8004188:	091b      	lsrs	r3, r3, #4
 800418a:	009a      	lsls	r2, r3, #2
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a09      	ldr	r2, [pc, #36]	; (80041b8 <DMA_CalcBaseAndBitshift+0x74>)
 8004194:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004196:	bf00      	nop
 8004198:	370c      	adds	r7, #12
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop
 80041a4:	40020407 	.word	0x40020407
 80041a8:	bffdfff8 	.word	0xbffdfff8
 80041ac:	cccccccd 	.word	0xcccccccd
 80041b0:	40020000 	.word	0x40020000
 80041b4:	bffdfbf8 	.word	0xbffdfbf8
 80041b8:	40020400 	.word	0x40020400

080041bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041bc:	b480      	push	{r7}
 80041be:	b087      	sub	sp, #28
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80041c6:	2300      	movs	r3, #0
 80041c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041ca:	e154      	b.n	8004476 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	2101      	movs	r1, #1
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	fa01 f303 	lsl.w	r3, r1, r3
 80041d8:	4013      	ands	r3, r2
 80041da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	f000 8146 	beq.w	8004470 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d003      	beq.n	80041f4 <HAL_GPIO_Init+0x38>
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	2b12      	cmp	r3, #18
 80041f2:	d123      	bne.n	800423c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	08da      	lsrs	r2, r3, #3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	3208      	adds	r2, #8
 80041fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004200:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	f003 0307 	and.w	r3, r3, #7
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	220f      	movs	r2, #15
 800420c:	fa02 f303 	lsl.w	r3, r2, r3
 8004210:	43db      	mvns	r3, r3
 8004212:	693a      	ldr	r2, [r7, #16]
 8004214:	4013      	ands	r3, r2
 8004216:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	691a      	ldr	r2, [r3, #16]
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	fa02 f303 	lsl.w	r3, r2, r3
 8004228:	693a      	ldr	r2, [r7, #16]
 800422a:	4313      	orrs	r3, r2
 800422c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	08da      	lsrs	r2, r3, #3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	3208      	adds	r2, #8
 8004236:	6939      	ldr	r1, [r7, #16]
 8004238:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	005b      	lsls	r3, r3, #1
 8004246:	2203      	movs	r2, #3
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	43db      	mvns	r3, r3
 800424e:	693a      	ldr	r2, [r7, #16]
 8004250:	4013      	ands	r3, r2
 8004252:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f003 0203 	and.w	r2, r3, #3
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	005b      	lsls	r3, r3, #1
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	693a      	ldr	r2, [r7, #16]
 8004266:	4313      	orrs	r3, r2
 8004268:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	693a      	ldr	r2, [r7, #16]
 800426e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d00b      	beq.n	8004290 <HAL_GPIO_Init+0xd4>
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	2b02      	cmp	r3, #2
 800427e:	d007      	beq.n	8004290 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004284:	2b11      	cmp	r3, #17
 8004286:	d003      	beq.n	8004290 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	2b12      	cmp	r3, #18
 800428e:	d130      	bne.n	80042f2 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	005b      	lsls	r3, r3, #1
 800429a:	2203      	movs	r2, #3
 800429c:	fa02 f303 	lsl.w	r3, r2, r3
 80042a0:	43db      	mvns	r3, r3
 80042a2:	693a      	ldr	r2, [r7, #16]
 80042a4:	4013      	ands	r3, r2
 80042a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	68da      	ldr	r2, [r3, #12]
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	005b      	lsls	r3, r3, #1
 80042b0:	fa02 f303 	lsl.w	r3, r2, r3
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	693a      	ldr	r2, [r7, #16]
 80042be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80042c6:	2201      	movs	r2, #1
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	fa02 f303 	lsl.w	r3, r2, r3
 80042ce:	43db      	mvns	r3, r3
 80042d0:	693a      	ldr	r2, [r7, #16]
 80042d2:	4013      	ands	r3, r2
 80042d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	091b      	lsrs	r3, r3, #4
 80042dc:	f003 0201 	and.w	r2, r3, #1
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	fa02 f303 	lsl.w	r3, r2, r3
 80042e6:	693a      	ldr	r2, [r7, #16]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	005b      	lsls	r3, r3, #1
 80042fc:	2203      	movs	r2, #3
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	43db      	mvns	r3, r3
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	4013      	ands	r3, r2
 8004308:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	689a      	ldr	r2, [r3, #8]
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	005b      	lsls	r3, r3, #1
 8004312:	fa02 f303 	lsl.w	r3, r2, r3
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	4313      	orrs	r3, r2
 800431a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	693a      	ldr	r2, [r7, #16]
 8004320:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800432a:	2b00      	cmp	r3, #0
 800432c:	f000 80a0 	beq.w	8004470 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004330:	4b58      	ldr	r3, [pc, #352]	; (8004494 <HAL_GPIO_Init+0x2d8>)
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	4a57      	ldr	r2, [pc, #348]	; (8004494 <HAL_GPIO_Init+0x2d8>)
 8004336:	f043 0301 	orr.w	r3, r3, #1
 800433a:	6193      	str	r3, [r2, #24]
 800433c:	4b55      	ldr	r3, [pc, #340]	; (8004494 <HAL_GPIO_Init+0x2d8>)
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	60bb      	str	r3, [r7, #8]
 8004346:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004348:	4a53      	ldr	r2, [pc, #332]	; (8004498 <HAL_GPIO_Init+0x2dc>)
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	089b      	lsrs	r3, r3, #2
 800434e:	3302      	adds	r3, #2
 8004350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004354:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	f003 0303 	and.w	r3, r3, #3
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	220f      	movs	r2, #15
 8004360:	fa02 f303 	lsl.w	r3, r2, r3
 8004364:	43db      	mvns	r3, r3
 8004366:	693a      	ldr	r2, [r7, #16]
 8004368:	4013      	ands	r3, r2
 800436a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004372:	d019      	beq.n	80043a8 <HAL_GPIO_Init+0x1ec>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a49      	ldr	r2, [pc, #292]	; (800449c <HAL_GPIO_Init+0x2e0>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d013      	beq.n	80043a4 <HAL_GPIO_Init+0x1e8>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a48      	ldr	r2, [pc, #288]	; (80044a0 <HAL_GPIO_Init+0x2e4>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d00d      	beq.n	80043a0 <HAL_GPIO_Init+0x1e4>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a47      	ldr	r2, [pc, #284]	; (80044a4 <HAL_GPIO_Init+0x2e8>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d007      	beq.n	800439c <HAL_GPIO_Init+0x1e0>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a46      	ldr	r2, [pc, #280]	; (80044a8 <HAL_GPIO_Init+0x2ec>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d101      	bne.n	8004398 <HAL_GPIO_Init+0x1dc>
 8004394:	2304      	movs	r3, #4
 8004396:	e008      	b.n	80043aa <HAL_GPIO_Init+0x1ee>
 8004398:	2305      	movs	r3, #5
 800439a:	e006      	b.n	80043aa <HAL_GPIO_Init+0x1ee>
 800439c:	2303      	movs	r3, #3
 800439e:	e004      	b.n	80043aa <HAL_GPIO_Init+0x1ee>
 80043a0:	2302      	movs	r3, #2
 80043a2:	e002      	b.n	80043aa <HAL_GPIO_Init+0x1ee>
 80043a4:	2301      	movs	r3, #1
 80043a6:	e000      	b.n	80043aa <HAL_GPIO_Init+0x1ee>
 80043a8:	2300      	movs	r3, #0
 80043aa:	697a      	ldr	r2, [r7, #20]
 80043ac:	f002 0203 	and.w	r2, r2, #3
 80043b0:	0092      	lsls	r2, r2, #2
 80043b2:	4093      	lsls	r3, r2
 80043b4:	693a      	ldr	r2, [r7, #16]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80043ba:	4937      	ldr	r1, [pc, #220]	; (8004498 <HAL_GPIO_Init+0x2dc>)
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	089b      	lsrs	r3, r3, #2
 80043c0:	3302      	adds	r3, #2
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043c8:	4b38      	ldr	r3, [pc, #224]	; (80044ac <HAL_GPIO_Init+0x2f0>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	43db      	mvns	r3, r3
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	4013      	ands	r3, r2
 80043d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d003      	beq.n	80043ec <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80043e4:	693a      	ldr	r2, [r7, #16]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80043ec:	4a2f      	ldr	r2, [pc, #188]	; (80044ac <HAL_GPIO_Init+0x2f0>)
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80043f2:	4b2e      	ldr	r3, [pc, #184]	; (80044ac <HAL_GPIO_Init+0x2f0>)
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	43db      	mvns	r3, r3
 80043fc:	693a      	ldr	r2, [r7, #16]
 80043fe:	4013      	ands	r3, r2
 8004400:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d003      	beq.n	8004416 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800440e:	693a      	ldr	r2, [r7, #16]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	4313      	orrs	r3, r2
 8004414:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004416:	4a25      	ldr	r2, [pc, #148]	; (80044ac <HAL_GPIO_Init+0x2f0>)
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800441c:	4b23      	ldr	r3, [pc, #140]	; (80044ac <HAL_GPIO_Init+0x2f0>)
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	43db      	mvns	r3, r3
 8004426:	693a      	ldr	r2, [r7, #16]
 8004428:	4013      	ands	r3, r2
 800442a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d003      	beq.n	8004440 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004438:	693a      	ldr	r2, [r7, #16]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	4313      	orrs	r3, r2
 800443e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004440:	4a1a      	ldr	r2, [pc, #104]	; (80044ac <HAL_GPIO_Init+0x2f0>)
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004446:	4b19      	ldr	r3, [pc, #100]	; (80044ac <HAL_GPIO_Init+0x2f0>)
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	43db      	mvns	r3, r3
 8004450:	693a      	ldr	r2, [r7, #16]
 8004452:	4013      	ands	r3, r2
 8004454:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d003      	beq.n	800446a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	4313      	orrs	r3, r2
 8004468:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800446a:	4a10      	ldr	r2, [pc, #64]	; (80044ac <HAL_GPIO_Init+0x2f0>)
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	3301      	adds	r3, #1
 8004474:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	fa22 f303 	lsr.w	r3, r2, r3
 8004480:	2b00      	cmp	r3, #0
 8004482:	f47f aea3 	bne.w	80041cc <HAL_GPIO_Init+0x10>
  }
}
 8004486:	bf00      	nop
 8004488:	371c      	adds	r7, #28
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop
 8004494:	40021000 	.word	0x40021000
 8004498:	40010000 	.word	0x40010000
 800449c:	48000400 	.word	0x48000400
 80044a0:	48000800 	.word	0x48000800
 80044a4:	48000c00 	.word	0x48000c00
 80044a8:	48001000 	.word	0x48001000
 80044ac:	40010400 	.word	0x40010400

080044b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b085      	sub	sp, #20
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	460b      	mov	r3, r1
 80044ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	691a      	ldr	r2, [r3, #16]
 80044c0:	887b      	ldrh	r3, [r7, #2]
 80044c2:	4013      	ands	r3, r2
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d002      	beq.n	80044ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044c8:	2301      	movs	r3, #1
 80044ca:	73fb      	strb	r3, [r7, #15]
 80044cc:	e001      	b.n	80044d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044ce:	2300      	movs	r3, #0
 80044d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3714      	adds	r7, #20
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d101      	bne.n	80044f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e081      	b.n	80045f6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d106      	bne.n	800450c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f7fd fa0c 	bl	8001924 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2224      	movs	r2, #36	; 0x24
 8004510:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f022 0201 	bic.w	r2, r2, #1
 8004522:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685a      	ldr	r2, [r3, #4]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004530:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	689a      	ldr	r2, [r3, #8]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004540:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	2b01      	cmp	r3, #1
 8004548:	d107      	bne.n	800455a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	689a      	ldr	r2, [r3, #8]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004556:	609a      	str	r2, [r3, #8]
 8004558:	e006      	b.n	8004568 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	689a      	ldr	r2, [r3, #8]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004566:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	2b02      	cmp	r3, #2
 800456e:	d104      	bne.n	800457a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004578:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	6812      	ldr	r2, [r2, #0]
 8004584:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004588:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800458c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68da      	ldr	r2, [r3, #12]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800459c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	691a      	ldr	r2, [r3, #16]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	695b      	ldr	r3, [r3, #20]
 80045a6:	ea42 0103 	orr.w	r1, r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	699b      	ldr	r3, [r3, #24]
 80045ae:	021a      	lsls	r2, r3, #8
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	430a      	orrs	r2, r1
 80045b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	69d9      	ldr	r1, [r3, #28]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a1a      	ldr	r2, [r3, #32]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	430a      	orrs	r2, r1
 80045c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f042 0201 	orr.w	r2, r2, #1
 80045d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2220      	movs	r2, #32
 80045e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3708      	adds	r7, #8
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}

080045fe <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80045fe:	b480      	push	{r7}
 8004600:	b083      	sub	sp, #12
 8004602:	af00      	add	r7, sp, #0
 8004604:	6078      	str	r0, [r7, #4]
 8004606:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800460e:	b2db      	uxtb	r3, r3
 8004610:	2b20      	cmp	r3, #32
 8004612:	d138      	bne.n	8004686 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800461a:	2b01      	cmp	r3, #1
 800461c:	d101      	bne.n	8004622 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800461e:	2302      	movs	r3, #2
 8004620:	e032      	b.n	8004688 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2201      	movs	r2, #1
 8004626:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2224      	movs	r2, #36	; 0x24
 800462e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f022 0201 	bic.w	r2, r2, #1
 8004640:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004650:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	6819      	ldr	r1, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	683a      	ldr	r2, [r7, #0]
 800465e:	430a      	orrs	r2, r1
 8004660:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f042 0201 	orr.w	r2, r2, #1
 8004670:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2220      	movs	r2, #32
 8004676:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004682:	2300      	movs	r3, #0
 8004684:	e000      	b.n	8004688 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004686:	2302      	movs	r3, #2
  }
}
 8004688:	4618      	mov	r0, r3
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004694:	b480      	push	{r7}
 8004696:	b085      	sub	sp, #20
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	2b20      	cmp	r3, #32
 80046a8:	d139      	bne.n	800471e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d101      	bne.n	80046b8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80046b4:	2302      	movs	r3, #2
 80046b6:	e033      	b.n	8004720 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2224      	movs	r2, #36	; 0x24
 80046c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f022 0201 	bic.w	r2, r2, #1
 80046d6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80046e6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	021b      	lsls	r3, r3, #8
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f042 0201 	orr.w	r2, r2, #1
 8004708:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2220      	movs	r2, #32
 800470e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800471a:	2300      	movs	r3, #0
 800471c:	e000      	b.n	8004720 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800471e:	2302      	movs	r3, #2
  }
}
 8004720:	4618      	mov	r0, r3
 8004722:	3714      	adds	r7, #20
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <HAL_OPAMP_Init>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)

{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004734:	2300      	movs	r3, #0
 8004736:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d101      	bne.n	8004742 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e092      	b.n	8004868 <HAL_OPAMP_Init+0x13c>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004748:	b2db      	uxtb	r3, r3
 800474a:	2b05      	cmp	r3, #5
 800474c:	d101      	bne.n	8004752 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e08a      	b.n	8004868 <HAL_OPAMP_Init+0x13c>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b02      	cmp	r3, #2
 800475c:	d101      	bne.n	8004762 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e082      	b.n	8004868 <HAL_OPAMP_Init+0x13c>

    /* Set OPAMP parameters */
    assert_param(IS_OPAMP_FUNCTIONAL_NORMALMODE(hopamp->Init.Mode));
    assert_param(IS_OPAMP_NONINVERTING_INPUT(hopamp->Init.NonInvertingInput));

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
      assert_param(IS_OPAMP_INVERTING_INPUT(hopamp->Init.InvertingInput));
    }

    assert_param(IS_OPAMP_TIMERCONTROLLED_MUXMODE(hopamp->Init.TimerControlledMuxmode));

    if ((hopamp->Init.TimerControlledMuxmode) == OPAMP_TIMERCONTROLLEDMUXMODE_ENABLE)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	691b      	ldr	r3, [r3, #16]
 800476c:	2b80      	cmp	r3, #128	; 0x80
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800476e:	4b40      	ldr	r3, [pc, #256]	; (8004870 <HAL_OPAMP_Init+0x144>)
 8004770:	699b      	ldr	r3, [r3, #24]
 8004772:	4a3f      	ldr	r2, [pc, #252]	; (8004870 <HAL_OPAMP_Init+0x144>)
 8004774:	f043 0301 	orr.w	r3, r3, #1
 8004778:	6193      	str	r3, [r2, #24]
 800477a:	4b3d      	ldr	r3, [pc, #244]	; (8004870 <HAL_OPAMP_Init+0x144>)
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	f003 0301 	and.w	r3, r3, #1
 8004782:	60bb      	str	r3, [r7, #8]
 8004784:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800478c:	b2db      	uxtb	r3, r3
 800478e:	2b00      	cmp	r3, #0
 8004790:	d103      	bne.n	800479a <HAL_OPAMP_Init+0x6e>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f7fd f97a 	bl	8001a94 <HAL_OPAMP_MspInit>
    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /*   - InvertingInputSecondary                */
    /* are Not Applicable                         */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	2b40      	cmp	r3, #64	; 0x40
 80047a6:	d003      	beq.n	80047b0 <HAL_OPAMP_Init+0x84>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	2b60      	cmp	r3, #96	; 0x60
 80047ae:	d125      	bne.n	80047fc <HAL_OPAMP_Init+0xd0>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	4b2f      	ldr	r3, [pc, #188]	; (8004874 <HAL_OPAMP_Init+0x148>)
 80047b8:	4013      	ands	r3, r2
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	6851      	ldr	r1, [r2, #4]
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	68d2      	ldr	r2, [r2, #12]
 80047c2:	4311      	orrs	r1, r2
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	6912      	ldr	r2, [r2, #16]
 80047c8:	4311      	orrs	r1, r2
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	6992      	ldr	r2, [r2, #24]
 80047ce:	4311      	orrs	r1, r2
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	69d2      	ldr	r2, [r2, #28]
 80047d4:	4311      	orrs	r1, r2
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	6a12      	ldr	r2, [r2, #32]
 80047da:	4311      	orrs	r1, r2
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80047e0:	4311      	orrs	r1, r2
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80047e6:	04d2      	lsls	r2, r2, #19
 80047e8:	4311      	orrs	r1, r2
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80047ee:	0612      	lsls	r2, r2, #24
 80047f0:	4311      	orrs	r1, r2
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	6812      	ldr	r2, [r2, #0]
 80047f6:	430b      	orrs	r3, r1
 80047f8:	6013      	str	r3, [r2, #0]
 80047fa:	e02a      	b.n	8004852 <HAL_OPAMP_Init+0x126>
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));  

    }
    else /* OPAMP_STANDALONE_MODE */
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	4b1c      	ldr	r3, [pc, #112]	; (8004874 <HAL_OPAMP_Init+0x148>)
 8004804:	4013      	ands	r3, r2
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	6851      	ldr	r1, [r2, #4]
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	6892      	ldr	r2, [r2, #8]
 800480e:	4311      	orrs	r1, r2
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	68d2      	ldr	r2, [r2, #12]
 8004814:	4311      	orrs	r1, r2
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6912      	ldr	r2, [r2, #16]
 800481a:	4311      	orrs	r1, r2
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	6952      	ldr	r2, [r2, #20]
 8004820:	4311      	orrs	r1, r2
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	6992      	ldr	r2, [r2, #24]
 8004826:	4311      	orrs	r1, r2
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	69d2      	ldr	r2, [r2, #28]
 800482c:	4311      	orrs	r1, r2
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	6a12      	ldr	r2, [r2, #32]
 8004832:	4311      	orrs	r1, r2
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004838:	4311      	orrs	r1, r2
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800483e:	04d2      	lsls	r2, r2, #19
 8004840:	4311      	orrs	r1, r2
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004846:	0612      	lsls	r2, r2, #24
 8004848:	4311      	orrs	r1, r2
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	6812      	ldr	r2, [r2, #0]
 800484e:	430b      	orrs	r3, r1
 8004850:	6013      	str	r3, [r2, #0]
                                        (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) | \
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));     
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004858:	b2db      	uxtb	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	d103      	bne.n	8004866 <HAL_OPAMP_Init+0x13a>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8004866:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004868:	4618      	mov	r0, r3
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	40021000 	.word	0x40021000
 8004874:	e0003811 	.word	0xe0003811

08004878 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8004878:	b480      	push	{r7}
 800487a:	b085      	sub	sp, #20
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004880:	2300      	movs	r3, #0
 8004882:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d102      	bne.n	8004890 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	73fb      	strb	r3, [r7, #15]
 800488e:	e01d      	b.n	80048cc <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004896:	b2db      	uxtb	r3, r3
 8004898:	2b05      	cmp	r3, #5
 800489a:	d102      	bne.n	80048a2 <HAL_OPAMP_Start+0x2a>

  {
    status = HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	73fb      	strb	r3, [r7, #15]
 80048a0:	e014      	b.n	80048cc <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d10c      	bne.n	80048c8 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f042 0201 	orr.w	r2, r2, #1
 80048bc:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2204      	movs	r2, #4
 80048c2:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 80048c6:	e001      	b.n	80048cc <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 80048cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3714      	adds	r7, #20
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr

080048da <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80048da:	b580      	push	{r7, lr}
 80048dc:	b082      	sub	sp, #8
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4618      	mov	r0, r3
 80048e8:	f004 fe5c 	bl	80095a4 <USB_ReadInterrupts>
 80048ec:	4603      	mov	r3, r0
 80048ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048f6:	d102      	bne.n	80048fe <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f000 fa91 	bl	8004e20 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4618      	mov	r0, r3
 8004904:	f004 fe4e 	bl	80095a4 <USB_ReadInterrupts>
 8004908:	4603      	mov	r3, r0
 800490a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800490e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004912:	d112      	bne.n	800493a <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800491c:	b29a      	uxth	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004926:	b292      	uxth	r2, r2
 8004928:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f006 f902 	bl	800ab36 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004932:	2100      	movs	r1, #0
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f000 f8d2 	bl	8004ade <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4618      	mov	r0, r3
 8004940:	f004 fe30 	bl	80095a4 <USB_ReadInterrupts>
 8004944:	4603      	mov	r3, r0
 8004946:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800494a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800494e:	d10b      	bne.n	8004968 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004958:	b29a      	uxth	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004962:	b292      	uxth	r2, r2
 8004964:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4618      	mov	r0, r3
 800496e:	f004 fe19 	bl	80095a4 <USB_ReadInterrupts>
 8004972:	4603      	mov	r3, r0
 8004974:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004978:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800497c:	d10b      	bne.n	8004996 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004986:	b29a      	uxth	r2, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004990:	b292      	uxth	r2, r2
 8004992:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4618      	mov	r0, r3
 800499c:	f004 fe02 	bl	80095a4 <USB_ReadInterrupts>
 80049a0:	4603      	mov	r3, r0
 80049a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049aa:	d126      	bne.n	80049fa <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80049b4:	b29a      	uxth	r2, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f022 0204 	bic.w	r2, r2, #4
 80049be:	b292      	uxth	r2, r2
 80049c0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f022 0208 	bic.w	r2, r2, #8
 80049d6:	b292      	uxth	r2, r2
 80049d8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f006 f8e3 	bl	800aba8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80049ea:	b29a      	uxth	r2, r3
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80049f4:	b292      	uxth	r2, r2
 80049f6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4618      	mov	r0, r3
 8004a00:	f004 fdd0 	bl	80095a4 <USB_ReadInterrupts>
 8004a04:	4603      	mov	r3, r0
 8004a06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a0e:	d131      	bne.n	8004a74 <HAL_PCD_IRQHandler+0x19a>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004a18:	b29a      	uxth	r2, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f042 0208 	orr.w	r2, r2, #8
 8004a22:	b292      	uxth	r2, r2
 8004a24:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004a30:	b29a      	uxth	r2, r3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a3a:	b292      	uxth	r2, r2
 8004a3c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004a48:	b29a      	uxth	r2, r3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f042 0204 	orr.w	r2, r2, #4
 8004a52:	b292      	uxth	r2, r2
 8004a54:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP) == 0U)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f004 fda1 	bl	80095a4 <USB_ReadInterrupts>
 8004a62:	4603      	mov	r3, r0
 8004a64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a6c:	d002      	beq.n	8004a74 <HAL_PCD_IRQHandler+0x19a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f006 f880 	bl	800ab74 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f004 fd93 	bl	80095a4 <USB_ReadInterrupts>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a88:	d10e      	bne.n	8004aa8 <HAL_PCD_IRQHandler+0x1ce>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004a92:	b29a      	uxth	r2, r3
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004a9c:	b292      	uxth	r2, r2
 8004a9e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f006 f839 	bl	800ab1a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4618      	mov	r0, r3
 8004aae:	f004 fd79 	bl	80095a4 <USB_ReadInterrupts>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004abc:	d10b      	bne.n	8004ad6 <HAL_PCD_IRQHandler+0x1fc>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ad0:	b292      	uxth	r2, r2
 8004ad2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8004ad6:	bf00      	nop
 8004ad8:	3708      	adds	r7, #8
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004ade:	b580      	push	{r7, lr}
 8004ae0:	b082      	sub	sp, #8
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d101      	bne.n	8004af8 <HAL_PCD_SetAddress+0x1a>
 8004af4:	2302      	movs	r3, #2
 8004af6:	e013      	b.n	8004b20 <HAL_PCD_SetAddress+0x42>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	78fa      	ldrb	r2, [r7, #3]
 8004b04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	78fa      	ldrb	r2, [r7, #3]
 8004b0e:	4611      	mov	r1, r2
 8004b10:	4618      	mov	r0, r3
 8004b12:	f004 fd33 	bl	800957c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8004b1e:	2300      	movs	r3, #0
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3708      	adds	r7, #8
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	4608      	mov	r0, r1
 8004b32:	4611      	mov	r1, r2
 8004b34:	461a      	mov	r2, r3
 8004b36:	4603      	mov	r3, r0
 8004b38:	70fb      	strb	r3, [r7, #3]
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	803b      	strh	r3, [r7, #0]
 8004b3e:	4613      	mov	r3, r2
 8004b40:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004b42:	2300      	movs	r3, #0
 8004b44:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004b46:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	da0b      	bge.n	8004b66 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b4e:	78fb      	ldrb	r3, [r7, #3]
 8004b50:	f003 0307 	and.w	r3, r3, #7
 8004b54:	015b      	lsls	r3, r3, #5
 8004b56:	3328      	adds	r3, #40	; 0x28
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	4413      	add	r3, r2
 8004b5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2201      	movs	r2, #1
 8004b62:	705a      	strb	r2, [r3, #1]
 8004b64:	e00b      	b.n	8004b7e <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b66:	78fb      	ldrb	r3, [r7, #3]
 8004b68:	f003 0307 	and.w	r3, r3, #7
 8004b6c:	015b      	lsls	r3, r3, #5
 8004b6e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	4413      	add	r3, r2
 8004b76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004b7e:	78fb      	ldrb	r3, [r7, #3]
 8004b80:	f003 0307 	and.w	r3, r3, #7
 8004b84:	b2da      	uxtb	r2, r3
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004b8a:	883a      	ldrh	r2, [r7, #0]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	78ba      	ldrb	r2, [r7, #2]
 8004b94:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	785b      	ldrb	r3, [r3, #1]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d004      	beq.n	8004ba8 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	b29a      	uxth	r2, r3
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004ba8:	78bb      	ldrb	r3, [r7, #2]
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d102      	bne.n	8004bb4 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d101      	bne.n	8004bc2 <HAL_PCD_EP_Open+0x9a>
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	e00e      	b.n	8004be0 <HAL_PCD_EP_Open+0xb8>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68f9      	ldr	r1, [r7, #12]
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	f003 fe37 	bl	8008844 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8004bde:	7afb      	ldrb	r3, [r7, #11]
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3710      	adds	r7, #16
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}

08004be8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b086      	sub	sp, #24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	607a      	str	r2, [r7, #4]
 8004bf2:	603b      	str	r3, [r7, #0]
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004bf8:	7afb      	ldrb	r3, [r7, #11]
 8004bfa:	f003 0307 	and.w	r3, r3, #7
 8004bfe:	015b      	lsls	r3, r3, #5
 8004c00:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	4413      	add	r3, r2
 8004c08:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	683a      	ldr	r2, [r7, #0]
 8004c14:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c22:	7afb      	ldrb	r3, [r7, #11]
 8004c24:	f003 0307 	and.w	r3, r3, #7
 8004c28:	b2da      	uxtb	r2, r3
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004c2e:	7afb      	ldrb	r3, [r7, #11]
 8004c30:	f003 0307 	and.w	r3, r3, #7
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d106      	bne.n	8004c46 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	6979      	ldr	r1, [r7, #20]
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f004 f8f4 	bl	8008e2c <USB_EPStartXfer>
 8004c44:	e005      	b.n	8004c52 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	6979      	ldr	r1, [r7, #20]
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f004 f8ed 	bl	8008e2c <USB_EPStartXfer>
  }

  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3718      	adds	r7, #24
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b086      	sub	sp, #24
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	607a      	str	r2, [r7, #4]
 8004c66:	603b      	str	r3, [r7, #0]
 8004c68:	460b      	mov	r3, r1
 8004c6a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c6c:	7afb      	ldrb	r3, [r7, #11]
 8004c6e:	f003 0307 	and.w	r3, r3, #7
 8004c72:	015b      	lsls	r3, r3, #5
 8004c74:	3328      	adds	r3, #40	; 0x28
 8004c76:	68fa      	ldr	r2, [r7, #12]
 8004c78:	4413      	add	r3, r2
 8004c7a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	683a      	ldr	r2, [r7, #0]
 8004c86:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	2201      	movs	r2, #1
 8004c92:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c94:	7afb      	ldrb	r3, [r7, #11]
 8004c96:	f003 0307 	and.w	r3, r3, #7
 8004c9a:	b2da      	uxtb	r2, r3
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004ca0:	7afb      	ldrb	r3, [r7, #11]
 8004ca2:	f003 0307 	and.w	r3, r3, #7
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d106      	bne.n	8004cb8 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	6979      	ldr	r1, [r7, #20]
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f004 f8bb 	bl	8008e2c <USB_EPStartXfer>
 8004cb6:	e005      	b.n	8004cc4 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6979      	ldr	r1, [r7, #20]
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f004 f8b4 	bl	8008e2c <USB_EPStartXfer>
  }

  return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3718      	adds	r7, #24
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b084      	sub	sp, #16
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004cda:	78fb      	ldrb	r3, [r7, #3]
 8004cdc:	f003 0207 	and.w	r2, r3, #7
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d901      	bls.n	8004cec <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e046      	b.n	8004d7a <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004cec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	da0b      	bge.n	8004d0c <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cf4:	78fb      	ldrb	r3, [r7, #3]
 8004cf6:	f003 0307 	and.w	r3, r3, #7
 8004cfa:	015b      	lsls	r3, r3, #5
 8004cfc:	3328      	adds	r3, #40	; 0x28
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	4413      	add	r3, r2
 8004d02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2201      	movs	r2, #1
 8004d08:	705a      	strb	r2, [r3, #1]
 8004d0a:	e009      	b.n	8004d20 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004d0c:	78fb      	ldrb	r3, [r7, #3]
 8004d0e:	015b      	lsls	r3, r3, #5
 8004d10:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004d14:	687a      	ldr	r2, [r7, #4]
 8004d16:	4413      	add	r3, r2
 8004d18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2201      	movs	r2, #1
 8004d24:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d26:	78fb      	ldrb	r3, [r7, #3]
 8004d28:	f003 0307 	and.w	r3, r3, #7
 8004d2c:	b2da      	uxtb	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d101      	bne.n	8004d40 <HAL_PCD_EP_SetStall+0x72>
 8004d3c:	2302      	movs	r3, #2
 8004d3e:	e01c      	b.n	8004d7a <HAL_PCD_EP_SetStall+0xac>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2201      	movs	r2, #1
 8004d44:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68f9      	ldr	r1, [r7, #12]
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f004 fb3e 	bl	80093d0 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004d54:	78fb      	ldrb	r3, [r7, #3]
 8004d56:	f003 0307 	and.w	r3, r3, #7
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d108      	bne.n	8004d70 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8004d68:	4619      	mov	r1, r3
 8004d6a:	4610      	mov	r0, r2
 8004d6c:	f004 fc2a 	bl	80095c4 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3710      	adds	r7, #16
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}

08004d82 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d82:	b580      	push	{r7, lr}
 8004d84:	b084      	sub	sp, #16
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	6078      	str	r0, [r7, #4]
 8004d8a:	460b      	mov	r3, r1
 8004d8c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004d8e:	78fb      	ldrb	r3, [r7, #3]
 8004d90:	f003 020f 	and.w	r2, r3, #15
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d901      	bls.n	8004da0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e03a      	b.n	8004e16 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004da0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	da0b      	bge.n	8004dc0 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004da8:	78fb      	ldrb	r3, [r7, #3]
 8004daa:	f003 0307 	and.w	r3, r3, #7
 8004dae:	015b      	lsls	r3, r3, #5
 8004db0:	3328      	adds	r3, #40	; 0x28
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	4413      	add	r3, r2
 8004db6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	705a      	strb	r2, [r3, #1]
 8004dbe:	e00b      	b.n	8004dd8 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004dc0:	78fb      	ldrb	r3, [r7, #3]
 8004dc2:	f003 0307 	and.w	r3, r3, #7
 8004dc6:	015b      	lsls	r3, r3, #5
 8004dc8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	4413      	add	r3, r2
 8004dd0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004dde:	78fb      	ldrb	r3, [r7, #3]
 8004de0:	f003 0307 	and.w	r3, r3, #7
 8004de4:	b2da      	uxtb	r2, r3
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d101      	bne.n	8004df8 <HAL_PCD_EP_ClrStall+0x76>
 8004df4:	2302      	movs	r3, #2
 8004df6:	e00e      	b.n	8004e16 <HAL_PCD_EP_ClrStall+0x94>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68f9      	ldr	r1, [r7, #12]
 8004e06:	4618      	mov	r0, r3
 8004e08:	f004 fb24 	bl	8009454 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3710      	adds	r7, #16
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
	...

08004e20 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004e20:	b590      	push	{r4, r7, lr}
 8004e22:	b089      	sub	sp, #36	; 0x24
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004e28:	e286      	b.n	8005338 <PCD_EP_ISR_Handler+0x518>
  {
    wIstr = hpcd->Instance->ISTR;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004e32:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004e34:	8afb      	ldrh	r3, [r7, #22]
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	f003 030f 	and.w	r3, r3, #15
 8004e3c:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8004e3e:	7d7b      	ldrb	r3, [r7, #21]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f040 8146 	bne.w	80050d2 <PCD_EP_ISR_Handler+0x2b2>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004e46:	8afb      	ldrh	r3, [r7, #22]
 8004e48:	f003 0310 	and.w	r3, r3, #16
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d151      	bne.n	8004ef4 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	881b      	ldrh	r3, [r3, #0]
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004e5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e60:	b29c      	uxth	r4, r3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8004e6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	3328      	adds	r3, #40	; 0x28
 8004e76:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	461a      	mov	r2, r3
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	00db      	lsls	r3, r3, #3
 8004e8a:	4413      	add	r3, r2
 8004e8c:	3302      	adds	r3, #2
 8004e8e:	005b      	lsls	r3, r3, #1
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	6812      	ldr	r2, [r2, #0]
 8004e94:	4413      	add	r3, r2
 8004e96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e9a:	881b      	ldrh	r3, [r3, #0]
 8004e9c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	695a      	ldr	r2, [r3, #20]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	69db      	ldr	r3, [r3, #28]
 8004eac:	441a      	add	r2, r3
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004eb2:	2100      	movs	r1, #0
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f005 fe19 	bl	800aaec <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	f000 8238 	beq.w	8005338 <PCD_EP_ISR_Handler+0x518>
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	699b      	ldr	r3, [r3, #24]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	f040 8233 	bne.w	8005338 <PCD_EP_ISR_Handler+0x518>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004ede:	b2da      	uxtb	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	b292      	uxth	r2, r2
 8004ee6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004ef2:	e221      	b.n	8005338 <PCD_EP_ISR_Handler+0x518>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004efa:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	881b      	ldrh	r3, [r3, #0]
 8004f02:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004f04:	8a7b      	ldrh	r3, [r7, #18]
 8004f06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d033      	beq.n	8004f76 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	461a      	mov	r2, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	00db      	lsls	r3, r3, #3
 8004f20:	4413      	add	r3, r2
 8004f22:	3306      	adds	r3, #6
 8004f24:	005b      	lsls	r3, r3, #1
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	6812      	ldr	r2, [r2, #0]
 8004f2a:	4413      	add	r3, r2
 8004f2c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f30:	881b      	ldrh	r3, [r3, #0]
 8004f32:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6818      	ldr	r0, [r3, #0]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	f004 fb8a 	bl	8009666 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	881b      	ldrh	r3, [r3, #0]
 8004f58:	b29a      	uxth	r2, r3
 8004f5a:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004f5e:	4013      	ands	r3, r2
 8004f60:	b29c      	uxth	r4, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004f6a:	b292      	uxth	r2, r2
 8004f6c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f005 fd92 	bl	800aa98 <HAL_PCD_SetupStageCallback>
 8004f74:	e1e0      	b.n	8005338 <PCD_EP_ISR_Handler+0x518>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004f76:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	f280 81dc 	bge.w	8005338 <PCD_EP_ISR_Handler+0x518>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	881b      	ldrh	r3, [r3, #0]
 8004f86:	b29a      	uxth	r2, r3
 8004f88:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	b29c      	uxth	r4, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004f98:	b292      	uxth	r2, r2
 8004f9a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	781b      	ldrb	r3, [r3, #0]
 8004fac:	00db      	lsls	r3, r3, #3
 8004fae:	4413      	add	r3, r2
 8004fb0:	3306      	adds	r3, #6
 8004fb2:	005b      	lsls	r3, r3, #1
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	6812      	ldr	r2, [r2, #0]
 8004fb8:	4413      	add	r3, r2
 8004fba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004fbe:	881b      	ldrh	r3, [r3, #0]
 8004fc0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	69db      	ldr	r3, [r3, #28]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d019      	beq.n	8005004 <PCD_EP_ISR_Handler+0x1e4>
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	695b      	ldr	r3, [r3, #20]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d015      	beq.n	8005004 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6818      	ldr	r0, [r3, #0]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6959      	ldr	r1, [r3, #20]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	f004 fb3c 	bl	8009666 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	695a      	ldr	r2, [r3, #20]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	69db      	ldr	r3, [r3, #28]
 8004ff6:	441a      	add	r2, r3
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f005 fd5c 	bl	800aabc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	461c      	mov	r4, r3
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005012:	b29b      	uxth	r3, r3
 8005014:	441c      	add	r4, r3
 8005016:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 800501a:	60bb      	str	r3, [r7, #8]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	691b      	ldr	r3, [r3, #16]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d110      	bne.n	8005046 <PCD_EP_ISR_Handler+0x226>
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	881b      	ldrh	r3, [r3, #0]
 8005028:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800502c:	b29a      	uxth	r2, r3
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	801a      	strh	r2, [r3, #0]
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	881b      	ldrh	r3, [r3, #0]
 8005036:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800503a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800503e:	b29a      	uxth	r2, r3
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	801a      	strh	r2, [r3, #0]
 8005044:	e02f      	b.n	80050a6 <PCD_EP_ISR_Handler+0x286>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	2b3e      	cmp	r3, #62	; 0x3e
 800504c:	d813      	bhi.n	8005076 <PCD_EP_ISR_Handler+0x256>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	085b      	lsrs	r3, r3, #1
 8005054:	61bb      	str	r3, [r7, #24]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	f003 0301 	and.w	r3, r3, #1
 800505e:	2b00      	cmp	r3, #0
 8005060:	d002      	beq.n	8005068 <PCD_EP_ISR_Handler+0x248>
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	3301      	adds	r3, #1
 8005066:	61bb      	str	r3, [r7, #24]
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	b29b      	uxth	r3, r3
 800506c:	029b      	lsls	r3, r3, #10
 800506e:	b29a      	uxth	r2, r3
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	801a      	strh	r2, [r3, #0]
 8005074:	e017      	b.n	80050a6 <PCD_EP_ISR_Handler+0x286>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	691b      	ldr	r3, [r3, #16]
 800507a:	095b      	lsrs	r3, r3, #5
 800507c:	61bb      	str	r3, [r7, #24]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	f003 031f 	and.w	r3, r3, #31
 8005086:	2b00      	cmp	r3, #0
 8005088:	d102      	bne.n	8005090 <PCD_EP_ISR_Handler+0x270>
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	3b01      	subs	r3, #1
 800508e:	61bb      	str	r3, [r7, #24]
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	b29b      	uxth	r3, r3
 8005094:	029b      	lsls	r3, r3, #10
 8005096:	b29b      	uxth	r3, r3
 8005098:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800509c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	881b      	ldrh	r3, [r3, #0]
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050b6:	b29c      	uxth	r4, r3
 80050b8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80050bc:	b29c      	uxth	r4, r3
 80050be:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80050c2:	b29c      	uxth	r4, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	4ba2      	ldr	r3, [pc, #648]	; (8005354 <PCD_EP_ISR_Handler+0x534>)
 80050ca:	4323      	orrs	r3, r4
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	8013      	strh	r3, [r2, #0]
 80050d0:	e132      	b.n	8005338 <PCD_EP_ISR_Handler+0x518>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	461a      	mov	r2, r3
 80050d8:	7d7b      	ldrb	r3, [r7, #21]
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	4413      	add	r3, r2
 80050de:	881b      	ldrh	r3, [r3, #0]
 80050e0:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80050e2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	f280 80d1 	bge.w	800528e <PCD_EP_ISR_Handler+0x46e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	461a      	mov	r2, r3
 80050f2:	7d7b      	ldrb	r3, [r7, #21]
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	4413      	add	r3, r2
 80050f8:	881b      	ldrh	r3, [r3, #0]
 80050fa:	b29a      	uxth	r2, r3
 80050fc:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005100:	4013      	ands	r3, r2
 8005102:	b29c      	uxth	r4, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	461a      	mov	r2, r3
 800510a:	7d7b      	ldrb	r3, [r7, #21]
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	4413      	add	r3, r2
 8005110:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8005114:	b292      	uxth	r2, r2
 8005116:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8005118:	7d7b      	ldrb	r3, [r7, #21]
 800511a:	015b      	lsls	r3, r3, #5
 800511c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	4413      	add	r3, r2
 8005124:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	7b1b      	ldrb	r3, [r3, #12]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d121      	bne.n	8005172 <PCD_EP_ISR_Handler+0x352>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005136:	b29b      	uxth	r3, r3
 8005138:	461a      	mov	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	4413      	add	r3, r2
 8005142:	3306      	adds	r3, #6
 8005144:	005b      	lsls	r3, r3, #1
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	6812      	ldr	r2, [r2, #0]
 800514a:	4413      	add	r3, r2
 800514c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005150:	881b      	ldrh	r3, [r3, #0]
 8005152:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005156:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8005158:	8bfb      	ldrh	r3, [r7, #30]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d072      	beq.n	8005244 <PCD_EP_ISR_Handler+0x424>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6818      	ldr	r0, [r3, #0]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6959      	ldr	r1, [r3, #20]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	88da      	ldrh	r2, [r3, #6]
 800516a:	8bfb      	ldrh	r3, [r7, #30]
 800516c:	f004 fa7b 	bl	8009666 <USB_ReadPMA>
 8005170:	e068      	b.n	8005244 <PCD_EP_ISR_Handler+0x424>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	461a      	mov	r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	781b      	ldrb	r3, [r3, #0]
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	4413      	add	r3, r2
 8005180:	881b      	ldrh	r3, [r3, #0]
 8005182:	b29b      	uxth	r3, r3
 8005184:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005188:	2b00      	cmp	r3, #0
 800518a:	d021      	beq.n	80051d0 <PCD_EP_ISR_Handler+0x3b0>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005194:	b29b      	uxth	r3, r3
 8005196:	461a      	mov	r2, r3
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	781b      	ldrb	r3, [r3, #0]
 800519c:	00db      	lsls	r3, r3, #3
 800519e:	4413      	add	r3, r2
 80051a0:	3302      	adds	r3, #2
 80051a2:	005b      	lsls	r3, r3, #1
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	6812      	ldr	r2, [r2, #0]
 80051a8:	4413      	add	r3, r2
 80051aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051ae:	881b      	ldrh	r3, [r3, #0]
 80051b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051b4:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80051b6:	8bfb      	ldrh	r3, [r7, #30]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d02a      	beq.n	8005212 <PCD_EP_ISR_Handler+0x3f2>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6818      	ldr	r0, [r3, #0]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6959      	ldr	r1, [r3, #20]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	891a      	ldrh	r2, [r3, #8]
 80051c8:	8bfb      	ldrh	r3, [r7, #30]
 80051ca:	f004 fa4c 	bl	8009666 <USB_ReadPMA>
 80051ce:	e020      	b.n	8005212 <PCD_EP_ISR_Handler+0x3f2>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80051d8:	b29b      	uxth	r3, r3
 80051da:	461a      	mov	r2, r3
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	00db      	lsls	r3, r3, #3
 80051e2:	4413      	add	r3, r2
 80051e4:	3306      	adds	r3, #6
 80051e6:	005b      	lsls	r3, r3, #1
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	6812      	ldr	r2, [r2, #0]
 80051ec:	4413      	add	r3, r2
 80051ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051f2:	881b      	ldrh	r3, [r3, #0]
 80051f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051f8:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80051fa:	8bfb      	ldrh	r3, [r7, #30]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d008      	beq.n	8005212 <PCD_EP_ISR_Handler+0x3f2>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6818      	ldr	r0, [r3, #0]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6959      	ldr	r1, [r3, #20]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	895a      	ldrh	r2, [r3, #10]
 800520c:	8bfb      	ldrh	r3, [r7, #30]
 800520e:	f004 fa2a 	bl	8009666 <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	461a      	mov	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	4413      	add	r3, r2
 8005220:	881b      	ldrh	r3, [r3, #0]
 8005222:	b29b      	uxth	r3, r3
 8005224:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005228:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800522c:	b29c      	uxth	r4, r3
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	461a      	mov	r2, r3
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	781b      	ldrb	r3, [r3, #0]
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	441a      	add	r2, r3
 800523c:	4b46      	ldr	r3, [pc, #280]	; (8005358 <PCD_EP_ISR_Handler+0x538>)
 800523e:	4323      	orrs	r3, r4
 8005240:	b29b      	uxth	r3, r3
 8005242:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	69da      	ldr	r2, [r3, #28]
 8005248:	8bfb      	ldrh	r3, [r7, #30]
 800524a:	441a      	add	r2, r3
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	695a      	ldr	r2, [r3, #20]
 8005254:	8bfb      	ldrh	r3, [r7, #30]
 8005256:	441a      	add	r2, r3
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	699b      	ldr	r3, [r3, #24]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d004      	beq.n	800526e <PCD_EP_ISR_Handler+0x44e>
 8005264:	8bfa      	ldrh	r2, [r7, #30]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	429a      	cmp	r2, r3
 800526c:	d206      	bcs.n	800527c <PCD_EP_ISR_Handler+0x45c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	4619      	mov	r1, r3
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	f005 fc21 	bl	800aabc <HAL_PCD_DataOutStageCallback>
 800527a:	e008      	b.n	800528e <PCD_EP_ISR_Handler+0x46e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	7819      	ldrb	r1, [r3, #0]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	695a      	ldr	r2, [r3, #20]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	699b      	ldr	r3, [r3, #24]
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f7ff fcad 	bl	8004be8 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800528e:	8a7b      	ldrh	r3, [r7, #18]
 8005290:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005294:	2b00      	cmp	r3, #0
 8005296:	d04f      	beq.n	8005338 <PCD_EP_ISR_Handler+0x518>
      {
        ep = &hpcd->IN_ep[epindex];
 8005298:	7d7b      	ldrb	r3, [r7, #21]
 800529a:	015b      	lsls	r3, r3, #5
 800529c:	3328      	adds	r3, #40	; 0x28
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	4413      	add	r3, r2
 80052a2:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	461a      	mov	r2, r3
 80052aa:	7d7b      	ldrb	r3, [r7, #21]
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	4413      	add	r3, r2
 80052b0:	881b      	ldrh	r3, [r3, #0]
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80052b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052bc:	b29c      	uxth	r4, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	461a      	mov	r2, r3
 80052c4:	7d7b      	ldrb	r3, [r7, #21]
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	441a      	add	r2, r3
 80052ca:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80052ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80052de:	b29b      	uxth	r3, r3
 80052e0:	461a      	mov	r2, r3
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	00db      	lsls	r3, r3, #3
 80052e8:	4413      	add	r3, r2
 80052ea:	3302      	adds	r3, #2
 80052ec:	005b      	lsls	r3, r3, #1
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	6812      	ldr	r2, [r2, #0]
 80052f2:	4413      	add	r3, r2
 80052f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052f8:	881b      	ldrh	r3, [r3, #0]
 80052fa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	695a      	ldr	r2, [r3, #20]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	69db      	ldr	r3, [r3, #28]
 800530a:	441a      	add	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	699b      	ldr	r3, [r3, #24]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d106      	bne.n	8005326 <PCD_EP_ISR_Handler+0x506>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	4619      	mov	r1, r3
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f005 fbe4 	bl	800aaec <HAL_PCD_DataInStageCallback>
 8005324:	e008      	b.n	8005338 <PCD_EP_ISR_Handler+0x518>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	7819      	ldrb	r1, [r3, #0]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	695a      	ldr	r2, [r3, #20]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f7ff fc92 	bl	8004c5c <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005340:	b29b      	uxth	r3, r3
 8005342:	b21b      	sxth	r3, r3
 8005344:	2b00      	cmp	r3, #0
 8005346:	f6ff ad70 	blt.w	8004e2a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 800534a:	2300      	movs	r3, #0
}
 800534c:	4618      	mov	r0, r3
 800534e:	3724      	adds	r7, #36	; 0x24
 8005350:	46bd      	mov	sp, r7
 8005352:	bd90      	pop	{r4, r7, pc}
 8005354:	ffff8080 	.word	0xffff8080
 8005358:	ffff80c0 	.word	0xffff80c0

0800535c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8005362:	af00      	add	r7, sp, #0
 8005364:	1d3b      	adds	r3, r7, #4
 8005366:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005368:	1d3b      	adds	r3, r7, #4
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d102      	bne.n	8005376 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	f000 bef4 	b.w	800615e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005376:	1d3b      	adds	r3, r7, #4
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0301 	and.w	r3, r3, #1
 8005380:	2b00      	cmp	r3, #0
 8005382:	f000 816a 	beq.w	800565a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005386:	4bb3      	ldr	r3, [pc, #716]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	f003 030c 	and.w	r3, r3, #12
 800538e:	2b04      	cmp	r3, #4
 8005390:	d00c      	beq.n	80053ac <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005392:	4bb0      	ldr	r3, [pc, #704]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f003 030c 	and.w	r3, r3, #12
 800539a:	2b08      	cmp	r3, #8
 800539c:	d159      	bne.n	8005452 <HAL_RCC_OscConfig+0xf6>
 800539e:	4bad      	ldr	r3, [pc, #692]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053aa:	d152      	bne.n	8005452 <HAL_RCC_OscConfig+0xf6>
 80053ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80053b0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053b4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80053b8:	fa93 f3a3 	rbit	r3, r3
 80053bc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80053c0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053c4:	fab3 f383 	clz	r3, r3
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	095b      	lsrs	r3, r3, #5
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	f043 0301 	orr.w	r3, r3, #1
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d102      	bne.n	80053de <HAL_RCC_OscConfig+0x82>
 80053d8:	4b9e      	ldr	r3, [pc, #632]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	e015      	b.n	800540a <HAL_RCC_OscConfig+0xae>
 80053de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80053e2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053e6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80053ea:	fa93 f3a3 	rbit	r3, r3
 80053ee:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80053f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80053f6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80053fa:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80053fe:	fa93 f3a3 	rbit	r3, r3
 8005402:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8005406:	4b93      	ldr	r3, [pc, #588]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 8005408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800540a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800540e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8005412:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8005416:	fa92 f2a2 	rbit	r2, r2
 800541a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800541e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8005422:	fab2 f282 	clz	r2, r2
 8005426:	b2d2      	uxtb	r2, r2
 8005428:	f042 0220 	orr.w	r2, r2, #32
 800542c:	b2d2      	uxtb	r2, r2
 800542e:	f002 021f 	and.w	r2, r2, #31
 8005432:	2101      	movs	r1, #1
 8005434:	fa01 f202 	lsl.w	r2, r1, r2
 8005438:	4013      	ands	r3, r2
 800543a:	2b00      	cmp	r3, #0
 800543c:	f000 810c 	beq.w	8005658 <HAL_RCC_OscConfig+0x2fc>
 8005440:	1d3b      	adds	r3, r7, #4
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	f040 8106 	bne.w	8005658 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	f000 be86 	b.w	800615e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005452:	1d3b      	adds	r3, r7, #4
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800545c:	d106      	bne.n	800546c <HAL_RCC_OscConfig+0x110>
 800545e:	4b7d      	ldr	r3, [pc, #500]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a7c      	ldr	r2, [pc, #496]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 8005464:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005468:	6013      	str	r3, [r2, #0]
 800546a:	e030      	b.n	80054ce <HAL_RCC_OscConfig+0x172>
 800546c:	1d3b      	adds	r3, r7, #4
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d10c      	bne.n	8005490 <HAL_RCC_OscConfig+0x134>
 8005476:	4b77      	ldr	r3, [pc, #476]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a76      	ldr	r2, [pc, #472]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 800547c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005480:	6013      	str	r3, [r2, #0]
 8005482:	4b74      	ldr	r3, [pc, #464]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a73      	ldr	r2, [pc, #460]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 8005488:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800548c:	6013      	str	r3, [r2, #0]
 800548e:	e01e      	b.n	80054ce <HAL_RCC_OscConfig+0x172>
 8005490:	1d3b      	adds	r3, r7, #4
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800549a:	d10c      	bne.n	80054b6 <HAL_RCC_OscConfig+0x15a>
 800549c:	4b6d      	ldr	r3, [pc, #436]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a6c      	ldr	r2, [pc, #432]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 80054a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054a6:	6013      	str	r3, [r2, #0]
 80054a8:	4b6a      	ldr	r3, [pc, #424]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a69      	ldr	r2, [pc, #420]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 80054ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054b2:	6013      	str	r3, [r2, #0]
 80054b4:	e00b      	b.n	80054ce <HAL_RCC_OscConfig+0x172>
 80054b6:	4b67      	ldr	r3, [pc, #412]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a66      	ldr	r2, [pc, #408]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 80054bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054c0:	6013      	str	r3, [r2, #0]
 80054c2:	4b64      	ldr	r3, [pc, #400]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a63      	ldr	r2, [pc, #396]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 80054c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054cc:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80054ce:	4b61      	ldr	r3, [pc, #388]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 80054d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054d2:	f023 020f 	bic.w	r2, r3, #15
 80054d6:	1d3b      	adds	r3, r7, #4
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	495d      	ldr	r1, [pc, #372]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 80054de:	4313      	orrs	r3, r2
 80054e0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054e2:	1d3b      	adds	r3, r7, #4
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d059      	beq.n	80055a0 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ec:	f7fc fe6e 	bl	80021cc <HAL_GetTick>
 80054f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054f4:	e00a      	b.n	800550c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054f6:	f7fc fe69 	bl	80021cc <HAL_GetTick>
 80054fa:	4602      	mov	r2, r0
 80054fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	2b64      	cmp	r3, #100	; 0x64
 8005504:	d902      	bls.n	800550c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	f000 be29 	b.w	800615e <HAL_RCC_OscConfig+0xe02>
 800550c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005510:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005514:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8005518:	fa93 f3a3 	rbit	r3, r3
 800551c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8005520:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005524:	fab3 f383 	clz	r3, r3
 8005528:	b2db      	uxtb	r3, r3
 800552a:	095b      	lsrs	r3, r3, #5
 800552c:	b2db      	uxtb	r3, r3
 800552e:	f043 0301 	orr.w	r3, r3, #1
 8005532:	b2db      	uxtb	r3, r3
 8005534:	2b01      	cmp	r3, #1
 8005536:	d102      	bne.n	800553e <HAL_RCC_OscConfig+0x1e2>
 8005538:	4b46      	ldr	r3, [pc, #280]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	e015      	b.n	800556a <HAL_RCC_OscConfig+0x20e>
 800553e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005542:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005546:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800554a:	fa93 f3a3 	rbit	r3, r3
 800554e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8005552:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005556:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800555a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800555e:	fa93 f3a3 	rbit	r3, r3
 8005562:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8005566:	4b3b      	ldr	r3, [pc, #236]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 8005568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800556e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8005572:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8005576:	fa92 f2a2 	rbit	r2, r2
 800557a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800557e:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8005582:	fab2 f282 	clz	r2, r2
 8005586:	b2d2      	uxtb	r2, r2
 8005588:	f042 0220 	orr.w	r2, r2, #32
 800558c:	b2d2      	uxtb	r2, r2
 800558e:	f002 021f 	and.w	r2, r2, #31
 8005592:	2101      	movs	r1, #1
 8005594:	fa01 f202 	lsl.w	r2, r1, r2
 8005598:	4013      	ands	r3, r2
 800559a:	2b00      	cmp	r3, #0
 800559c:	d0ab      	beq.n	80054f6 <HAL_RCC_OscConfig+0x19a>
 800559e:	e05c      	b.n	800565a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055a0:	f7fc fe14 	bl	80021cc <HAL_GetTick>
 80055a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055a8:	e00a      	b.n	80055c0 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80055aa:	f7fc fe0f 	bl	80021cc <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	2b64      	cmp	r3, #100	; 0x64
 80055b8:	d902      	bls.n	80055c0 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	f000 bdcf 	b.w	800615e <HAL_RCC_OscConfig+0xe02>
 80055c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80055c4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80055cc:	fa93 f3a3 	rbit	r3, r3
 80055d0:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80055d4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055d8:	fab3 f383 	clz	r3, r3
 80055dc:	b2db      	uxtb	r3, r3
 80055de:	095b      	lsrs	r3, r3, #5
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	f043 0301 	orr.w	r3, r3, #1
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d102      	bne.n	80055f2 <HAL_RCC_OscConfig+0x296>
 80055ec:	4b19      	ldr	r3, [pc, #100]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	e015      	b.n	800561e <HAL_RCC_OscConfig+0x2c2>
 80055f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80055f6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055fa:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80055fe:	fa93 f3a3 	rbit	r3, r3
 8005602:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8005606:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800560a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800560e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8005612:	fa93 f3a3 	rbit	r3, r3
 8005616:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800561a:	4b0e      	ldr	r3, [pc, #56]	; (8005654 <HAL_RCC_OscConfig+0x2f8>)
 800561c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800561e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005622:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8005626:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800562a:	fa92 f2a2 	rbit	r2, r2
 800562e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8005632:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8005636:	fab2 f282 	clz	r2, r2
 800563a:	b2d2      	uxtb	r2, r2
 800563c:	f042 0220 	orr.w	r2, r2, #32
 8005640:	b2d2      	uxtb	r2, r2
 8005642:	f002 021f 	and.w	r2, r2, #31
 8005646:	2101      	movs	r1, #1
 8005648:	fa01 f202 	lsl.w	r2, r1, r2
 800564c:	4013      	ands	r3, r2
 800564e:	2b00      	cmp	r3, #0
 8005650:	d1ab      	bne.n	80055aa <HAL_RCC_OscConfig+0x24e>
 8005652:	e002      	b.n	800565a <HAL_RCC_OscConfig+0x2fe>
 8005654:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005658:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800565a:	1d3b      	adds	r3, r7, #4
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 816f 	beq.w	8005948 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800566a:	4bd0      	ldr	r3, [pc, #832]	; (80059ac <HAL_RCC_OscConfig+0x650>)
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	f003 030c 	and.w	r3, r3, #12
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00b      	beq.n	800568e <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005676:	4bcd      	ldr	r3, [pc, #820]	; (80059ac <HAL_RCC_OscConfig+0x650>)
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f003 030c 	and.w	r3, r3, #12
 800567e:	2b08      	cmp	r3, #8
 8005680:	d16c      	bne.n	800575c <HAL_RCC_OscConfig+0x400>
 8005682:	4bca      	ldr	r3, [pc, #808]	; (80059ac <HAL_RCC_OscConfig+0x650>)
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d166      	bne.n	800575c <HAL_RCC_OscConfig+0x400>
 800568e:	2302      	movs	r3, #2
 8005690:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005694:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8005698:	fa93 f3a3 	rbit	r3, r3
 800569c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80056a0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056a4:	fab3 f383 	clz	r3, r3
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	095b      	lsrs	r3, r3, #5
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	f043 0301 	orr.w	r3, r3, #1
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d102      	bne.n	80056be <HAL_RCC_OscConfig+0x362>
 80056b8:	4bbc      	ldr	r3, [pc, #752]	; (80059ac <HAL_RCC_OscConfig+0x650>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	e013      	b.n	80056e6 <HAL_RCC_OscConfig+0x38a>
 80056be:	2302      	movs	r3, #2
 80056c0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056c4:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80056c8:	fa93 f3a3 	rbit	r3, r3
 80056cc:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80056d0:	2302      	movs	r3, #2
 80056d2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80056d6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80056da:	fa93 f3a3 	rbit	r3, r3
 80056de:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80056e2:	4bb2      	ldr	r3, [pc, #712]	; (80059ac <HAL_RCC_OscConfig+0x650>)
 80056e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e6:	2202      	movs	r2, #2
 80056e8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80056ec:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80056f0:	fa92 f2a2 	rbit	r2, r2
 80056f4:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80056f8:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80056fc:	fab2 f282 	clz	r2, r2
 8005700:	b2d2      	uxtb	r2, r2
 8005702:	f042 0220 	orr.w	r2, r2, #32
 8005706:	b2d2      	uxtb	r2, r2
 8005708:	f002 021f 	and.w	r2, r2, #31
 800570c:	2101      	movs	r1, #1
 800570e:	fa01 f202 	lsl.w	r2, r1, r2
 8005712:	4013      	ands	r3, r2
 8005714:	2b00      	cmp	r3, #0
 8005716:	d007      	beq.n	8005728 <HAL_RCC_OscConfig+0x3cc>
 8005718:	1d3b      	adds	r3, r7, #4
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	691b      	ldr	r3, [r3, #16]
 800571e:	2b01      	cmp	r3, #1
 8005720:	d002      	beq.n	8005728 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	f000 bd1b 	b.w	800615e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005728:	4ba0      	ldr	r3, [pc, #640]	; (80059ac <HAL_RCC_OscConfig+0x650>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005730:	1d3b      	adds	r3, r7, #4
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	695b      	ldr	r3, [r3, #20]
 8005736:	21f8      	movs	r1, #248	; 0xf8
 8005738:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800573c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8005740:	fa91 f1a1 	rbit	r1, r1
 8005744:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8005748:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800574c:	fab1 f181 	clz	r1, r1
 8005750:	b2c9      	uxtb	r1, r1
 8005752:	408b      	lsls	r3, r1
 8005754:	4995      	ldr	r1, [pc, #596]	; (80059ac <HAL_RCC_OscConfig+0x650>)
 8005756:	4313      	orrs	r3, r2
 8005758:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800575a:	e0f5      	b.n	8005948 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800575c:	1d3b      	adds	r3, r7, #4
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	2b00      	cmp	r3, #0
 8005764:	f000 8085 	beq.w	8005872 <HAL_RCC_OscConfig+0x516>
 8005768:	2301      	movs	r3, #1
 800576a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800576e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8005772:	fa93 f3a3 	rbit	r3, r3
 8005776:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800577a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800577e:	fab3 f383 	clz	r3, r3
 8005782:	b2db      	uxtb	r3, r3
 8005784:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005788:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800578c:	009b      	lsls	r3, r3, #2
 800578e:	461a      	mov	r2, r3
 8005790:	2301      	movs	r3, #1
 8005792:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005794:	f7fc fd1a 	bl	80021cc <HAL_GetTick>
 8005798:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800579c:	e00a      	b.n	80057b4 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800579e:	f7fc fd15 	bl	80021cc <HAL_GetTick>
 80057a2:	4602      	mov	r2, r0
 80057a4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	2b02      	cmp	r3, #2
 80057ac:	d902      	bls.n	80057b4 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80057ae:	2303      	movs	r3, #3
 80057b0:	f000 bcd5 	b.w	800615e <HAL_RCC_OscConfig+0xe02>
 80057b4:	2302      	movs	r3, #2
 80057b6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ba:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80057be:	fa93 f3a3 	rbit	r3, r3
 80057c2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80057c6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057ca:	fab3 f383 	clz	r3, r3
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	095b      	lsrs	r3, r3, #5
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	f043 0301 	orr.w	r3, r3, #1
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d102      	bne.n	80057e4 <HAL_RCC_OscConfig+0x488>
 80057de:	4b73      	ldr	r3, [pc, #460]	; (80059ac <HAL_RCC_OscConfig+0x650>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	e013      	b.n	800580c <HAL_RCC_OscConfig+0x4b0>
 80057e4:	2302      	movs	r3, #2
 80057e6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ea:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80057ee:	fa93 f3a3 	rbit	r3, r3
 80057f2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80057f6:	2302      	movs	r3, #2
 80057f8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80057fc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8005800:	fa93 f3a3 	rbit	r3, r3
 8005804:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8005808:	4b68      	ldr	r3, [pc, #416]	; (80059ac <HAL_RCC_OscConfig+0x650>)
 800580a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580c:	2202      	movs	r2, #2
 800580e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8005812:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8005816:	fa92 f2a2 	rbit	r2, r2
 800581a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800581e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8005822:	fab2 f282 	clz	r2, r2
 8005826:	b2d2      	uxtb	r2, r2
 8005828:	f042 0220 	orr.w	r2, r2, #32
 800582c:	b2d2      	uxtb	r2, r2
 800582e:	f002 021f 	and.w	r2, r2, #31
 8005832:	2101      	movs	r1, #1
 8005834:	fa01 f202 	lsl.w	r2, r1, r2
 8005838:	4013      	ands	r3, r2
 800583a:	2b00      	cmp	r3, #0
 800583c:	d0af      	beq.n	800579e <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800583e:	4b5b      	ldr	r3, [pc, #364]	; (80059ac <HAL_RCC_OscConfig+0x650>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005846:	1d3b      	adds	r3, r7, #4
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	695b      	ldr	r3, [r3, #20]
 800584c:	21f8      	movs	r1, #248	; 0xf8
 800584e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005852:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005856:	fa91 f1a1 	rbit	r1, r1
 800585a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800585e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8005862:	fab1 f181 	clz	r1, r1
 8005866:	b2c9      	uxtb	r1, r1
 8005868:	408b      	lsls	r3, r1
 800586a:	4950      	ldr	r1, [pc, #320]	; (80059ac <HAL_RCC_OscConfig+0x650>)
 800586c:	4313      	orrs	r3, r2
 800586e:	600b      	str	r3, [r1, #0]
 8005870:	e06a      	b.n	8005948 <HAL_RCC_OscConfig+0x5ec>
 8005872:	2301      	movs	r3, #1
 8005874:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005878:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800587c:	fa93 f3a3 	rbit	r3, r3
 8005880:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8005884:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005888:	fab3 f383 	clz	r3, r3
 800588c:	b2db      	uxtb	r3, r3
 800588e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005892:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	461a      	mov	r2, r3
 800589a:	2300      	movs	r3, #0
 800589c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800589e:	f7fc fc95 	bl	80021cc <HAL_GetTick>
 80058a2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058a6:	e00a      	b.n	80058be <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80058a8:	f7fc fc90 	bl	80021cc <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	2b02      	cmp	r3, #2
 80058b6:	d902      	bls.n	80058be <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80058b8:	2303      	movs	r3, #3
 80058ba:	f000 bc50 	b.w	800615e <HAL_RCC_OscConfig+0xe02>
 80058be:	2302      	movs	r3, #2
 80058c0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058c4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80058c8:	fa93 f3a3 	rbit	r3, r3
 80058cc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80058d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058d4:	fab3 f383 	clz	r3, r3
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	095b      	lsrs	r3, r3, #5
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	f043 0301 	orr.w	r3, r3, #1
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d102      	bne.n	80058ee <HAL_RCC_OscConfig+0x592>
 80058e8:	4b30      	ldr	r3, [pc, #192]	; (80059ac <HAL_RCC_OscConfig+0x650>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	e013      	b.n	8005916 <HAL_RCC_OscConfig+0x5ba>
 80058ee:	2302      	movs	r3, #2
 80058f0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80058f8:	fa93 f3a3 	rbit	r3, r3
 80058fc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005900:	2302      	movs	r3, #2
 8005902:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005906:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800590a:	fa93 f3a3 	rbit	r3, r3
 800590e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005912:	4b26      	ldr	r3, [pc, #152]	; (80059ac <HAL_RCC_OscConfig+0x650>)
 8005914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005916:	2202      	movs	r2, #2
 8005918:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800591c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005920:	fa92 f2a2 	rbit	r2, r2
 8005924:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8005928:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800592c:	fab2 f282 	clz	r2, r2
 8005930:	b2d2      	uxtb	r2, r2
 8005932:	f042 0220 	orr.w	r2, r2, #32
 8005936:	b2d2      	uxtb	r2, r2
 8005938:	f002 021f 	and.w	r2, r2, #31
 800593c:	2101      	movs	r1, #1
 800593e:	fa01 f202 	lsl.w	r2, r1, r2
 8005942:	4013      	ands	r3, r2
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1af      	bne.n	80058a8 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005948:	1d3b      	adds	r3, r7, #4
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 0308 	and.w	r3, r3, #8
 8005952:	2b00      	cmp	r3, #0
 8005954:	f000 80da 	beq.w	8005b0c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005958:	1d3b      	adds	r3, r7, #4
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	699b      	ldr	r3, [r3, #24]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d069      	beq.n	8005a36 <HAL_RCC_OscConfig+0x6da>
 8005962:	2301      	movs	r3, #1
 8005964:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005968:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800596c:	fa93 f3a3 	rbit	r3, r3
 8005970:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005974:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005978:	fab3 f383 	clz	r3, r3
 800597c:	b2db      	uxtb	r3, r3
 800597e:	461a      	mov	r2, r3
 8005980:	4b0b      	ldr	r3, [pc, #44]	; (80059b0 <HAL_RCC_OscConfig+0x654>)
 8005982:	4413      	add	r3, r2
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	461a      	mov	r2, r3
 8005988:	2301      	movs	r3, #1
 800598a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800598c:	f7fc fc1e 	bl	80021cc <HAL_GetTick>
 8005990:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005994:	e00e      	b.n	80059b4 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005996:	f7fc fc19 	bl	80021cc <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	2b02      	cmp	r3, #2
 80059a4:	d906      	bls.n	80059b4 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e3d9      	b.n	800615e <HAL_RCC_OscConfig+0xe02>
 80059aa:	bf00      	nop
 80059ac:	40021000 	.word	0x40021000
 80059b0:	10908120 	.word	0x10908120
 80059b4:	2302      	movs	r3, #2
 80059b6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059ba:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80059be:	fa93 f3a3 	rbit	r3, r3
 80059c2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80059c6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80059ca:	2202      	movs	r2, #2
 80059cc:	601a      	str	r2, [r3, #0]
 80059ce:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	fa93 f2a3 	rbit	r2, r3
 80059d8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80059dc:	601a      	str	r2, [r3, #0]
 80059de:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80059e2:	2202      	movs	r2, #2
 80059e4:	601a      	str	r2, [r3, #0]
 80059e6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	fa93 f2a3 	rbit	r2, r3
 80059f0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80059f4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059f6:	4ba5      	ldr	r3, [pc, #660]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 80059f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059fa:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80059fe:	2102      	movs	r1, #2
 8005a00:	6019      	str	r1, [r3, #0]
 8005a02:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	fa93 f1a3 	rbit	r1, r3
 8005a0c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005a10:	6019      	str	r1, [r3, #0]
  return result;
 8005a12:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	fab3 f383 	clz	r3, r3
 8005a1c:	b2db      	uxtb	r3, r3
 8005a1e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	f003 031f 	and.w	r3, r3, #31
 8005a28:	2101      	movs	r1, #1
 8005a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a2e:	4013      	ands	r3, r2
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d0b0      	beq.n	8005996 <HAL_RCC_OscConfig+0x63a>
 8005a34:	e06a      	b.n	8005b0c <HAL_RCC_OscConfig+0x7b0>
 8005a36:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a3e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	fa93 f2a3 	rbit	r2, r3
 8005a48:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005a4c:	601a      	str	r2, [r3, #0]
  return result;
 8005a4e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005a52:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a54:	fab3 f383 	clz	r3, r3
 8005a58:	b2db      	uxtb	r3, r3
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	4b8c      	ldr	r3, [pc, #560]	; (8005c90 <HAL_RCC_OscConfig+0x934>)
 8005a5e:	4413      	add	r3, r2
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	461a      	mov	r2, r3
 8005a64:	2300      	movs	r3, #0
 8005a66:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a68:	f7fc fbb0 	bl	80021cc <HAL_GetTick>
 8005a6c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a70:	e009      	b.n	8005a86 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a72:	f7fc fbab 	bl	80021cc <HAL_GetTick>
 8005a76:	4602      	mov	r2, r0
 8005a78:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d901      	bls.n	8005a86 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e36b      	b.n	800615e <HAL_RCC_OscConfig+0xe02>
 8005a86:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005a8a:	2202      	movs	r2, #2
 8005a8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a8e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	fa93 f2a3 	rbit	r2, r3
 8005a98:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005a9c:	601a      	str	r2, [r3, #0]
 8005a9e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005aa2:	2202      	movs	r2, #2
 8005aa4:	601a      	str	r2, [r3, #0]
 8005aa6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	fa93 f2a3 	rbit	r2, r3
 8005ab0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005ab4:	601a      	str	r2, [r3, #0]
 8005ab6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005aba:	2202      	movs	r2, #2
 8005abc:	601a      	str	r2, [r3, #0]
 8005abe:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	fa93 f2a3 	rbit	r2, r3
 8005ac8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005acc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ace:	4b6f      	ldr	r3, [pc, #444]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005ad0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005ad2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005ad6:	2102      	movs	r1, #2
 8005ad8:	6019      	str	r1, [r3, #0]
 8005ada:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	fa93 f1a3 	rbit	r1, r3
 8005ae4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005ae8:	6019      	str	r1, [r3, #0]
  return result;
 8005aea:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	fab3 f383 	clz	r3, r3
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	f003 031f 	and.w	r3, r3, #31
 8005b00:	2101      	movs	r1, #1
 8005b02:	fa01 f303 	lsl.w	r3, r1, r3
 8005b06:	4013      	ands	r3, r2
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d1b2      	bne.n	8005a72 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b0c:	1d3b      	adds	r3, r7, #4
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 0304 	and.w	r3, r3, #4
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	f000 8158 	beq.w	8005dcc <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b22:	4b5a      	ldr	r3, [pc, #360]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005b24:	69db      	ldr	r3, [r3, #28]
 8005b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d112      	bne.n	8005b54 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b2e:	4b57      	ldr	r3, [pc, #348]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005b30:	69db      	ldr	r3, [r3, #28]
 8005b32:	4a56      	ldr	r2, [pc, #344]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005b34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b38:	61d3      	str	r3, [r2, #28]
 8005b3a:	4b54      	ldr	r3, [pc, #336]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005b3c:	69db      	ldr	r3, [r3, #28]
 8005b3e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005b42:	f107 0308 	add.w	r3, r7, #8
 8005b46:	601a      	str	r2, [r3, #0]
 8005b48:	f107 0308 	add.w	r3, r7, #8
 8005b4c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b54:	4b4f      	ldr	r3, [pc, #316]	; (8005c94 <HAL_RCC_OscConfig+0x938>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d11a      	bne.n	8005b96 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b60:	4b4c      	ldr	r3, [pc, #304]	; (8005c94 <HAL_RCC_OscConfig+0x938>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a4b      	ldr	r2, [pc, #300]	; (8005c94 <HAL_RCC_OscConfig+0x938>)
 8005b66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b6a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b6c:	f7fc fb2e 	bl	80021cc <HAL_GetTick>
 8005b70:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b74:	e009      	b.n	8005b8a <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b76:	f7fc fb29 	bl	80021cc <HAL_GetTick>
 8005b7a:	4602      	mov	r2, r0
 8005b7c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005b80:	1ad3      	subs	r3, r2, r3
 8005b82:	2b64      	cmp	r3, #100	; 0x64
 8005b84:	d901      	bls.n	8005b8a <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e2e9      	b.n	800615e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b8a:	4b42      	ldr	r3, [pc, #264]	; (8005c94 <HAL_RCC_OscConfig+0x938>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d0ef      	beq.n	8005b76 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b96:	1d3b      	adds	r3, r7, #4
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d106      	bne.n	8005bae <HAL_RCC_OscConfig+0x852>
 8005ba0:	4b3a      	ldr	r3, [pc, #232]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005ba2:	6a1b      	ldr	r3, [r3, #32]
 8005ba4:	4a39      	ldr	r2, [pc, #228]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005ba6:	f043 0301 	orr.w	r3, r3, #1
 8005baa:	6213      	str	r3, [r2, #32]
 8005bac:	e02f      	b.n	8005c0e <HAL_RCC_OscConfig+0x8b2>
 8005bae:	1d3b      	adds	r3, r7, #4
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d10c      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x876>
 8005bb8:	4b34      	ldr	r3, [pc, #208]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005bba:	6a1b      	ldr	r3, [r3, #32]
 8005bbc:	4a33      	ldr	r2, [pc, #204]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005bbe:	f023 0301 	bic.w	r3, r3, #1
 8005bc2:	6213      	str	r3, [r2, #32]
 8005bc4:	4b31      	ldr	r3, [pc, #196]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005bc6:	6a1b      	ldr	r3, [r3, #32]
 8005bc8:	4a30      	ldr	r2, [pc, #192]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005bca:	f023 0304 	bic.w	r3, r3, #4
 8005bce:	6213      	str	r3, [r2, #32]
 8005bd0:	e01d      	b.n	8005c0e <HAL_RCC_OscConfig+0x8b2>
 8005bd2:	1d3b      	adds	r3, r7, #4
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	2b05      	cmp	r3, #5
 8005bda:	d10c      	bne.n	8005bf6 <HAL_RCC_OscConfig+0x89a>
 8005bdc:	4b2b      	ldr	r3, [pc, #172]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005bde:	6a1b      	ldr	r3, [r3, #32]
 8005be0:	4a2a      	ldr	r2, [pc, #168]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005be2:	f043 0304 	orr.w	r3, r3, #4
 8005be6:	6213      	str	r3, [r2, #32]
 8005be8:	4b28      	ldr	r3, [pc, #160]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005bea:	6a1b      	ldr	r3, [r3, #32]
 8005bec:	4a27      	ldr	r2, [pc, #156]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005bee:	f043 0301 	orr.w	r3, r3, #1
 8005bf2:	6213      	str	r3, [r2, #32]
 8005bf4:	e00b      	b.n	8005c0e <HAL_RCC_OscConfig+0x8b2>
 8005bf6:	4b25      	ldr	r3, [pc, #148]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	4a24      	ldr	r2, [pc, #144]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005bfc:	f023 0301 	bic.w	r3, r3, #1
 8005c00:	6213      	str	r3, [r2, #32]
 8005c02:	4b22      	ldr	r3, [pc, #136]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	4a21      	ldr	r2, [pc, #132]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005c08:	f023 0304 	bic.w	r3, r3, #4
 8005c0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005c0e:	1d3b      	adds	r3, r7, #4
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d06b      	beq.n	8005cf0 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c18:	f7fc fad8 	bl	80021cc <HAL_GetTick>
 8005c1c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c20:	e00b      	b.n	8005c3a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c22:	f7fc fad3 	bl	80021cc <HAL_GetTick>
 8005c26:	4602      	mov	r2, r0
 8005c28:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d901      	bls.n	8005c3a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e291      	b.n	800615e <HAL_RCC_OscConfig+0xe02>
 8005c3a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005c3e:	2202      	movs	r2, #2
 8005c40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c42:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	fa93 f2a3 	rbit	r2, r3
 8005c4c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005c50:	601a      	str	r2, [r3, #0]
 8005c52:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005c56:	2202      	movs	r2, #2
 8005c58:	601a      	str	r2, [r3, #0]
 8005c5a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	fa93 f2a3 	rbit	r2, r3
 8005c64:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005c68:	601a      	str	r2, [r3, #0]
  return result;
 8005c6a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005c6e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c70:	fab3 f383 	clz	r3, r3
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	095b      	lsrs	r3, r3, #5
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	f043 0302 	orr.w	r3, r3, #2
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b02      	cmp	r3, #2
 8005c82:	d109      	bne.n	8005c98 <HAL_RCC_OscConfig+0x93c>
 8005c84:	4b01      	ldr	r3, [pc, #4]	; (8005c8c <HAL_RCC_OscConfig+0x930>)
 8005c86:	6a1b      	ldr	r3, [r3, #32]
 8005c88:	e014      	b.n	8005cb4 <HAL_RCC_OscConfig+0x958>
 8005c8a:	bf00      	nop
 8005c8c:	40021000 	.word	0x40021000
 8005c90:	10908120 	.word	0x10908120
 8005c94:	40007000 	.word	0x40007000
 8005c98:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005c9c:	2202      	movs	r2, #2
 8005c9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ca0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	fa93 f2a3 	rbit	r2, r3
 8005caa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005cae:	601a      	str	r2, [r3, #0]
 8005cb0:	4bbb      	ldr	r3, [pc, #748]	; (8005fa0 <HAL_RCC_OscConfig+0xc44>)
 8005cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005cb8:	2102      	movs	r1, #2
 8005cba:	6011      	str	r1, [r2, #0]
 8005cbc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005cc0:	6812      	ldr	r2, [r2, #0]
 8005cc2:	fa92 f1a2 	rbit	r1, r2
 8005cc6:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8005cca:	6011      	str	r1, [r2, #0]
  return result;
 8005ccc:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8005cd0:	6812      	ldr	r2, [r2, #0]
 8005cd2:	fab2 f282 	clz	r2, r2
 8005cd6:	b2d2      	uxtb	r2, r2
 8005cd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cdc:	b2d2      	uxtb	r2, r2
 8005cde:	f002 021f 	and.w	r2, r2, #31
 8005ce2:	2101      	movs	r1, #1
 8005ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8005ce8:	4013      	ands	r3, r2
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d099      	beq.n	8005c22 <HAL_RCC_OscConfig+0x8c6>
 8005cee:	e063      	b.n	8005db8 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cf0:	f7fc fa6c 	bl	80021cc <HAL_GetTick>
 8005cf4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cf8:	e00b      	b.n	8005d12 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cfa:	f7fc fa67 	bl	80021cc <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d901      	bls.n	8005d12 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e225      	b.n	800615e <HAL_RCC_OscConfig+0xe02>
 8005d12:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005d16:	2202      	movs	r2, #2
 8005d18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d1a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	fa93 f2a3 	rbit	r2, r3
 8005d24:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005d28:	601a      	str	r2, [r3, #0]
 8005d2a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005d2e:	2202      	movs	r2, #2
 8005d30:	601a      	str	r2, [r3, #0]
 8005d32:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	fa93 f2a3 	rbit	r2, r3
 8005d3c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005d40:	601a      	str	r2, [r3, #0]
  return result;
 8005d42:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005d46:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d48:	fab3 f383 	clz	r3, r3
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	095b      	lsrs	r3, r3, #5
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	f043 0302 	orr.w	r3, r3, #2
 8005d56:	b2db      	uxtb	r3, r3
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	d102      	bne.n	8005d62 <HAL_RCC_OscConfig+0xa06>
 8005d5c:	4b90      	ldr	r3, [pc, #576]	; (8005fa0 <HAL_RCC_OscConfig+0xc44>)
 8005d5e:	6a1b      	ldr	r3, [r3, #32]
 8005d60:	e00d      	b.n	8005d7e <HAL_RCC_OscConfig+0xa22>
 8005d62:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005d66:	2202      	movs	r2, #2
 8005d68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d6a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	fa93 f2a3 	rbit	r2, r3
 8005d74:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8005d78:	601a      	str	r2, [r3, #0]
 8005d7a:	4b89      	ldr	r3, [pc, #548]	; (8005fa0 <HAL_RCC_OscConfig+0xc44>)
 8005d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d7e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005d82:	2102      	movs	r1, #2
 8005d84:	6011      	str	r1, [r2, #0]
 8005d86:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005d8a:	6812      	ldr	r2, [r2, #0]
 8005d8c:	fa92 f1a2 	rbit	r1, r2
 8005d90:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005d94:	6011      	str	r1, [r2, #0]
  return result;
 8005d96:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005d9a:	6812      	ldr	r2, [r2, #0]
 8005d9c:	fab2 f282 	clz	r2, r2
 8005da0:	b2d2      	uxtb	r2, r2
 8005da2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005da6:	b2d2      	uxtb	r2, r2
 8005da8:	f002 021f 	and.w	r2, r2, #31
 8005dac:	2101      	movs	r1, #1
 8005dae:	fa01 f202 	lsl.w	r2, r1, r2
 8005db2:	4013      	ands	r3, r2
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d1a0      	bne.n	8005cfa <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005db8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d105      	bne.n	8005dcc <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dc0:	4b77      	ldr	r3, [pc, #476]	; (8005fa0 <HAL_RCC_OscConfig+0xc44>)
 8005dc2:	69db      	ldr	r3, [r3, #28]
 8005dc4:	4a76      	ldr	r2, [pc, #472]	; (8005fa0 <HAL_RCC_OscConfig+0xc44>)
 8005dc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005dca:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005dcc:	1d3b      	adds	r3, r7, #4
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	69db      	ldr	r3, [r3, #28]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f000 81c2 	beq.w	800615c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005dd8:	4b71      	ldr	r3, [pc, #452]	; (8005fa0 <HAL_RCC_OscConfig+0xc44>)
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f003 030c 	and.w	r3, r3, #12
 8005de0:	2b08      	cmp	r3, #8
 8005de2:	f000 819c 	beq.w	800611e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005de6:	1d3b      	adds	r3, r7, #4
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	69db      	ldr	r3, [r3, #28]
 8005dec:	2b02      	cmp	r3, #2
 8005dee:	f040 8114 	bne.w	800601a <HAL_RCC_OscConfig+0xcbe>
 8005df2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005df6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005dfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dfc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	fa93 f2a3 	rbit	r2, r3
 8005e06:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005e0a:	601a      	str	r2, [r3, #0]
  return result;
 8005e0c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005e10:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e12:	fab3 f383 	clz	r3, r3
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005e1c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005e20:	009b      	lsls	r3, r3, #2
 8005e22:	461a      	mov	r2, r3
 8005e24:	2300      	movs	r3, #0
 8005e26:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e28:	f7fc f9d0 	bl	80021cc <HAL_GetTick>
 8005e2c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e30:	e009      	b.n	8005e46 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e32:	f7fc f9cb 	bl	80021cc <HAL_GetTick>
 8005e36:	4602      	mov	r2, r0
 8005e38:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d901      	bls.n	8005e46 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8005e42:	2303      	movs	r3, #3
 8005e44:	e18b      	b.n	800615e <HAL_RCC_OscConfig+0xe02>
 8005e46:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005e4a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005e4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e50:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	fa93 f2a3 	rbit	r2, r3
 8005e5a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005e5e:	601a      	str	r2, [r3, #0]
  return result;
 8005e60:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005e64:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e66:	fab3 f383 	clz	r3, r3
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	095b      	lsrs	r3, r3, #5
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	f043 0301 	orr.w	r3, r3, #1
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d102      	bne.n	8005e80 <HAL_RCC_OscConfig+0xb24>
 8005e7a:	4b49      	ldr	r3, [pc, #292]	; (8005fa0 <HAL_RCC_OscConfig+0xc44>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	e01b      	b.n	8005eb8 <HAL_RCC_OscConfig+0xb5c>
 8005e80:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005e84:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005e88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e8a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	fa93 f2a3 	rbit	r2, r3
 8005e94:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005e98:	601a      	str	r2, [r3, #0]
 8005e9a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005e9e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ea2:	601a      	str	r2, [r3, #0]
 8005ea4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	fa93 f2a3 	rbit	r2, r3
 8005eae:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8005eb2:	601a      	str	r2, [r3, #0]
 8005eb4:	4b3a      	ldr	r3, [pc, #232]	; (8005fa0 <HAL_RCC_OscConfig+0xc44>)
 8005eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005ebc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005ec0:	6011      	str	r1, [r2, #0]
 8005ec2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005ec6:	6812      	ldr	r2, [r2, #0]
 8005ec8:	fa92 f1a2 	rbit	r1, r2
 8005ecc:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005ed0:	6011      	str	r1, [r2, #0]
  return result;
 8005ed2:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005ed6:	6812      	ldr	r2, [r2, #0]
 8005ed8:	fab2 f282 	clz	r2, r2
 8005edc:	b2d2      	uxtb	r2, r2
 8005ede:	f042 0220 	orr.w	r2, r2, #32
 8005ee2:	b2d2      	uxtb	r2, r2
 8005ee4:	f002 021f 	and.w	r2, r2, #31
 8005ee8:	2101      	movs	r1, #1
 8005eea:	fa01 f202 	lsl.w	r2, r1, r2
 8005eee:	4013      	ands	r3, r2
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d19e      	bne.n	8005e32 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ef4:	4b2a      	ldr	r3, [pc, #168]	; (8005fa0 <HAL_RCC_OscConfig+0xc44>)
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005efc:	1d3b      	adds	r3, r7, #4
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005f02:	1d3b      	adds	r3, r7, #4
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	6a1b      	ldr	r3, [r3, #32]
 8005f08:	430b      	orrs	r3, r1
 8005f0a:	4925      	ldr	r1, [pc, #148]	; (8005fa0 <HAL_RCC_OscConfig+0xc44>)
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	604b      	str	r3, [r1, #4]
 8005f10:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005f14:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005f18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f1a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	fa93 f2a3 	rbit	r2, r3
 8005f24:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005f28:	601a      	str	r2, [r3, #0]
  return result;
 8005f2a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005f2e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f30:	fab3 f383 	clz	r3, r3
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005f3a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	461a      	mov	r2, r3
 8005f42:	2301      	movs	r3, #1
 8005f44:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f46:	f7fc f941 	bl	80021cc <HAL_GetTick>
 8005f4a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005f4e:	e009      	b.n	8005f64 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f50:	f7fc f93c 	bl	80021cc <HAL_GetTick>
 8005f54:	4602      	mov	r2, r0
 8005f56:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	2b02      	cmp	r3, #2
 8005f5e:	d901      	bls.n	8005f64 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e0fc      	b.n	800615e <HAL_RCC_OscConfig+0xe02>
 8005f64:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005f68:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f6c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f6e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	fa93 f2a3 	rbit	r2, r3
 8005f78:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005f7c:	601a      	str	r2, [r3, #0]
  return result;
 8005f7e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005f82:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005f84:	fab3 f383 	clz	r3, r3
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	095b      	lsrs	r3, r3, #5
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	f043 0301 	orr.w	r3, r3, #1
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d105      	bne.n	8005fa4 <HAL_RCC_OscConfig+0xc48>
 8005f98:	4b01      	ldr	r3, [pc, #4]	; (8005fa0 <HAL_RCC_OscConfig+0xc44>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	e01e      	b.n	8005fdc <HAL_RCC_OscConfig+0xc80>
 8005f9e:	bf00      	nop
 8005fa0:	40021000 	.word	0x40021000
 8005fa4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005fa8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005fac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fae:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	fa93 f2a3 	rbit	r2, r3
 8005fb8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005fbc:	601a      	str	r2, [r3, #0]
 8005fbe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005fc2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005fc6:	601a      	str	r2, [r3, #0]
 8005fc8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	fa93 f2a3 	rbit	r2, r3
 8005fd2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005fd6:	601a      	str	r2, [r3, #0]
 8005fd8:	4b63      	ldr	r3, [pc, #396]	; (8006168 <HAL_RCC_OscConfig+0xe0c>)
 8005fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fdc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005fe0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005fe4:	6011      	str	r1, [r2, #0]
 8005fe6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005fea:	6812      	ldr	r2, [r2, #0]
 8005fec:	fa92 f1a2 	rbit	r1, r2
 8005ff0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005ff4:	6011      	str	r1, [r2, #0]
  return result;
 8005ff6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005ffa:	6812      	ldr	r2, [r2, #0]
 8005ffc:	fab2 f282 	clz	r2, r2
 8006000:	b2d2      	uxtb	r2, r2
 8006002:	f042 0220 	orr.w	r2, r2, #32
 8006006:	b2d2      	uxtb	r2, r2
 8006008:	f002 021f 	and.w	r2, r2, #31
 800600c:	2101      	movs	r1, #1
 800600e:	fa01 f202 	lsl.w	r2, r1, r2
 8006012:	4013      	ands	r3, r2
 8006014:	2b00      	cmp	r3, #0
 8006016:	d09b      	beq.n	8005f50 <HAL_RCC_OscConfig+0xbf4>
 8006018:	e0a0      	b.n	800615c <HAL_RCC_OscConfig+0xe00>
 800601a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800601e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006022:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006024:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	fa93 f2a3 	rbit	r2, r3
 800602e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006032:	601a      	str	r2, [r3, #0]
  return result;
 8006034:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006038:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800603a:	fab3 f383 	clz	r3, r3
 800603e:	b2db      	uxtb	r3, r3
 8006040:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006044:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	461a      	mov	r2, r3
 800604c:	2300      	movs	r3, #0
 800604e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006050:	f7fc f8bc 	bl	80021cc <HAL_GetTick>
 8006054:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006058:	e009      	b.n	800606e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800605a:	f7fc f8b7 	bl	80021cc <HAL_GetTick>
 800605e:	4602      	mov	r2, r0
 8006060:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006064:	1ad3      	subs	r3, r2, r3
 8006066:	2b02      	cmp	r3, #2
 8006068:	d901      	bls.n	800606e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800606a:	2303      	movs	r3, #3
 800606c:	e077      	b.n	800615e <HAL_RCC_OscConfig+0xe02>
 800606e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006072:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006076:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006078:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	fa93 f2a3 	rbit	r2, r3
 8006082:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006086:	601a      	str	r2, [r3, #0]
  return result;
 8006088:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800608c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800608e:	fab3 f383 	clz	r3, r3
 8006092:	b2db      	uxtb	r3, r3
 8006094:	095b      	lsrs	r3, r3, #5
 8006096:	b2db      	uxtb	r3, r3
 8006098:	f043 0301 	orr.w	r3, r3, #1
 800609c:	b2db      	uxtb	r3, r3
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d102      	bne.n	80060a8 <HAL_RCC_OscConfig+0xd4c>
 80060a2:	4b31      	ldr	r3, [pc, #196]	; (8006168 <HAL_RCC_OscConfig+0xe0c>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	e01b      	b.n	80060e0 <HAL_RCC_OscConfig+0xd84>
 80060a8:	f107 0320 	add.w	r3, r7, #32
 80060ac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80060b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060b2:	f107 0320 	add.w	r3, r7, #32
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	fa93 f2a3 	rbit	r2, r3
 80060bc:	f107 031c 	add.w	r3, r7, #28
 80060c0:	601a      	str	r2, [r3, #0]
 80060c2:	f107 0318 	add.w	r3, r7, #24
 80060c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80060ca:	601a      	str	r2, [r3, #0]
 80060cc:	f107 0318 	add.w	r3, r7, #24
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	fa93 f2a3 	rbit	r2, r3
 80060d6:	f107 0314 	add.w	r3, r7, #20
 80060da:	601a      	str	r2, [r3, #0]
 80060dc:	4b22      	ldr	r3, [pc, #136]	; (8006168 <HAL_RCC_OscConfig+0xe0c>)
 80060de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e0:	f107 0210 	add.w	r2, r7, #16
 80060e4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80060e8:	6011      	str	r1, [r2, #0]
 80060ea:	f107 0210 	add.w	r2, r7, #16
 80060ee:	6812      	ldr	r2, [r2, #0]
 80060f0:	fa92 f1a2 	rbit	r1, r2
 80060f4:	f107 020c 	add.w	r2, r7, #12
 80060f8:	6011      	str	r1, [r2, #0]
  return result;
 80060fa:	f107 020c 	add.w	r2, r7, #12
 80060fe:	6812      	ldr	r2, [r2, #0]
 8006100:	fab2 f282 	clz	r2, r2
 8006104:	b2d2      	uxtb	r2, r2
 8006106:	f042 0220 	orr.w	r2, r2, #32
 800610a:	b2d2      	uxtb	r2, r2
 800610c:	f002 021f 	and.w	r2, r2, #31
 8006110:	2101      	movs	r1, #1
 8006112:	fa01 f202 	lsl.w	r2, r1, r2
 8006116:	4013      	ands	r3, r2
 8006118:	2b00      	cmp	r3, #0
 800611a:	d19e      	bne.n	800605a <HAL_RCC_OscConfig+0xcfe>
 800611c:	e01e      	b.n	800615c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800611e:	1d3b      	adds	r3, r7, #4
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	69db      	ldr	r3, [r3, #28]
 8006124:	2b01      	cmp	r3, #1
 8006126:	d101      	bne.n	800612c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	e018      	b.n	800615e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800612c:	4b0e      	ldr	r3, [pc, #56]	; (8006168 <HAL_RCC_OscConfig+0xe0c>)
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006134:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8006138:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800613c:	1d3b      	adds	r3, r7, #4
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	6a1b      	ldr	r3, [r3, #32]
 8006142:	429a      	cmp	r2, r3
 8006144:	d108      	bne.n	8006158 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8006146:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800614a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800614e:	1d3b      	adds	r3, r7, #4
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006154:	429a      	cmp	r2, r3
 8006156:	d001      	beq.n	800615c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	e000      	b.n	800615e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 800615c:	2300      	movs	r3, #0
}
 800615e:	4618      	mov	r0, r3
 8006160:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	40021000 	.word	0x40021000

0800616c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b09e      	sub	sp, #120	; 0x78
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006176:	2300      	movs	r3, #0
 8006178:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d101      	bne.n	8006184 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	e162      	b.n	800644a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006184:	4b90      	ldr	r3, [pc, #576]	; (80063c8 <HAL_RCC_ClockConfig+0x25c>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 0307 	and.w	r3, r3, #7
 800618c:	683a      	ldr	r2, [r7, #0]
 800618e:	429a      	cmp	r2, r3
 8006190:	d910      	bls.n	80061b4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006192:	4b8d      	ldr	r3, [pc, #564]	; (80063c8 <HAL_RCC_ClockConfig+0x25c>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f023 0207 	bic.w	r2, r3, #7
 800619a:	498b      	ldr	r1, [pc, #556]	; (80063c8 <HAL_RCC_ClockConfig+0x25c>)
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	4313      	orrs	r3, r2
 80061a0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061a2:	4b89      	ldr	r3, [pc, #548]	; (80063c8 <HAL_RCC_ClockConfig+0x25c>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 0307 	and.w	r3, r3, #7
 80061aa:	683a      	ldr	r2, [r7, #0]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d001      	beq.n	80061b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e14a      	b.n	800644a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f003 0302 	and.w	r3, r3, #2
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d008      	beq.n	80061d2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061c0:	4b82      	ldr	r3, [pc, #520]	; (80063cc <HAL_RCC_ClockConfig+0x260>)
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	497f      	ldr	r1, [pc, #508]	; (80063cc <HAL_RCC_ClockConfig+0x260>)
 80061ce:	4313      	orrs	r3, r2
 80061d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f003 0301 	and.w	r3, r3, #1
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f000 80dc 	beq.w	8006398 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d13c      	bne.n	8006262 <HAL_RCC_ClockConfig+0xf6>
 80061e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80061ec:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80061f0:	fa93 f3a3 	rbit	r3, r3
 80061f4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80061f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061f8:	fab3 f383 	clz	r3, r3
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	095b      	lsrs	r3, r3, #5
 8006200:	b2db      	uxtb	r3, r3
 8006202:	f043 0301 	orr.w	r3, r3, #1
 8006206:	b2db      	uxtb	r3, r3
 8006208:	2b01      	cmp	r3, #1
 800620a:	d102      	bne.n	8006212 <HAL_RCC_ClockConfig+0xa6>
 800620c:	4b6f      	ldr	r3, [pc, #444]	; (80063cc <HAL_RCC_ClockConfig+0x260>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	e00f      	b.n	8006232 <HAL_RCC_ClockConfig+0xc6>
 8006212:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006216:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006218:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800621a:	fa93 f3a3 	rbit	r3, r3
 800621e:	667b      	str	r3, [r7, #100]	; 0x64
 8006220:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006224:	663b      	str	r3, [r7, #96]	; 0x60
 8006226:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006228:	fa93 f3a3 	rbit	r3, r3
 800622c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800622e:	4b67      	ldr	r3, [pc, #412]	; (80063cc <HAL_RCC_ClockConfig+0x260>)
 8006230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006232:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006236:	65ba      	str	r2, [r7, #88]	; 0x58
 8006238:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800623a:	fa92 f2a2 	rbit	r2, r2
 800623e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8006240:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006242:	fab2 f282 	clz	r2, r2
 8006246:	b2d2      	uxtb	r2, r2
 8006248:	f042 0220 	orr.w	r2, r2, #32
 800624c:	b2d2      	uxtb	r2, r2
 800624e:	f002 021f 	and.w	r2, r2, #31
 8006252:	2101      	movs	r1, #1
 8006254:	fa01 f202 	lsl.w	r2, r1, r2
 8006258:	4013      	ands	r3, r2
 800625a:	2b00      	cmp	r3, #0
 800625c:	d17b      	bne.n	8006356 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e0f3      	b.n	800644a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	2b02      	cmp	r3, #2
 8006268:	d13c      	bne.n	80062e4 <HAL_RCC_ClockConfig+0x178>
 800626a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800626e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006270:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006272:	fa93 f3a3 	rbit	r3, r3
 8006276:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006278:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800627a:	fab3 f383 	clz	r3, r3
 800627e:	b2db      	uxtb	r3, r3
 8006280:	095b      	lsrs	r3, r3, #5
 8006282:	b2db      	uxtb	r3, r3
 8006284:	f043 0301 	orr.w	r3, r3, #1
 8006288:	b2db      	uxtb	r3, r3
 800628a:	2b01      	cmp	r3, #1
 800628c:	d102      	bne.n	8006294 <HAL_RCC_ClockConfig+0x128>
 800628e:	4b4f      	ldr	r3, [pc, #316]	; (80063cc <HAL_RCC_ClockConfig+0x260>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	e00f      	b.n	80062b4 <HAL_RCC_ClockConfig+0x148>
 8006294:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006298:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800629a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800629c:	fa93 f3a3 	rbit	r3, r3
 80062a0:	647b      	str	r3, [r7, #68]	; 0x44
 80062a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80062a6:	643b      	str	r3, [r7, #64]	; 0x40
 80062a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062aa:	fa93 f3a3 	rbit	r3, r3
 80062ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80062b0:	4b46      	ldr	r3, [pc, #280]	; (80063cc <HAL_RCC_ClockConfig+0x260>)
 80062b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80062b8:	63ba      	str	r2, [r7, #56]	; 0x38
 80062ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80062bc:	fa92 f2a2 	rbit	r2, r2
 80062c0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80062c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80062c4:	fab2 f282 	clz	r2, r2
 80062c8:	b2d2      	uxtb	r2, r2
 80062ca:	f042 0220 	orr.w	r2, r2, #32
 80062ce:	b2d2      	uxtb	r2, r2
 80062d0:	f002 021f 	and.w	r2, r2, #31
 80062d4:	2101      	movs	r1, #1
 80062d6:	fa01 f202 	lsl.w	r2, r1, r2
 80062da:	4013      	ands	r3, r2
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d13a      	bne.n	8006356 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e0b2      	b.n	800644a <HAL_RCC_ClockConfig+0x2de>
 80062e4:	2302      	movs	r3, #2
 80062e6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ea:	fa93 f3a3 	rbit	r3, r3
 80062ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80062f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062f2:	fab3 f383 	clz	r3, r3
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	095b      	lsrs	r3, r3, #5
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	f043 0301 	orr.w	r3, r3, #1
 8006300:	b2db      	uxtb	r3, r3
 8006302:	2b01      	cmp	r3, #1
 8006304:	d102      	bne.n	800630c <HAL_RCC_ClockConfig+0x1a0>
 8006306:	4b31      	ldr	r3, [pc, #196]	; (80063cc <HAL_RCC_ClockConfig+0x260>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	e00d      	b.n	8006328 <HAL_RCC_ClockConfig+0x1bc>
 800630c:	2302      	movs	r3, #2
 800630e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006312:	fa93 f3a3 	rbit	r3, r3
 8006316:	627b      	str	r3, [r7, #36]	; 0x24
 8006318:	2302      	movs	r3, #2
 800631a:	623b      	str	r3, [r7, #32]
 800631c:	6a3b      	ldr	r3, [r7, #32]
 800631e:	fa93 f3a3 	rbit	r3, r3
 8006322:	61fb      	str	r3, [r7, #28]
 8006324:	4b29      	ldr	r3, [pc, #164]	; (80063cc <HAL_RCC_ClockConfig+0x260>)
 8006326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006328:	2202      	movs	r2, #2
 800632a:	61ba      	str	r2, [r7, #24]
 800632c:	69ba      	ldr	r2, [r7, #24]
 800632e:	fa92 f2a2 	rbit	r2, r2
 8006332:	617a      	str	r2, [r7, #20]
  return result;
 8006334:	697a      	ldr	r2, [r7, #20]
 8006336:	fab2 f282 	clz	r2, r2
 800633a:	b2d2      	uxtb	r2, r2
 800633c:	f042 0220 	orr.w	r2, r2, #32
 8006340:	b2d2      	uxtb	r2, r2
 8006342:	f002 021f 	and.w	r2, r2, #31
 8006346:	2101      	movs	r1, #1
 8006348:	fa01 f202 	lsl.w	r2, r1, r2
 800634c:	4013      	ands	r3, r2
 800634e:	2b00      	cmp	r3, #0
 8006350:	d101      	bne.n	8006356 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e079      	b.n	800644a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006356:	4b1d      	ldr	r3, [pc, #116]	; (80063cc <HAL_RCC_ClockConfig+0x260>)
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f023 0203 	bic.w	r2, r3, #3
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	491a      	ldr	r1, [pc, #104]	; (80063cc <HAL_RCC_ClockConfig+0x260>)
 8006364:	4313      	orrs	r3, r2
 8006366:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006368:	f7fb ff30 	bl	80021cc <HAL_GetTick>
 800636c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800636e:	e00a      	b.n	8006386 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006370:	f7fb ff2c 	bl	80021cc <HAL_GetTick>
 8006374:	4602      	mov	r2, r0
 8006376:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006378:	1ad3      	subs	r3, r2, r3
 800637a:	f241 3288 	movw	r2, #5000	; 0x1388
 800637e:	4293      	cmp	r3, r2
 8006380:	d901      	bls.n	8006386 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8006382:	2303      	movs	r3, #3
 8006384:	e061      	b.n	800644a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006386:	4b11      	ldr	r3, [pc, #68]	; (80063cc <HAL_RCC_ClockConfig+0x260>)
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	f003 020c 	and.w	r2, r3, #12
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	429a      	cmp	r2, r3
 8006396:	d1eb      	bne.n	8006370 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006398:	4b0b      	ldr	r3, [pc, #44]	; (80063c8 <HAL_RCC_ClockConfig+0x25c>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0307 	and.w	r3, r3, #7
 80063a0:	683a      	ldr	r2, [r7, #0]
 80063a2:	429a      	cmp	r2, r3
 80063a4:	d214      	bcs.n	80063d0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063a6:	4b08      	ldr	r3, [pc, #32]	; (80063c8 <HAL_RCC_ClockConfig+0x25c>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f023 0207 	bic.w	r2, r3, #7
 80063ae:	4906      	ldr	r1, [pc, #24]	; (80063c8 <HAL_RCC_ClockConfig+0x25c>)
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063b6:	4b04      	ldr	r3, [pc, #16]	; (80063c8 <HAL_RCC_ClockConfig+0x25c>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f003 0307 	and.w	r3, r3, #7
 80063be:	683a      	ldr	r2, [r7, #0]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d005      	beq.n	80063d0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	e040      	b.n	800644a <HAL_RCC_ClockConfig+0x2de>
 80063c8:	40022000 	.word	0x40022000
 80063cc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f003 0304 	and.w	r3, r3, #4
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d008      	beq.n	80063ee <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063dc:	4b1d      	ldr	r3, [pc, #116]	; (8006454 <HAL_RCC_ClockConfig+0x2e8>)
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	491a      	ldr	r1, [pc, #104]	; (8006454 <HAL_RCC_ClockConfig+0x2e8>)
 80063ea:	4313      	orrs	r3, r2
 80063ec:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 0308 	and.w	r3, r3, #8
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d009      	beq.n	800640e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063fa:	4b16      	ldr	r3, [pc, #88]	; (8006454 <HAL_RCC_ClockConfig+0x2e8>)
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	691b      	ldr	r3, [r3, #16]
 8006406:	00db      	lsls	r3, r3, #3
 8006408:	4912      	ldr	r1, [pc, #72]	; (8006454 <HAL_RCC_ClockConfig+0x2e8>)
 800640a:	4313      	orrs	r3, r2
 800640c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800640e:	f000 f829 	bl	8006464 <HAL_RCC_GetSysClockFreq>
 8006412:	4601      	mov	r1, r0
 8006414:	4b0f      	ldr	r3, [pc, #60]	; (8006454 <HAL_RCC_ClockConfig+0x2e8>)
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800641c:	22f0      	movs	r2, #240	; 0xf0
 800641e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006420:	693a      	ldr	r2, [r7, #16]
 8006422:	fa92 f2a2 	rbit	r2, r2
 8006426:	60fa      	str	r2, [r7, #12]
  return result;
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	fab2 f282 	clz	r2, r2
 800642e:	b2d2      	uxtb	r2, r2
 8006430:	40d3      	lsrs	r3, r2
 8006432:	4a09      	ldr	r2, [pc, #36]	; (8006458 <HAL_RCC_ClockConfig+0x2ec>)
 8006434:	5cd3      	ldrb	r3, [r2, r3]
 8006436:	fa21 f303 	lsr.w	r3, r1, r3
 800643a:	4a08      	ldr	r2, [pc, #32]	; (800645c <HAL_RCC_ClockConfig+0x2f0>)
 800643c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800643e:	4b08      	ldr	r3, [pc, #32]	; (8006460 <HAL_RCC_ClockConfig+0x2f4>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4618      	mov	r0, r3
 8006444:	f7fb fd4a 	bl	8001edc <HAL_InitTick>
  
  return HAL_OK;
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3778      	adds	r7, #120	; 0x78
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
 8006452:	bf00      	nop
 8006454:	40021000 	.word	0x40021000
 8006458:	0800ae6c 	.word	0x0800ae6c
 800645c:	20000004 	.word	0x20000004
 8006460:	20000008 	.word	0x20000008

08006464 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006464:	b480      	push	{r7}
 8006466:	b08b      	sub	sp, #44	; 0x2c
 8006468:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800646a:	2300      	movs	r3, #0
 800646c:	61fb      	str	r3, [r7, #28]
 800646e:	2300      	movs	r3, #0
 8006470:	61bb      	str	r3, [r7, #24]
 8006472:	2300      	movs	r3, #0
 8006474:	627b      	str	r3, [r7, #36]	; 0x24
 8006476:	2300      	movs	r3, #0
 8006478:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800647a:	2300      	movs	r3, #0
 800647c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800647e:	4b29      	ldr	r3, [pc, #164]	; (8006524 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	f003 030c 	and.w	r3, r3, #12
 800648a:	2b04      	cmp	r3, #4
 800648c:	d002      	beq.n	8006494 <HAL_RCC_GetSysClockFreq+0x30>
 800648e:	2b08      	cmp	r3, #8
 8006490:	d003      	beq.n	800649a <HAL_RCC_GetSysClockFreq+0x36>
 8006492:	e03c      	b.n	800650e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006494:	4b24      	ldr	r3, [pc, #144]	; (8006528 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006496:	623b      	str	r3, [r7, #32]
      break;
 8006498:	e03c      	b.n	8006514 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80064a0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80064a4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064a6:	68ba      	ldr	r2, [r7, #8]
 80064a8:	fa92 f2a2 	rbit	r2, r2
 80064ac:	607a      	str	r2, [r7, #4]
  return result;
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	fab2 f282 	clz	r2, r2
 80064b4:	b2d2      	uxtb	r2, r2
 80064b6:	40d3      	lsrs	r3, r2
 80064b8:	4a1c      	ldr	r2, [pc, #112]	; (800652c <HAL_RCC_GetSysClockFreq+0xc8>)
 80064ba:	5cd3      	ldrb	r3, [r2, r3]
 80064bc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80064be:	4b19      	ldr	r3, [pc, #100]	; (8006524 <HAL_RCC_GetSysClockFreq+0xc0>)
 80064c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064c2:	f003 030f 	and.w	r3, r3, #15
 80064c6:	220f      	movs	r2, #15
 80064c8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064ca:	693a      	ldr	r2, [r7, #16]
 80064cc:	fa92 f2a2 	rbit	r2, r2
 80064d0:	60fa      	str	r2, [r7, #12]
  return result;
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	fab2 f282 	clz	r2, r2
 80064d8:	b2d2      	uxtb	r2, r2
 80064da:	40d3      	lsrs	r3, r2
 80064dc:	4a14      	ldr	r2, [pc, #80]	; (8006530 <HAL_RCC_GetSysClockFreq+0xcc>)
 80064de:	5cd3      	ldrb	r3, [r2, r3]
 80064e0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80064e2:	69fb      	ldr	r3, [r7, #28]
 80064e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d008      	beq.n	80064fe <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80064ec:	4a0e      	ldr	r2, [pc, #56]	; (8006528 <HAL_RCC_GetSysClockFreq+0xc4>)
 80064ee:	69bb      	ldr	r3, [r7, #24]
 80064f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	fb02 f303 	mul.w	r3, r2, r3
 80064fa:	627b      	str	r3, [r7, #36]	; 0x24
 80064fc:	e004      	b.n	8006508 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	4a0c      	ldr	r2, [pc, #48]	; (8006534 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006502:	fb02 f303 	mul.w	r3, r2, r3
 8006506:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800650a:	623b      	str	r3, [r7, #32]
      break;
 800650c:	e002      	b.n	8006514 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800650e:	4b06      	ldr	r3, [pc, #24]	; (8006528 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006510:	623b      	str	r3, [r7, #32]
      break;
 8006512:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006514:	6a3b      	ldr	r3, [r7, #32]
}
 8006516:	4618      	mov	r0, r3
 8006518:	372c      	adds	r7, #44	; 0x2c
 800651a:	46bd      	mov	sp, r7
 800651c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006520:	4770      	bx	lr
 8006522:	bf00      	nop
 8006524:	40021000 	.word	0x40021000
 8006528:	007a1200 	.word	0x007a1200
 800652c:	0800ae84 	.word	0x0800ae84
 8006530:	0800ae94 	.word	0x0800ae94
 8006534:	003d0900 	.word	0x003d0900

08006538 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006538:	b480      	push	{r7}
 800653a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800653c:	4b03      	ldr	r3, [pc, #12]	; (800654c <HAL_RCC_GetHCLKFreq+0x14>)
 800653e:	681b      	ldr	r3, [r3, #0]
}
 8006540:	4618      	mov	r0, r3
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr
 800654a:	bf00      	nop
 800654c:	20000004 	.word	0x20000004

08006550 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b082      	sub	sp, #8
 8006554:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006556:	f7ff ffef 	bl	8006538 <HAL_RCC_GetHCLKFreq>
 800655a:	4601      	mov	r1, r0
 800655c:	4b0b      	ldr	r3, [pc, #44]	; (800658c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006564:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006568:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	fa92 f2a2 	rbit	r2, r2
 8006570:	603a      	str	r2, [r7, #0]
  return result;
 8006572:	683a      	ldr	r2, [r7, #0]
 8006574:	fab2 f282 	clz	r2, r2
 8006578:	b2d2      	uxtb	r2, r2
 800657a:	40d3      	lsrs	r3, r2
 800657c:	4a04      	ldr	r2, [pc, #16]	; (8006590 <HAL_RCC_GetPCLK1Freq+0x40>)
 800657e:	5cd3      	ldrb	r3, [r2, r3]
 8006580:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006584:	4618      	mov	r0, r3
 8006586:	3708      	adds	r7, #8
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}
 800658c:	40021000 	.word	0x40021000
 8006590:	0800ae7c 	.word	0x0800ae7c

08006594 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b082      	sub	sp, #8
 8006598:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800659a:	f7ff ffcd 	bl	8006538 <HAL_RCC_GetHCLKFreq>
 800659e:	4601      	mov	r1, r0
 80065a0:	4b0b      	ldr	r3, [pc, #44]	; (80065d0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80065a8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80065ac:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065ae:	687a      	ldr	r2, [r7, #4]
 80065b0:	fa92 f2a2 	rbit	r2, r2
 80065b4:	603a      	str	r2, [r7, #0]
  return result;
 80065b6:	683a      	ldr	r2, [r7, #0]
 80065b8:	fab2 f282 	clz	r2, r2
 80065bc:	b2d2      	uxtb	r2, r2
 80065be:	40d3      	lsrs	r3, r2
 80065c0:	4a04      	ldr	r2, [pc, #16]	; (80065d4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80065c2:	5cd3      	ldrb	r3, [r2, r3]
 80065c4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80065c8:	4618      	mov	r0, r3
 80065ca:	3708      	adds	r7, #8
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}
 80065d0:	40021000 	.word	0x40021000
 80065d4:	0800ae7c 	.word	0x0800ae7c

080065d8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	220f      	movs	r2, #15
 80065e6:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80065e8:	4b12      	ldr	r3, [pc, #72]	; (8006634 <HAL_RCC_GetClockConfig+0x5c>)
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f003 0203 	and.w	r2, r3, #3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80065f4:	4b0f      	ldr	r3, [pc, #60]	; (8006634 <HAL_RCC_GetClockConfig+0x5c>)
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8006600:	4b0c      	ldr	r3, [pc, #48]	; (8006634 <HAL_RCC_GetClockConfig+0x5c>)
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800660c:	4b09      	ldr	r3, [pc, #36]	; (8006634 <HAL_RCC_GetClockConfig+0x5c>)
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	08db      	lsrs	r3, r3, #3
 8006612:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800661a:	4b07      	ldr	r3, [pc, #28]	; (8006638 <HAL_RCC_GetClockConfig+0x60>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f003 0207 	and.w	r2, r3, #7
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	601a      	str	r2, [r3, #0]
}
 8006626:	bf00      	nop
 8006628:	370c      	adds	r7, #12
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	40021000 	.word	0x40021000
 8006638:	40022000 	.word	0x40022000

0800663c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b092      	sub	sp, #72	; 0x48
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006644:	2300      	movs	r3, #0
 8006646:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8006648:	2300      	movs	r3, #0
 800664a:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006654:	2b00      	cmp	r3, #0
 8006656:	f000 80d7 	beq.w	8006808 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800665a:	2300      	movs	r3, #0
 800665c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006660:	4b4e      	ldr	r3, [pc, #312]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006662:	69db      	ldr	r3, [r3, #28]
 8006664:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006668:	2b00      	cmp	r3, #0
 800666a:	d10e      	bne.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800666c:	4b4b      	ldr	r3, [pc, #300]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800666e:	69db      	ldr	r3, [r3, #28]
 8006670:	4a4a      	ldr	r2, [pc, #296]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006672:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006676:	61d3      	str	r3, [r2, #28]
 8006678:	4b48      	ldr	r3, [pc, #288]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800667a:	69db      	ldr	r3, [r3, #28]
 800667c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006680:	60bb      	str	r3, [r7, #8]
 8006682:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006684:	2301      	movs	r3, #1
 8006686:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800668a:	4b45      	ldr	r3, [pc, #276]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006692:	2b00      	cmp	r3, #0
 8006694:	d118      	bne.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006696:	4b42      	ldr	r3, [pc, #264]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a41      	ldr	r2, [pc, #260]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800669c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066a0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066a2:	f7fb fd93 	bl	80021cc <HAL_GetTick>
 80066a6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066a8:	e008      	b.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066aa:	f7fb fd8f 	bl	80021cc <HAL_GetTick>
 80066ae:	4602      	mov	r2, r0
 80066b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	2b64      	cmp	r3, #100	; 0x64
 80066b6:	d901      	bls.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80066b8:	2303      	movs	r3, #3
 80066ba:	e169      	b.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066bc:	4b38      	ldr	r3, [pc, #224]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d0f0      	beq.n	80066aa <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80066c8:	4b34      	ldr	r3, [pc, #208]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80066ca:	6a1b      	ldr	r3, [r3, #32]
 80066cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066d0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80066d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	f000 8084 	beq.w	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066e2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d07c      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80066e8:	4b2c      	ldr	r3, [pc, #176]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80066ea:	6a1b      	ldr	r3, [r3, #32]
 80066ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80066f6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066fa:	fa93 f3a3 	rbit	r3, r3
 80066fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006702:	fab3 f383 	clz	r3, r3
 8006706:	b2db      	uxtb	r3, r3
 8006708:	461a      	mov	r2, r3
 800670a:	4b26      	ldr	r3, [pc, #152]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800670c:	4413      	add	r3, r2
 800670e:	009b      	lsls	r3, r3, #2
 8006710:	461a      	mov	r2, r3
 8006712:	2301      	movs	r3, #1
 8006714:	6013      	str	r3, [r2, #0]
 8006716:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800671a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800671c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800671e:	fa93 f3a3 	rbit	r3, r3
 8006722:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006726:	fab3 f383 	clz	r3, r3
 800672a:	b2db      	uxtb	r3, r3
 800672c:	461a      	mov	r2, r3
 800672e:	4b1d      	ldr	r3, [pc, #116]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006730:	4413      	add	r3, r2
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	461a      	mov	r2, r3
 8006736:	2300      	movs	r3, #0
 8006738:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800673a:	4a18      	ldr	r2, [pc, #96]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800673c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800673e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006740:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006742:	f003 0301 	and.w	r3, r3, #1
 8006746:	2b00      	cmp	r3, #0
 8006748:	d04b      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800674a:	f7fb fd3f 	bl	80021cc <HAL_GetTick>
 800674e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006750:	e00a      	b.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006752:	f7fb fd3b 	bl	80021cc <HAL_GetTick>
 8006756:	4602      	mov	r2, r0
 8006758:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800675a:	1ad3      	subs	r3, r2, r3
 800675c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006760:	4293      	cmp	r3, r2
 8006762:	d901      	bls.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006764:	2303      	movs	r3, #3
 8006766:	e113      	b.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8006768:	2302      	movs	r3, #2
 800676a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800676c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800676e:	fa93 f3a3 	rbit	r3, r3
 8006772:	627b      	str	r3, [r7, #36]	; 0x24
 8006774:	2302      	movs	r3, #2
 8006776:	623b      	str	r3, [r7, #32]
 8006778:	6a3b      	ldr	r3, [r7, #32]
 800677a:	fa93 f3a3 	rbit	r3, r3
 800677e:	61fb      	str	r3, [r7, #28]
  return result;
 8006780:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006782:	fab3 f383 	clz	r3, r3
 8006786:	b2db      	uxtb	r3, r3
 8006788:	095b      	lsrs	r3, r3, #5
 800678a:	b2db      	uxtb	r3, r3
 800678c:	f043 0302 	orr.w	r3, r3, #2
 8006790:	b2db      	uxtb	r3, r3
 8006792:	2b02      	cmp	r3, #2
 8006794:	d108      	bne.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8006796:	4b01      	ldr	r3, [pc, #4]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006798:	6a1b      	ldr	r3, [r3, #32]
 800679a:	e00d      	b.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800679c:	40021000 	.word	0x40021000
 80067a0:	40007000 	.word	0x40007000
 80067a4:	10908100 	.word	0x10908100
 80067a8:	2302      	movs	r3, #2
 80067aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067ac:	69bb      	ldr	r3, [r7, #24]
 80067ae:	fa93 f3a3 	rbit	r3, r3
 80067b2:	617b      	str	r3, [r7, #20]
 80067b4:	4b78      	ldr	r3, [pc, #480]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80067b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b8:	2202      	movs	r2, #2
 80067ba:	613a      	str	r2, [r7, #16]
 80067bc:	693a      	ldr	r2, [r7, #16]
 80067be:	fa92 f2a2 	rbit	r2, r2
 80067c2:	60fa      	str	r2, [r7, #12]
  return result;
 80067c4:	68fa      	ldr	r2, [r7, #12]
 80067c6:	fab2 f282 	clz	r2, r2
 80067ca:	b2d2      	uxtb	r2, r2
 80067cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80067d0:	b2d2      	uxtb	r2, r2
 80067d2:	f002 021f 	and.w	r2, r2, #31
 80067d6:	2101      	movs	r1, #1
 80067d8:	fa01 f202 	lsl.w	r2, r1, r2
 80067dc:	4013      	ands	r3, r2
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d0b7      	beq.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80067e2:	4b6d      	ldr	r3, [pc, #436]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80067e4:	6a1b      	ldr	r3, [r3, #32]
 80067e6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	496a      	ldr	r1, [pc, #424]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80067f0:	4313      	orrs	r3, r2
 80067f2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80067f4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d105      	bne.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067fc:	4b66      	ldr	r3, [pc, #408]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80067fe:	69db      	ldr	r3, [r3, #28]
 8006800:	4a65      	ldr	r2, [pc, #404]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006802:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006806:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f003 0301 	and.w	r3, r3, #1
 8006810:	2b00      	cmp	r3, #0
 8006812:	d008      	beq.n	8006826 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006814:	4b60      	ldr	r3, [pc, #384]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006818:	f023 0203 	bic.w	r2, r3, #3
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	495d      	ldr	r1, [pc, #372]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006822:	4313      	orrs	r3, r2
 8006824:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f003 0302 	and.w	r3, r3, #2
 800682e:	2b00      	cmp	r3, #0
 8006830:	d008      	beq.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006832:	4b59      	ldr	r3, [pc, #356]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006836:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	4956      	ldr	r1, [pc, #344]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006840:	4313      	orrs	r3, r2
 8006842:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 0304 	and.w	r3, r3, #4
 800684c:	2b00      	cmp	r3, #0
 800684e:	d008      	beq.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006850:	4b51      	ldr	r3, [pc, #324]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006854:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	691b      	ldr	r3, [r3, #16]
 800685c:	494e      	ldr	r1, [pc, #312]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800685e:	4313      	orrs	r3, r2
 8006860:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 0320 	and.w	r3, r3, #32
 800686a:	2b00      	cmp	r3, #0
 800686c:	d008      	beq.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800686e:	4b4a      	ldr	r3, [pc, #296]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006872:	f023 0210 	bic.w	r2, r3, #16
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	69db      	ldr	r3, [r3, #28]
 800687a:	4947      	ldr	r1, [pc, #284]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800687c:	4313      	orrs	r3, r2
 800687e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006888:	2b00      	cmp	r3, #0
 800688a:	d008      	beq.n	800689e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800688c:	4b42      	ldr	r3, [pc, #264]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006898:	493f      	ldr	r1, [pc, #252]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800689a:	4313      	orrs	r3, r2
 800689c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d008      	beq.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80068aa:	4b3b      	ldr	r3, [pc, #236]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ae:	f023 0220 	bic.w	r2, r3, #32
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a1b      	ldr	r3, [r3, #32]
 80068b6:	4938      	ldr	r1, [pc, #224]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068b8:	4313      	orrs	r3, r2
 80068ba:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f003 0308 	and.w	r3, r3, #8
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d008      	beq.n	80068da <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80068c8:	4b33      	ldr	r3, [pc, #204]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	695b      	ldr	r3, [r3, #20]
 80068d4:	4930      	ldr	r1, [pc, #192]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068d6:	4313      	orrs	r3, r2
 80068d8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f003 0310 	and.w	r3, r3, #16
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d008      	beq.n	80068f8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80068e6:	4b2c      	ldr	r3, [pc, #176]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	699b      	ldr	r3, [r3, #24]
 80068f2:	4929      	ldr	r1, [pc, #164]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068f4:	4313      	orrs	r3, r2
 80068f6:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006900:	2b00      	cmp	r3, #0
 8006902:	d008      	beq.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006904:	4b24      	ldr	r3, [pc, #144]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006910:	4921      	ldr	r1, [pc, #132]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006912:	4313      	orrs	r3, r2
 8006914:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800691e:	2b00      	cmp	r3, #0
 8006920:	d008      	beq.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006922:	4b1d      	ldr	r3, [pc, #116]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006926:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800692e:	491a      	ldr	r1, [pc, #104]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006930:	4313      	orrs	r3, r2
 8006932:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800693c:	2b00      	cmp	r3, #0
 800693e:	d008      	beq.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006940:	4b15      	ldr	r3, [pc, #84]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006944:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800694c:	4912      	ldr	r1, [pc, #72]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800694e:	4313      	orrs	r3, r2
 8006950:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800695a:	2b00      	cmp	r3, #0
 800695c:	d008      	beq.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800695e:	4b0e      	ldr	r3, [pc, #56]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006962:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800696a:	490b      	ldr	r1, [pc, #44]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800696c:	4313      	orrs	r3, r2
 800696e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006978:	2b00      	cmp	r3, #0
 800697a:	d008      	beq.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800697c:	4b06      	ldr	r3, [pc, #24]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800697e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006980:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006988:	4903      	ldr	r1, [pc, #12]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800698a:	4313      	orrs	r3, r2
 800698c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800698e:	2300      	movs	r3, #0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3748      	adds	r7, #72	; 0x48
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}
 8006998:	40021000 	.word	0x40021000

0800699c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b082      	sub	sp, #8
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d101      	bne.n	80069ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	e01d      	b.n	80069ea <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d106      	bne.n	80069c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f7fb f8fc 	bl	8001bc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2202      	movs	r2, #2
 80069cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	3304      	adds	r3, #4
 80069d8:	4619      	mov	r1, r3
 80069da:	4610      	mov	r0, r2
 80069dc:	f000 fc46 	bl	800726c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2201      	movs	r2, #1
 80069e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069e8:	2300      	movs	r3, #0
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3708      	adds	r7, #8
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}
	...

080069f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b085      	sub	sp, #20
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	68da      	ldr	r2, [r3, #12]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f042 0201 	orr.w	r2, r2, #1
 8006a0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	689a      	ldr	r2, [r3, #8]
 8006a12:	4b0c      	ldr	r3, [pc, #48]	; (8006a44 <HAL_TIM_Base_Start_IT+0x50>)
 8006a14:	4013      	ands	r3, r2
 8006a16:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2b06      	cmp	r3, #6
 8006a1c:	d00b      	beq.n	8006a36 <HAL_TIM_Base_Start_IT+0x42>
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a24:	d007      	beq.n	8006a36 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f042 0201 	orr.w	r2, r2, #1
 8006a34:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a36:	2300      	movs	r3, #0
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3714      	adds	r7, #20
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr
 8006a44:	00010007 	.word	0x00010007

08006a48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b082      	sub	sp, #8
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d101      	bne.n	8006a5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e01d      	b.n	8006a96 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d106      	bne.n	8006a74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f7fb f886 	bl	8001b80 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2202      	movs	r2, #2
 8006a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	3304      	adds	r3, #4
 8006a84:	4619      	mov	r1, r3
 8006a86:	4610      	mov	r0, r2
 8006a88:	f000 fbf0 	bl	800726c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3708      	adds	r7, #8
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
	...

08006aa0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	6839      	ldr	r1, [r7, #0]
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f001 f965 	bl	8007d82 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a1e      	ldr	r2, [pc, #120]	; (8006b38 <HAL_TIM_PWM_Start+0x98>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d013      	beq.n	8006aea <HAL_TIM_PWM_Start+0x4a>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a1d      	ldr	r2, [pc, #116]	; (8006b3c <HAL_TIM_PWM_Start+0x9c>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d00e      	beq.n	8006aea <HAL_TIM_PWM_Start+0x4a>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a1b      	ldr	r2, [pc, #108]	; (8006b40 <HAL_TIM_PWM_Start+0xa0>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d009      	beq.n	8006aea <HAL_TIM_PWM_Start+0x4a>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a1a      	ldr	r2, [pc, #104]	; (8006b44 <HAL_TIM_PWM_Start+0xa4>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d004      	beq.n	8006aea <HAL_TIM_PWM_Start+0x4a>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a18      	ldr	r2, [pc, #96]	; (8006b48 <HAL_TIM_PWM_Start+0xa8>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d101      	bne.n	8006aee <HAL_TIM_PWM_Start+0x4e>
 8006aea:	2301      	movs	r3, #1
 8006aec:	e000      	b.n	8006af0 <HAL_TIM_PWM_Start+0x50>
 8006aee:	2300      	movs	r3, #0
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d007      	beq.n	8006b04 <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b02:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	689a      	ldr	r2, [r3, #8]
 8006b0a:	4b10      	ldr	r3, [pc, #64]	; (8006b4c <HAL_TIM_PWM_Start+0xac>)
 8006b0c:	4013      	ands	r3, r2
 8006b0e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2b06      	cmp	r3, #6
 8006b14:	d00b      	beq.n	8006b2e <HAL_TIM_PWM_Start+0x8e>
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b1c:	d007      	beq.n	8006b2e <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f042 0201 	orr.w	r2, r2, #1
 8006b2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3710      	adds	r7, #16
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}
 8006b38:	40012c00 	.word	0x40012c00
 8006b3c:	40013400 	.word	0x40013400
 8006b40:	40014000 	.word	0x40014000
 8006b44:	40014400 	.word	0x40014400
 8006b48:	40014800 	.word	0x40014800
 8006b4c:	00010007 	.word	0x00010007

08006b50 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b082      	sub	sp, #8
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d101      	bne.n	8006b62 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e01d      	b.n	8006b9e <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d106      	bne.n	8006b7c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f000 f815 	bl	8006ba6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2202      	movs	r2, #2
 8006b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	3304      	adds	r3, #4
 8006b8c:	4619      	mov	r1, r3
 8006b8e:	4610      	mov	r0, r2
 8006b90:	f000 fb6c 	bl	800726c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2201      	movs	r2, #1
 8006b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b9c:	2300      	movs	r3, #0
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	3708      	adds	r7, #8
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}

08006ba6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006ba6:	b480      	push	{r7}
 8006ba8:	b083      	sub	sp, #12
 8006baa:	af00      	add	r7, sp, #0
 8006bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006bae:	bf00      	nop
 8006bb0:	370c      	adds	r7, #12
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr

08006bba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006bba:	b580      	push	{r7, lr}
 8006bbc:	b082      	sub	sp, #8
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	691b      	ldr	r3, [r3, #16]
 8006bc8:	f003 0302 	and.w	r3, r3, #2
 8006bcc:	2b02      	cmp	r3, #2
 8006bce:	d122      	bne.n	8006c16 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	f003 0302 	and.w	r3, r3, #2
 8006bda:	2b02      	cmp	r3, #2
 8006bdc:	d11b      	bne.n	8006c16 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f06f 0202 	mvn.w	r2, #2
 8006be6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2201      	movs	r2, #1
 8006bec:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	699b      	ldr	r3, [r3, #24]
 8006bf4:	f003 0303 	and.w	r3, r3, #3
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d003      	beq.n	8006c04 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 fb17 	bl	8007230 <HAL_TIM_IC_CaptureCallback>
 8006c02:	e005      	b.n	8006c10 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f000 fb09 	bl	800721c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 fb1a 	bl	8007244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2200      	movs	r2, #0
 8006c14:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	691b      	ldr	r3, [r3, #16]
 8006c1c:	f003 0304 	and.w	r3, r3, #4
 8006c20:	2b04      	cmp	r3, #4
 8006c22:	d122      	bne.n	8006c6a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	f003 0304 	and.w	r3, r3, #4
 8006c2e:	2b04      	cmp	r3, #4
 8006c30:	d11b      	bne.n	8006c6a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f06f 0204 	mvn.w	r2, #4
 8006c3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2202      	movs	r2, #2
 8006c40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	699b      	ldr	r3, [r3, #24]
 8006c48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d003      	beq.n	8006c58 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 faed 	bl	8007230 <HAL_TIM_IC_CaptureCallback>
 8006c56:	e005      	b.n	8006c64 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f000 fadf 	bl	800721c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 faf0 	bl	8007244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	f003 0308 	and.w	r3, r3, #8
 8006c74:	2b08      	cmp	r3, #8
 8006c76:	d122      	bne.n	8006cbe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	f003 0308 	and.w	r3, r3, #8
 8006c82:	2b08      	cmp	r3, #8
 8006c84:	d11b      	bne.n	8006cbe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f06f 0208 	mvn.w	r2, #8
 8006c8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2204      	movs	r2, #4
 8006c94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	69db      	ldr	r3, [r3, #28]
 8006c9c:	f003 0303 	and.w	r3, r3, #3
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d003      	beq.n	8006cac <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 fac3 	bl	8007230 <HAL_TIM_IC_CaptureCallback>
 8006caa:	e005      	b.n	8006cb8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f000 fab5 	bl	800721c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f000 fac6 	bl	8007244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	691b      	ldr	r3, [r3, #16]
 8006cc4:	f003 0310 	and.w	r3, r3, #16
 8006cc8:	2b10      	cmp	r3, #16
 8006cca:	d122      	bne.n	8006d12 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68db      	ldr	r3, [r3, #12]
 8006cd2:	f003 0310 	and.w	r3, r3, #16
 8006cd6:	2b10      	cmp	r3, #16
 8006cd8:	d11b      	bne.n	8006d12 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f06f 0210 	mvn.w	r2, #16
 8006ce2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2208      	movs	r2, #8
 8006ce8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	69db      	ldr	r3, [r3, #28]
 8006cf0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d003      	beq.n	8006d00 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f000 fa99 	bl	8007230 <HAL_TIM_IC_CaptureCallback>
 8006cfe:	e005      	b.n	8006d0c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f000 fa8b 	bl	800721c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f000 fa9c 	bl	8007244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	691b      	ldr	r3, [r3, #16]
 8006d18:	f003 0301 	and.w	r3, r3, #1
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d10e      	bne.n	8006d3e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	f003 0301 	and.w	r3, r3, #1
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d107      	bne.n	8006d3e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f06f 0201 	mvn.w	r2, #1
 8006d36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f7fa fbf3 	bl	8001524 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	691b      	ldr	r3, [r3, #16]
 8006d44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d48:	2b80      	cmp	r3, #128	; 0x80
 8006d4a:	d10e      	bne.n	8006d6a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68db      	ldr	r3, [r3, #12]
 8006d52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d56:	2b80      	cmp	r3, #128	; 0x80
 8006d58:	d107      	bne.n	8006d6a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006d62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f001 f969 	bl	800803c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	691b      	ldr	r3, [r3, #16]
 8006d70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d78:	d10e      	bne.n	8006d98 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d84:	2b80      	cmp	r3, #128	; 0x80
 8006d86:	d107      	bne.n	8006d98 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f001 f95c 	bl	8008050 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006da2:	2b40      	cmp	r3, #64	; 0x40
 8006da4:	d10e      	bne.n	8006dc4 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006db0:	2b40      	cmp	r3, #64	; 0x40
 8006db2:	d107      	bne.n	8006dc4 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 fa4a 	bl	8007258 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	691b      	ldr	r3, [r3, #16]
 8006dca:	f003 0320 	and.w	r3, r3, #32
 8006dce:	2b20      	cmp	r3, #32
 8006dd0:	d10e      	bne.n	8006df0 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	f003 0320 	and.w	r3, r3, #32
 8006ddc:	2b20      	cmp	r3, #32
 8006dde:	d107      	bne.n	8006df0 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f06f 0220 	mvn.w	r2, #32
 8006de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f001 f91c 	bl	8008028 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006df0:	bf00      	nop
 8006df2:	3708      	adds	r7, #8
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}

08006df8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	60f8      	str	r0, [r7, #12]
 8006e00:	60b9      	str	r1, [r7, #8]
 8006e02:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	d101      	bne.n	8006e12 <HAL_TIM_IC_ConfigChannel+0x1a>
 8006e0e:	2302      	movs	r3, #2
 8006e10:	e08a      	b.n	8006f28 <HAL_TIM_IC_ConfigChannel+0x130>
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2201      	movs	r2, #1
 8006e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2202      	movs	r2, #2
 8006e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d11b      	bne.n	8006e60 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6818      	ldr	r0, [r3, #0]
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	6819      	ldr	r1, [r3, #0]
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	685a      	ldr	r2, [r3, #4]
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	f000 fe06 	bl	8007a48 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	699a      	ldr	r2, [r3, #24]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f022 020c 	bic.w	r2, r2, #12
 8006e4a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	6999      	ldr	r1, [r3, #24]
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	689a      	ldr	r2, [r3, #8]
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	430a      	orrs	r2, r1
 8006e5c:	619a      	str	r2, [r3, #24]
 8006e5e:	e05a      	b.n	8006f16 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2b04      	cmp	r3, #4
 8006e64:	d11c      	bne.n	8006ea0 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6818      	ldr	r0, [r3, #0]
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	6819      	ldr	r1, [r3, #0]
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	685a      	ldr	r2, [r3, #4]
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	68db      	ldr	r3, [r3, #12]
 8006e76:	f000 fe7e 	bl	8007b76 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	699a      	ldr	r2, [r3, #24]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006e88:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	6999      	ldr	r1, [r3, #24]
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	021a      	lsls	r2, r3, #8
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	430a      	orrs	r2, r1
 8006e9c:	619a      	str	r2, [r3, #24]
 8006e9e:	e03a      	b.n	8006f16 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2b08      	cmp	r3, #8
 8006ea4:	d11b      	bne.n	8006ede <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	6818      	ldr	r0, [r3, #0]
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	6819      	ldr	r1, [r3, #0]
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	685a      	ldr	r2, [r3, #4]
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	68db      	ldr	r3, [r3, #12]
 8006eb6:	f000 fecb 	bl	8007c50 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	69da      	ldr	r2, [r3, #28]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f022 020c 	bic.w	r2, r2, #12
 8006ec8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	69d9      	ldr	r1, [r3, #28]
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	689a      	ldr	r2, [r3, #8]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	430a      	orrs	r2, r1
 8006eda:	61da      	str	r2, [r3, #28]
 8006edc:	e01b      	b.n	8006f16 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	6818      	ldr	r0, [r3, #0]
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	6819      	ldr	r1, [r3, #0]
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	685a      	ldr	r2, [r3, #4]
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	68db      	ldr	r3, [r3, #12]
 8006eee:	f000 feeb 	bl	8007cc8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	69da      	ldr	r2, [r3, #28]
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006f00:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	69d9      	ldr	r1, [r3, #28]
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	021a      	lsls	r2, r3, #8
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	430a      	orrs	r2, r1
 8006f14:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2201      	movs	r2, #1
 8006f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3710      	adds	r7, #16
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	d101      	bne.n	8006f4a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006f46:	2302      	movs	r3, #2
 8006f48:	e105      	b.n	8007156 <HAL_TIM_PWM_ConfigChannel+0x226>
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2202      	movs	r2, #2
 8006f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2b14      	cmp	r3, #20
 8006f5e:	f200 80f0 	bhi.w	8007142 <HAL_TIM_PWM_ConfigChannel+0x212>
 8006f62:	a201      	add	r2, pc, #4	; (adr r2, 8006f68 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f68:	08006fbd 	.word	0x08006fbd
 8006f6c:	08007143 	.word	0x08007143
 8006f70:	08007143 	.word	0x08007143
 8006f74:	08007143 	.word	0x08007143
 8006f78:	08006ffd 	.word	0x08006ffd
 8006f7c:	08007143 	.word	0x08007143
 8006f80:	08007143 	.word	0x08007143
 8006f84:	08007143 	.word	0x08007143
 8006f88:	0800703f 	.word	0x0800703f
 8006f8c:	08007143 	.word	0x08007143
 8006f90:	08007143 	.word	0x08007143
 8006f94:	08007143 	.word	0x08007143
 8006f98:	0800707f 	.word	0x0800707f
 8006f9c:	08007143 	.word	0x08007143
 8006fa0:	08007143 	.word	0x08007143
 8006fa4:	08007143 	.word	0x08007143
 8006fa8:	080070c1 	.word	0x080070c1
 8006fac:	08007143 	.word	0x08007143
 8006fb0:	08007143 	.word	0x08007143
 8006fb4:	08007143 	.word	0x08007143
 8006fb8:	08007101 	.word	0x08007101
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	68b9      	ldr	r1, [r7, #8]
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f000 f9e2 	bl	800738c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	699a      	ldr	r2, [r3, #24]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f042 0208 	orr.w	r2, r2, #8
 8006fd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	699a      	ldr	r2, [r3, #24]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f022 0204 	bic.w	r2, r2, #4
 8006fe6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	6999      	ldr	r1, [r3, #24]
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	691a      	ldr	r2, [r3, #16]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	430a      	orrs	r2, r1
 8006ff8:	619a      	str	r2, [r3, #24]
      break;
 8006ffa:	e0a3      	b.n	8007144 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	68b9      	ldr	r1, [r7, #8]
 8007002:	4618      	mov	r0, r3
 8007004:	f000 fa52 	bl	80074ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	699a      	ldr	r2, [r3, #24]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007016:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	699a      	ldr	r2, [r3, #24]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007026:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	6999      	ldr	r1, [r3, #24]
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	691b      	ldr	r3, [r3, #16]
 8007032:	021a      	lsls	r2, r3, #8
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	430a      	orrs	r2, r1
 800703a:	619a      	str	r2, [r3, #24]
      break;
 800703c:	e082      	b.n	8007144 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	68b9      	ldr	r1, [r7, #8]
 8007044:	4618      	mov	r0, r3
 8007046:	f000 fabb 	bl	80075c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	69da      	ldr	r2, [r3, #28]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f042 0208 	orr.w	r2, r2, #8
 8007058:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	69da      	ldr	r2, [r3, #28]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f022 0204 	bic.w	r2, r2, #4
 8007068:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	69d9      	ldr	r1, [r3, #28]
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	691a      	ldr	r2, [r3, #16]
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	430a      	orrs	r2, r1
 800707a:	61da      	str	r2, [r3, #28]
      break;
 800707c:	e062      	b.n	8007144 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	68b9      	ldr	r1, [r7, #8]
 8007084:	4618      	mov	r0, r3
 8007086:	f000 fb23 	bl	80076d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	69da      	ldr	r2, [r3, #28]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007098:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	69da      	ldr	r2, [r3, #28]
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	69d9      	ldr	r1, [r3, #28]
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	691b      	ldr	r3, [r3, #16]
 80070b4:	021a      	lsls	r2, r3, #8
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	430a      	orrs	r2, r1
 80070bc:	61da      	str	r2, [r3, #28]
      break;
 80070be:	e041      	b.n	8007144 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68b9      	ldr	r1, [r7, #8]
 80070c6:	4618      	mov	r0, r3
 80070c8:	f000 fb6c 	bl	80077a4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f042 0208 	orr.w	r2, r2, #8
 80070da:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f022 0204 	bic.w	r2, r2, #4
 80070ea:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	691a      	ldr	r2, [r3, #16]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	430a      	orrs	r2, r1
 80070fc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80070fe:	e021      	b.n	8007144 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	68b9      	ldr	r1, [r7, #8]
 8007106:	4618      	mov	r0, r3
 8007108:	f000 fbb0 	bl	800786c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800711a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800712a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	691b      	ldr	r3, [r3, #16]
 8007136:	021a      	lsls	r2, r3, #8
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	430a      	orrs	r2, r1
 800713e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007140:	e000      	b.n	8007144 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 8007142:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2200      	movs	r2, #0
 8007150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007154:	2300      	movs	r3, #0
}
 8007156:	4618      	mov	r0, r3
 8007158:	3710      	adds	r7, #16
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}
 800715e:	bf00      	nop

08007160 <HAL_TIM_ConfigTI1Input>:
  *            @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3
  *            pins are connected to the TI1 input (XOR combination)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
{
 8007160:	b480      	push	{r7}
 8007162:	b085      	sub	sp, #20
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TI1SELECTION(TI1_Selection));

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	60fb      	str	r3, [r7, #12]

  /* Reset the TI1 selection */
  tmpcr2 &= ~TIM_CR2_TI1S;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007178:	60fb      	str	r3, [r7, #12]

  /* Set the TI1 selection */
  tmpcr2 |= TI1_Selection;
 800717a:	68fa      	ldr	r2, [r7, #12]
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	4313      	orrs	r3, r2
 8007180:	60fb      	str	r3, [r7, #12]

  /* Write to TIMxCR2 */
  htim->Instance->CR2 = tmpcr2;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	68fa      	ldr	r2, [r7, #12]
 8007188:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800718a:	2300      	movs	r3, #0
}
 800718c:	4618      	mov	r0, r3
 800718e:	3714      	adds	r7, #20
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b082      	sub	sp, #8
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d101      	bne.n	80071b0 <HAL_TIM_SlaveConfigSynchro+0x18>
 80071ac:	2302      	movs	r3, #2
 80071ae:	e031      	b.n	8007214 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2202      	movs	r2, #2
 80071bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80071c0:	6839      	ldr	r1, [r7, #0]
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 fbb8 	bl	8007938 <TIM_SlaveTimer_SetConfig>
 80071c8:	4603      	mov	r3, r0
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d009      	beq.n	80071e2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2201      	movs	r2, #1
 80071d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	e018      	b.n	8007214 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	68da      	ldr	r2, [r3, #12]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80071f0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	68da      	ldr	r2, [r3, #12]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007200:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2201      	movs	r2, #1
 8007206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007212:	2300      	movs	r3, #0
}
 8007214:	4618      	mov	r0, r3
 8007216:	3708      	adds	r7, #8
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}

0800721c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007224:	bf00      	nop
 8007226:	370c      	adds	r7, #12
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr

08007230 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007238:	bf00      	nop
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800724c:	bf00      	nop
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007258:	b480      	push	{r7}
 800725a:	b083      	sub	sp, #12
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007260:	bf00      	nop
 8007262:	370c      	adds	r7, #12
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr

0800726c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800726c:	b480      	push	{r7}
 800726e:	b085      	sub	sp, #20
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a3c      	ldr	r2, [pc, #240]	; (8007370 <TIM_Base_SetConfig+0x104>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d00f      	beq.n	80072a4 <TIM_Base_SetConfig+0x38>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800728a:	d00b      	beq.n	80072a4 <TIM_Base_SetConfig+0x38>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	4a39      	ldr	r2, [pc, #228]	; (8007374 <TIM_Base_SetConfig+0x108>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d007      	beq.n	80072a4 <TIM_Base_SetConfig+0x38>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	4a38      	ldr	r2, [pc, #224]	; (8007378 <TIM_Base_SetConfig+0x10c>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d003      	beq.n	80072a4 <TIM_Base_SetConfig+0x38>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	4a37      	ldr	r2, [pc, #220]	; (800737c <TIM_Base_SetConfig+0x110>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d108      	bne.n	80072b6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	68fa      	ldr	r2, [r7, #12]
 80072b2:	4313      	orrs	r3, r2
 80072b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	4a2d      	ldr	r2, [pc, #180]	; (8007370 <TIM_Base_SetConfig+0x104>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d01b      	beq.n	80072f6 <TIM_Base_SetConfig+0x8a>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072c4:	d017      	beq.n	80072f6 <TIM_Base_SetConfig+0x8a>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	4a2a      	ldr	r2, [pc, #168]	; (8007374 <TIM_Base_SetConfig+0x108>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d013      	beq.n	80072f6 <TIM_Base_SetConfig+0x8a>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	4a29      	ldr	r2, [pc, #164]	; (8007378 <TIM_Base_SetConfig+0x10c>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d00f      	beq.n	80072f6 <TIM_Base_SetConfig+0x8a>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	4a28      	ldr	r2, [pc, #160]	; (800737c <TIM_Base_SetConfig+0x110>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d00b      	beq.n	80072f6 <TIM_Base_SetConfig+0x8a>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	4a27      	ldr	r2, [pc, #156]	; (8007380 <TIM_Base_SetConfig+0x114>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d007      	beq.n	80072f6 <TIM_Base_SetConfig+0x8a>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	4a26      	ldr	r2, [pc, #152]	; (8007384 <TIM_Base_SetConfig+0x118>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d003      	beq.n	80072f6 <TIM_Base_SetConfig+0x8a>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	4a25      	ldr	r2, [pc, #148]	; (8007388 <TIM_Base_SetConfig+0x11c>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d108      	bne.n	8007308 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	68fa      	ldr	r2, [r7, #12]
 8007304:	4313      	orrs	r3, r2
 8007306:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	695b      	ldr	r3, [r3, #20]
 8007312:	4313      	orrs	r3, r2
 8007314:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	68fa      	ldr	r2, [r7, #12]
 800731a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	689a      	ldr	r2, [r3, #8]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	681a      	ldr	r2, [r3, #0]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	4a10      	ldr	r2, [pc, #64]	; (8007370 <TIM_Base_SetConfig+0x104>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d00f      	beq.n	8007354 <TIM_Base_SetConfig+0xe8>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	4a11      	ldr	r2, [pc, #68]	; (800737c <TIM_Base_SetConfig+0x110>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d00b      	beq.n	8007354 <TIM_Base_SetConfig+0xe8>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	4a10      	ldr	r2, [pc, #64]	; (8007380 <TIM_Base_SetConfig+0x114>)
 8007340:	4293      	cmp	r3, r2
 8007342:	d007      	beq.n	8007354 <TIM_Base_SetConfig+0xe8>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	4a0f      	ldr	r2, [pc, #60]	; (8007384 <TIM_Base_SetConfig+0x118>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d003      	beq.n	8007354 <TIM_Base_SetConfig+0xe8>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	4a0e      	ldr	r2, [pc, #56]	; (8007388 <TIM_Base_SetConfig+0x11c>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d103      	bne.n	800735c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	691a      	ldr	r2, [r3, #16]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	615a      	str	r2, [r3, #20]
}
 8007362:	bf00      	nop
 8007364:	3714      	adds	r7, #20
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr
 800736e:	bf00      	nop
 8007370:	40012c00 	.word	0x40012c00
 8007374:	40000400 	.word	0x40000400
 8007378:	40000800 	.word	0x40000800
 800737c:	40013400 	.word	0x40013400
 8007380:	40014000 	.word	0x40014000
 8007384:	40014400 	.word	0x40014400
 8007388:	40014800 	.word	0x40014800

0800738c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800738c:	b480      	push	{r7}
 800738e:	b087      	sub	sp, #28
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
 8007394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6a1b      	ldr	r3, [r3, #32]
 800739a:	f023 0201 	bic.w	r2, r3, #1
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6a1b      	ldr	r3, [r3, #32]
 80073a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	699b      	ldr	r3, [r3, #24]
 80073b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f023 0303 	bic.w	r3, r3, #3
 80073c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	68fa      	ldr	r2, [r7, #12]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	f023 0302 	bic.w	r3, r3, #2
 80073d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	697a      	ldr	r2, [r7, #20]
 80073e0:	4313      	orrs	r3, r2
 80073e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	4a2c      	ldr	r2, [pc, #176]	; (8007498 <TIM_OC1_SetConfig+0x10c>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d00f      	beq.n	800740c <TIM_OC1_SetConfig+0x80>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	4a2b      	ldr	r2, [pc, #172]	; (800749c <TIM_OC1_SetConfig+0x110>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d00b      	beq.n	800740c <TIM_OC1_SetConfig+0x80>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	4a2a      	ldr	r2, [pc, #168]	; (80074a0 <TIM_OC1_SetConfig+0x114>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d007      	beq.n	800740c <TIM_OC1_SetConfig+0x80>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	4a29      	ldr	r2, [pc, #164]	; (80074a4 <TIM_OC1_SetConfig+0x118>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d003      	beq.n	800740c <TIM_OC1_SetConfig+0x80>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	4a28      	ldr	r2, [pc, #160]	; (80074a8 <TIM_OC1_SetConfig+0x11c>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d10c      	bne.n	8007426 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	f023 0308 	bic.w	r3, r3, #8
 8007412:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	68db      	ldr	r3, [r3, #12]
 8007418:	697a      	ldr	r2, [r7, #20]
 800741a:	4313      	orrs	r3, r2
 800741c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	f023 0304 	bic.w	r3, r3, #4
 8007424:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	4a1b      	ldr	r2, [pc, #108]	; (8007498 <TIM_OC1_SetConfig+0x10c>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d00f      	beq.n	800744e <TIM_OC1_SetConfig+0xc2>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a1a      	ldr	r2, [pc, #104]	; (800749c <TIM_OC1_SetConfig+0x110>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d00b      	beq.n	800744e <TIM_OC1_SetConfig+0xc2>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	4a19      	ldr	r2, [pc, #100]	; (80074a0 <TIM_OC1_SetConfig+0x114>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d007      	beq.n	800744e <TIM_OC1_SetConfig+0xc2>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4a18      	ldr	r2, [pc, #96]	; (80074a4 <TIM_OC1_SetConfig+0x118>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d003      	beq.n	800744e <TIM_OC1_SetConfig+0xc2>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	4a17      	ldr	r2, [pc, #92]	; (80074a8 <TIM_OC1_SetConfig+0x11c>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d111      	bne.n	8007472 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007454:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800745c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	693a      	ldr	r2, [r7, #16]
 8007464:	4313      	orrs	r3, r2
 8007466:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	699b      	ldr	r3, [r3, #24]
 800746c:	693a      	ldr	r2, [r7, #16]
 800746e:	4313      	orrs	r3, r2
 8007470:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	693a      	ldr	r2, [r7, #16]
 8007476:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	68fa      	ldr	r2, [r7, #12]
 800747c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	685a      	ldr	r2, [r3, #4]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	697a      	ldr	r2, [r7, #20]
 800748a:	621a      	str	r2, [r3, #32]
}
 800748c:	bf00      	nop
 800748e:	371c      	adds	r7, #28
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr
 8007498:	40012c00 	.word	0x40012c00
 800749c:	40013400 	.word	0x40013400
 80074a0:	40014000 	.word	0x40014000
 80074a4:	40014400 	.word	0x40014400
 80074a8:	40014800 	.word	0x40014800

080074ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b087      	sub	sp, #28
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6a1b      	ldr	r3, [r3, #32]
 80074ba:	f023 0210 	bic.w	r2, r3, #16
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6a1b      	ldr	r3, [r3, #32]
 80074c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	699b      	ldr	r3, [r3, #24]
 80074d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80074da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	021b      	lsls	r3, r3, #8
 80074ee:	68fa      	ldr	r2, [r7, #12]
 80074f0:	4313      	orrs	r3, r2
 80074f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80074f4:	697b      	ldr	r3, [r7, #20]
 80074f6:	f023 0320 	bic.w	r3, r3, #32
 80074fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	011b      	lsls	r3, r3, #4
 8007502:	697a      	ldr	r2, [r7, #20]
 8007504:	4313      	orrs	r3, r2
 8007506:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	4a28      	ldr	r2, [pc, #160]	; (80075ac <TIM_OC2_SetConfig+0x100>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d003      	beq.n	8007518 <TIM_OC2_SetConfig+0x6c>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	4a27      	ldr	r2, [pc, #156]	; (80075b0 <TIM_OC2_SetConfig+0x104>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d10d      	bne.n	8007534 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800751e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	68db      	ldr	r3, [r3, #12]
 8007524:	011b      	lsls	r3, r3, #4
 8007526:	697a      	ldr	r2, [r7, #20]
 8007528:	4313      	orrs	r3, r2
 800752a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007532:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4a1d      	ldr	r2, [pc, #116]	; (80075ac <TIM_OC2_SetConfig+0x100>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d00f      	beq.n	800755c <TIM_OC2_SetConfig+0xb0>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	4a1c      	ldr	r2, [pc, #112]	; (80075b0 <TIM_OC2_SetConfig+0x104>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d00b      	beq.n	800755c <TIM_OC2_SetConfig+0xb0>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	4a1b      	ldr	r2, [pc, #108]	; (80075b4 <TIM_OC2_SetConfig+0x108>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d007      	beq.n	800755c <TIM_OC2_SetConfig+0xb0>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	4a1a      	ldr	r2, [pc, #104]	; (80075b8 <TIM_OC2_SetConfig+0x10c>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d003      	beq.n	800755c <TIM_OC2_SetConfig+0xb0>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4a19      	ldr	r2, [pc, #100]	; (80075bc <TIM_OC2_SetConfig+0x110>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d113      	bne.n	8007584 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007562:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800756a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	695b      	ldr	r3, [r3, #20]
 8007570:	009b      	lsls	r3, r3, #2
 8007572:	693a      	ldr	r2, [r7, #16]
 8007574:	4313      	orrs	r3, r2
 8007576:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	699b      	ldr	r3, [r3, #24]
 800757c:	009b      	lsls	r3, r3, #2
 800757e:	693a      	ldr	r2, [r7, #16]
 8007580:	4313      	orrs	r3, r2
 8007582:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	693a      	ldr	r2, [r7, #16]
 8007588:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	68fa      	ldr	r2, [r7, #12]
 800758e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	685a      	ldr	r2, [r3, #4]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	697a      	ldr	r2, [r7, #20]
 800759c:	621a      	str	r2, [r3, #32]
}
 800759e:	bf00      	nop
 80075a0:	371c      	adds	r7, #28
 80075a2:	46bd      	mov	sp, r7
 80075a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a8:	4770      	bx	lr
 80075aa:	bf00      	nop
 80075ac:	40012c00 	.word	0x40012c00
 80075b0:	40013400 	.word	0x40013400
 80075b4:	40014000 	.word	0x40014000
 80075b8:	40014400 	.word	0x40014400
 80075bc:	40014800 	.word	0x40014800

080075c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b087      	sub	sp, #28
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6a1b      	ldr	r3, [r3, #32]
 80075ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6a1b      	ldr	r3, [r3, #32]
 80075da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	69db      	ldr	r3, [r3, #28]
 80075e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f023 0303 	bic.w	r3, r3, #3
 80075fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	68fa      	ldr	r2, [r7, #12]
 8007602:	4313      	orrs	r3, r2
 8007604:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800760c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	021b      	lsls	r3, r3, #8
 8007614:	697a      	ldr	r2, [r7, #20]
 8007616:	4313      	orrs	r3, r2
 8007618:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4a27      	ldr	r2, [pc, #156]	; (80076bc <TIM_OC3_SetConfig+0xfc>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d003      	beq.n	800762a <TIM_OC3_SetConfig+0x6a>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	4a26      	ldr	r2, [pc, #152]	; (80076c0 <TIM_OC3_SetConfig+0x100>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d10d      	bne.n	8007646 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007630:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	68db      	ldr	r3, [r3, #12]
 8007636:	021b      	lsls	r3, r3, #8
 8007638:	697a      	ldr	r2, [r7, #20]
 800763a:	4313      	orrs	r3, r2
 800763c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007644:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a1c      	ldr	r2, [pc, #112]	; (80076bc <TIM_OC3_SetConfig+0xfc>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d00f      	beq.n	800766e <TIM_OC3_SetConfig+0xae>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	4a1b      	ldr	r2, [pc, #108]	; (80076c0 <TIM_OC3_SetConfig+0x100>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d00b      	beq.n	800766e <TIM_OC3_SetConfig+0xae>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a1a      	ldr	r2, [pc, #104]	; (80076c4 <TIM_OC3_SetConfig+0x104>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d007      	beq.n	800766e <TIM_OC3_SetConfig+0xae>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a19      	ldr	r2, [pc, #100]	; (80076c8 <TIM_OC3_SetConfig+0x108>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d003      	beq.n	800766e <TIM_OC3_SetConfig+0xae>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a18      	ldr	r2, [pc, #96]	; (80076cc <TIM_OC3_SetConfig+0x10c>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d113      	bne.n	8007696 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007674:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800767c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	695b      	ldr	r3, [r3, #20]
 8007682:	011b      	lsls	r3, r3, #4
 8007684:	693a      	ldr	r2, [r7, #16]
 8007686:	4313      	orrs	r3, r2
 8007688:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	699b      	ldr	r3, [r3, #24]
 800768e:	011b      	lsls	r3, r3, #4
 8007690:	693a      	ldr	r2, [r7, #16]
 8007692:	4313      	orrs	r3, r2
 8007694:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	693a      	ldr	r2, [r7, #16]
 800769a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	68fa      	ldr	r2, [r7, #12]
 80076a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	685a      	ldr	r2, [r3, #4]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	697a      	ldr	r2, [r7, #20]
 80076ae:	621a      	str	r2, [r3, #32]
}
 80076b0:	bf00      	nop
 80076b2:	371c      	adds	r7, #28
 80076b4:	46bd      	mov	sp, r7
 80076b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ba:	4770      	bx	lr
 80076bc:	40012c00 	.word	0x40012c00
 80076c0:	40013400 	.word	0x40013400
 80076c4:	40014000 	.word	0x40014000
 80076c8:	40014400 	.word	0x40014400
 80076cc:	40014800 	.word	0x40014800

080076d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b087      	sub	sp, #28
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6a1b      	ldr	r3, [r3, #32]
 80076de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a1b      	ldr	r3, [r3, #32]
 80076ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	69db      	ldr	r3, [r3, #28]
 80076f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80076fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800770a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	021b      	lsls	r3, r3, #8
 8007712:	68fa      	ldr	r2, [r7, #12]
 8007714:	4313      	orrs	r3, r2
 8007716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800771e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	689b      	ldr	r3, [r3, #8]
 8007724:	031b      	lsls	r3, r3, #12
 8007726:	693a      	ldr	r2, [r7, #16]
 8007728:	4313      	orrs	r3, r2
 800772a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a18      	ldr	r2, [pc, #96]	; (8007790 <TIM_OC4_SetConfig+0xc0>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d00f      	beq.n	8007754 <TIM_OC4_SetConfig+0x84>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	4a17      	ldr	r2, [pc, #92]	; (8007794 <TIM_OC4_SetConfig+0xc4>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d00b      	beq.n	8007754 <TIM_OC4_SetConfig+0x84>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4a16      	ldr	r2, [pc, #88]	; (8007798 <TIM_OC4_SetConfig+0xc8>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d007      	beq.n	8007754 <TIM_OC4_SetConfig+0x84>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	4a15      	ldr	r2, [pc, #84]	; (800779c <TIM_OC4_SetConfig+0xcc>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d003      	beq.n	8007754 <TIM_OC4_SetConfig+0x84>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	4a14      	ldr	r2, [pc, #80]	; (80077a0 <TIM_OC4_SetConfig+0xd0>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d109      	bne.n	8007768 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800775a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	695b      	ldr	r3, [r3, #20]
 8007760:	019b      	lsls	r3, r3, #6
 8007762:	697a      	ldr	r2, [r7, #20]
 8007764:	4313      	orrs	r3, r2
 8007766:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	697a      	ldr	r2, [r7, #20]
 800776c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	68fa      	ldr	r2, [r7, #12]
 8007772:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	685a      	ldr	r2, [r3, #4]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	693a      	ldr	r2, [r7, #16]
 8007780:	621a      	str	r2, [r3, #32]
}
 8007782:	bf00      	nop
 8007784:	371c      	adds	r7, #28
 8007786:	46bd      	mov	sp, r7
 8007788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778c:	4770      	bx	lr
 800778e:	bf00      	nop
 8007790:	40012c00 	.word	0x40012c00
 8007794:	40013400 	.word	0x40013400
 8007798:	40014000 	.word	0x40014000
 800779c:	40014400 	.word	0x40014400
 80077a0:	40014800 	.word	0x40014800

080077a4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b087      	sub	sp, #28
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6a1b      	ldr	r3, [r3, #32]
 80077b2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6a1b      	ldr	r3, [r3, #32]
 80077be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	68fa      	ldr	r2, [r7, #12]
 80077de:	4313      	orrs	r3, r2
 80077e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80077e8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	689b      	ldr	r3, [r3, #8]
 80077ee:	041b      	lsls	r3, r3, #16
 80077f0:	693a      	ldr	r2, [r7, #16]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a17      	ldr	r2, [pc, #92]	; (8007858 <TIM_OC5_SetConfig+0xb4>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d00f      	beq.n	800781e <TIM_OC5_SetConfig+0x7a>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a16      	ldr	r2, [pc, #88]	; (800785c <TIM_OC5_SetConfig+0xb8>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d00b      	beq.n	800781e <TIM_OC5_SetConfig+0x7a>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	4a15      	ldr	r2, [pc, #84]	; (8007860 <TIM_OC5_SetConfig+0xbc>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d007      	beq.n	800781e <TIM_OC5_SetConfig+0x7a>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	4a14      	ldr	r2, [pc, #80]	; (8007864 <TIM_OC5_SetConfig+0xc0>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d003      	beq.n	800781e <TIM_OC5_SetConfig+0x7a>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	4a13      	ldr	r2, [pc, #76]	; (8007868 <TIM_OC5_SetConfig+0xc4>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d109      	bne.n	8007832 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007824:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	695b      	ldr	r3, [r3, #20]
 800782a:	021b      	lsls	r3, r3, #8
 800782c:	697a      	ldr	r2, [r7, #20]
 800782e:	4313      	orrs	r3, r2
 8007830:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	697a      	ldr	r2, [r7, #20]
 8007836:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	685a      	ldr	r2, [r3, #4]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	693a      	ldr	r2, [r7, #16]
 800784a:	621a      	str	r2, [r3, #32]
}
 800784c:	bf00      	nop
 800784e:	371c      	adds	r7, #28
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr
 8007858:	40012c00 	.word	0x40012c00
 800785c:	40013400 	.word	0x40013400
 8007860:	40014000 	.word	0x40014000
 8007864:	40014400 	.word	0x40014400
 8007868:	40014800 	.word	0x40014800

0800786c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800786c:	b480      	push	{r7}
 800786e:	b087      	sub	sp, #28
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
 8007874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6a1b      	ldr	r3, [r3, #32]
 800787a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6a1b      	ldr	r3, [r3, #32]
 8007886:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	685b      	ldr	r3, [r3, #4]
 800788c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800789a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800789e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	021b      	lsls	r3, r3, #8
 80078a6:	68fa      	ldr	r2, [r7, #12]
 80078a8:	4313      	orrs	r3, r2
 80078aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80078b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	051b      	lsls	r3, r3, #20
 80078ba:	693a      	ldr	r2, [r7, #16]
 80078bc:	4313      	orrs	r3, r2
 80078be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	4a18      	ldr	r2, [pc, #96]	; (8007924 <TIM_OC6_SetConfig+0xb8>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d00f      	beq.n	80078e8 <TIM_OC6_SetConfig+0x7c>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	4a17      	ldr	r2, [pc, #92]	; (8007928 <TIM_OC6_SetConfig+0xbc>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d00b      	beq.n	80078e8 <TIM_OC6_SetConfig+0x7c>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	4a16      	ldr	r2, [pc, #88]	; (800792c <TIM_OC6_SetConfig+0xc0>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d007      	beq.n	80078e8 <TIM_OC6_SetConfig+0x7c>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	4a15      	ldr	r2, [pc, #84]	; (8007930 <TIM_OC6_SetConfig+0xc4>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d003      	beq.n	80078e8 <TIM_OC6_SetConfig+0x7c>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	4a14      	ldr	r2, [pc, #80]	; (8007934 <TIM_OC6_SetConfig+0xc8>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d109      	bne.n	80078fc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80078ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	695b      	ldr	r3, [r3, #20]
 80078f4:	029b      	lsls	r3, r3, #10
 80078f6:	697a      	ldr	r2, [r7, #20]
 80078f8:	4313      	orrs	r3, r2
 80078fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	697a      	ldr	r2, [r7, #20]
 8007900:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	68fa      	ldr	r2, [r7, #12]
 8007906:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	685a      	ldr	r2, [r3, #4]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	693a      	ldr	r2, [r7, #16]
 8007914:	621a      	str	r2, [r3, #32]
}
 8007916:	bf00      	nop
 8007918:	371c      	adds	r7, #28
 800791a:	46bd      	mov	sp, r7
 800791c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007920:	4770      	bx	lr
 8007922:	bf00      	nop
 8007924:	40012c00 	.word	0x40012c00
 8007928:	40013400 	.word	0x40013400
 800792c:	40014000 	.word	0x40014000
 8007930:	40014400 	.word	0x40014400
 8007934:	40014800 	.word	0x40014800

08007938 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b086      	sub	sp, #24
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007950:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	4313      	orrs	r3, r2
 800795a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007962:	f023 0307 	bic.w	r3, r3, #7
 8007966:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	697a      	ldr	r2, [r7, #20]
 800796e:	4313      	orrs	r3, r2
 8007970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	697a      	ldr	r2, [r7, #20]
 8007978:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	2b30      	cmp	r3, #48	; 0x30
 8007980:	d05c      	beq.n	8007a3c <TIM_SlaveTimer_SetConfig+0x104>
 8007982:	2b30      	cmp	r3, #48	; 0x30
 8007984:	d806      	bhi.n	8007994 <TIM_SlaveTimer_SetConfig+0x5c>
 8007986:	2b10      	cmp	r3, #16
 8007988:	d058      	beq.n	8007a3c <TIM_SlaveTimer_SetConfig+0x104>
 800798a:	2b20      	cmp	r3, #32
 800798c:	d056      	beq.n	8007a3c <TIM_SlaveTimer_SetConfig+0x104>
 800798e:	2b00      	cmp	r3, #0
 8007990:	d054      	beq.n	8007a3c <TIM_SlaveTimer_SetConfig+0x104>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8007992:	e054      	b.n	8007a3e <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 8007994:	2b50      	cmp	r3, #80	; 0x50
 8007996:	d03d      	beq.n	8007a14 <TIM_SlaveTimer_SetConfig+0xdc>
 8007998:	2b50      	cmp	r3, #80	; 0x50
 800799a:	d802      	bhi.n	80079a2 <TIM_SlaveTimer_SetConfig+0x6a>
 800799c:	2b40      	cmp	r3, #64	; 0x40
 800799e:	d010      	beq.n	80079c2 <TIM_SlaveTimer_SetConfig+0x8a>
      break;
 80079a0:	e04d      	b.n	8007a3e <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 80079a2:	2b60      	cmp	r3, #96	; 0x60
 80079a4:	d040      	beq.n	8007a28 <TIM_SlaveTimer_SetConfig+0xf0>
 80079a6:	2b70      	cmp	r3, #112	; 0x70
 80079a8:	d000      	beq.n	80079ac <TIM_SlaveTimer_SetConfig+0x74>
      break;
 80079aa:	e048      	b.n	8007a3e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_ETR_SetConfig(htim->Instance,
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6818      	ldr	r0, [r3, #0]
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	68d9      	ldr	r1, [r3, #12]
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	689a      	ldr	r2, [r3, #8]
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	691b      	ldr	r3, [r3, #16]
 80079bc:	f000 f9c1 	bl	8007d42 <TIM_ETR_SetConfig>
      break;
 80079c0:	e03d      	b.n	8007a3e <TIM_SlaveTimer_SetConfig+0x106>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	2b05      	cmp	r3, #5
 80079c8:	d101      	bne.n	80079ce <TIM_SlaveTimer_SetConfig+0x96>
        return HAL_ERROR;
 80079ca:	2301      	movs	r3, #1
 80079cc:	e038      	b.n	8007a40 <TIM_SlaveTimer_SetConfig+0x108>
      tmpccer = htim->Instance->CCER;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	6a1b      	ldr	r3, [r3, #32]
 80079d4:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	6a1a      	ldr	r2, [r3, #32]
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f022 0201 	bic.w	r2, r2, #1
 80079e4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	699b      	ldr	r3, [r3, #24]
 80079ec:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079f4:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	691b      	ldr	r3, [r3, #16]
 80079fa:	011b      	lsls	r3, r3, #4
 80079fc:	68fa      	ldr	r2, [r7, #12]
 80079fe:	4313      	orrs	r3, r2
 8007a00:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	68fa      	ldr	r2, [r7, #12]
 8007a08:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	693a      	ldr	r2, [r7, #16]
 8007a10:	621a      	str	r2, [r3, #32]
      break;
 8007a12:	e014      	b.n	8007a3e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6818      	ldr	r0, [r3, #0]
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	6899      	ldr	r1, [r3, #8]
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	691b      	ldr	r3, [r3, #16]
 8007a20:	461a      	mov	r2, r3
 8007a22:	f000 f879 	bl	8007b18 <TIM_TI1_ConfigInputStage>
      break;
 8007a26:	e00a      	b.n	8007a3e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6818      	ldr	r0, [r3, #0]
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	6899      	ldr	r1, [r3, #8]
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	691b      	ldr	r3, [r3, #16]
 8007a34:	461a      	mov	r2, r3
 8007a36:	f000 f8db 	bl	8007bf0 <TIM_TI2_ConfigInputStage>
      break;
 8007a3a:	e000      	b.n	8007a3e <TIM_SlaveTimer_SetConfig+0x106>
      break;
 8007a3c:	bf00      	nop
  }
  return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3718      	adds	r7, #24
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b087      	sub	sp, #28
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	60f8      	str	r0, [r7, #12]
 8007a50:	60b9      	str	r1, [r7, #8]
 8007a52:	607a      	str	r2, [r7, #4]
 8007a54:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	6a1b      	ldr	r3, [r3, #32]
 8007a5a:	f023 0201 	bic.w	r2, r3, #1
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	699b      	ldr	r3, [r3, #24]
 8007a66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	6a1b      	ldr	r3, [r3, #32]
 8007a6c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	4a24      	ldr	r2, [pc, #144]	; (8007b04 <TIM_TI1_SetConfig+0xbc>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d013      	beq.n	8007a9e <TIM_TI1_SetConfig+0x56>
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a7c:	d00f      	beq.n	8007a9e <TIM_TI1_SetConfig+0x56>
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	4a21      	ldr	r2, [pc, #132]	; (8007b08 <TIM_TI1_SetConfig+0xc0>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d00b      	beq.n	8007a9e <TIM_TI1_SetConfig+0x56>
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	4a20      	ldr	r2, [pc, #128]	; (8007b0c <TIM_TI1_SetConfig+0xc4>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d007      	beq.n	8007a9e <TIM_TI1_SetConfig+0x56>
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	4a1f      	ldr	r2, [pc, #124]	; (8007b10 <TIM_TI1_SetConfig+0xc8>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d003      	beq.n	8007a9e <TIM_TI1_SetConfig+0x56>
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	4a1e      	ldr	r2, [pc, #120]	; (8007b14 <TIM_TI1_SetConfig+0xcc>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d101      	bne.n	8007aa2 <TIM_TI1_SetConfig+0x5a>
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e000      	b.n	8007aa4 <TIM_TI1_SetConfig+0x5c>
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d008      	beq.n	8007aba <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	f023 0303 	bic.w	r3, r3, #3
 8007aae:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007ab0:	697a      	ldr	r2, [r7, #20]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	617b      	str	r3, [r7, #20]
 8007ab8:	e003      	b.n	8007ac2 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	f043 0301 	orr.w	r3, r3, #1
 8007ac0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007ac8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	011b      	lsls	r3, r3, #4
 8007ace:	b2db      	uxtb	r3, r3
 8007ad0:	697a      	ldr	r2, [r7, #20]
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	f023 030a 	bic.w	r3, r3, #10
 8007adc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	f003 030a 	and.w	r3, r3, #10
 8007ae4:	693a      	ldr	r2, [r7, #16]
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	697a      	ldr	r2, [r7, #20]
 8007aee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	693a      	ldr	r2, [r7, #16]
 8007af4:	621a      	str	r2, [r3, #32]
}
 8007af6:	bf00      	nop
 8007af8:	371c      	adds	r7, #28
 8007afa:	46bd      	mov	sp, r7
 8007afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop
 8007b04:	40012c00 	.word	0x40012c00
 8007b08:	40000400 	.word	0x40000400
 8007b0c:	40000800 	.word	0x40000800
 8007b10:	40013400 	.word	0x40013400
 8007b14:	40014000 	.word	0x40014000

08007b18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b087      	sub	sp, #28
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	60f8      	str	r0, [r7, #12]
 8007b20:	60b9      	str	r1, [r7, #8]
 8007b22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	6a1b      	ldr	r3, [r3, #32]
 8007b28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	6a1b      	ldr	r3, [r3, #32]
 8007b2e:	f023 0201 	bic.w	r2, r3, #1
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	699b      	ldr	r3, [r3, #24]
 8007b3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007b42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	011b      	lsls	r3, r3, #4
 8007b48:	693a      	ldr	r2, [r7, #16]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	f023 030a 	bic.w	r3, r3, #10
 8007b54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b56:	697a      	ldr	r2, [r7, #20]
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	693a      	ldr	r2, [r7, #16]
 8007b62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	697a      	ldr	r2, [r7, #20]
 8007b68:	621a      	str	r2, [r3, #32]
}
 8007b6a:	bf00      	nop
 8007b6c:	371c      	adds	r7, #28
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b74:	4770      	bx	lr

08007b76 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b76:	b480      	push	{r7}
 8007b78:	b087      	sub	sp, #28
 8007b7a:	af00      	add	r7, sp, #0
 8007b7c:	60f8      	str	r0, [r7, #12]
 8007b7e:	60b9      	str	r1, [r7, #8]
 8007b80:	607a      	str	r2, [r7, #4]
 8007b82:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	6a1b      	ldr	r3, [r3, #32]
 8007b88:	f023 0210 	bic.w	r2, r3, #16
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	699b      	ldr	r3, [r3, #24]
 8007b94:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	6a1b      	ldr	r3, [r3, #32]
 8007b9a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ba2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	021b      	lsls	r3, r3, #8
 8007ba8:	697a      	ldr	r2, [r7, #20]
 8007baa:	4313      	orrs	r3, r2
 8007bac:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007bb4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	031b      	lsls	r3, r3, #12
 8007bba:	b29b      	uxth	r3, r3
 8007bbc:	697a      	ldr	r2, [r7, #20]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007bc8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	011b      	lsls	r3, r3, #4
 8007bce:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007bd2:	693a      	ldr	r2, [r7, #16]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	697a      	ldr	r2, [r7, #20]
 8007bdc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	693a      	ldr	r2, [r7, #16]
 8007be2:	621a      	str	r2, [r3, #32]
}
 8007be4:	bf00      	nop
 8007be6:	371c      	adds	r7, #28
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b087      	sub	sp, #28
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	60f8      	str	r0, [r7, #12]
 8007bf8:	60b9      	str	r1, [r7, #8]
 8007bfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6a1b      	ldr	r3, [r3, #32]
 8007c00:	f023 0210 	bic.w	r2, r3, #16
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	699b      	ldr	r3, [r3, #24]
 8007c0c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	6a1b      	ldr	r3, [r3, #32]
 8007c12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c1a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	031b      	lsls	r3, r3, #12
 8007c20:	697a      	ldr	r2, [r7, #20]
 8007c22:	4313      	orrs	r3, r2
 8007c24:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007c2c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	011b      	lsls	r3, r3, #4
 8007c32:	693a      	ldr	r2, [r7, #16]
 8007c34:	4313      	orrs	r3, r2
 8007c36:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	697a      	ldr	r2, [r7, #20]
 8007c3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	693a      	ldr	r2, [r7, #16]
 8007c42:	621a      	str	r2, [r3, #32]
}
 8007c44:	bf00      	nop
 8007c46:	371c      	adds	r7, #28
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr

08007c50 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b087      	sub	sp, #28
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	60f8      	str	r0, [r7, #12]
 8007c58:	60b9      	str	r1, [r7, #8]
 8007c5a:	607a      	str	r2, [r7, #4]
 8007c5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	6a1b      	ldr	r3, [r3, #32]
 8007c62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	69db      	ldr	r3, [r3, #28]
 8007c6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	6a1b      	ldr	r3, [r3, #32]
 8007c74:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	f023 0303 	bic.w	r3, r3, #3
 8007c7c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007c7e:	697a      	ldr	r2, [r7, #20]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	4313      	orrs	r3, r2
 8007c84:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c8c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	011b      	lsls	r3, r3, #4
 8007c92:	b2db      	uxtb	r3, r3
 8007c94:	697a      	ldr	r2, [r7, #20]
 8007c96:	4313      	orrs	r3, r2
 8007c98:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007ca0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	021b      	lsls	r3, r3, #8
 8007ca6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007caa:	693a      	ldr	r2, [r7, #16]
 8007cac:	4313      	orrs	r3, r2
 8007cae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	697a      	ldr	r2, [r7, #20]
 8007cb4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	693a      	ldr	r2, [r7, #16]
 8007cba:	621a      	str	r2, [r3, #32]
}
 8007cbc:	bf00      	nop
 8007cbe:	371c      	adds	r7, #28
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b087      	sub	sp, #28
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	60f8      	str	r0, [r7, #12]
 8007cd0:	60b9      	str	r1, [r7, #8]
 8007cd2:	607a      	str	r2, [r7, #4]
 8007cd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	6a1b      	ldr	r3, [r3, #32]
 8007cda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	69db      	ldr	r3, [r3, #28]
 8007ce6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	6a1b      	ldr	r3, [r3, #32]
 8007cec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cf4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	021b      	lsls	r3, r3, #8
 8007cfa:	697a      	ldr	r2, [r7, #20]
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d06:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	031b      	lsls	r3, r3, #12
 8007d0c:	b29b      	uxth	r3, r3
 8007d0e:	697a      	ldr	r2, [r7, #20]
 8007d10:	4313      	orrs	r3, r2
 8007d12:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007d1a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	031b      	lsls	r3, r3, #12
 8007d20:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007d24:	693a      	ldr	r2, [r7, #16]
 8007d26:	4313      	orrs	r3, r2
 8007d28:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	697a      	ldr	r2, [r7, #20]
 8007d2e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	693a      	ldr	r2, [r7, #16]
 8007d34:	621a      	str	r2, [r3, #32]
}
 8007d36:	bf00      	nop
 8007d38:	371c      	adds	r7, #28
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr

08007d42 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d42:	b480      	push	{r7}
 8007d44:	b087      	sub	sp, #28
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	60f8      	str	r0, [r7, #12]
 8007d4a:	60b9      	str	r1, [r7, #8]
 8007d4c:	607a      	str	r2, [r7, #4]
 8007d4e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d5c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	021a      	lsls	r2, r3, #8
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	431a      	orrs	r2, r3
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	697a      	ldr	r2, [r7, #20]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	697a      	ldr	r2, [r7, #20]
 8007d74:	609a      	str	r2, [r3, #8]
}
 8007d76:	bf00      	nop
 8007d78:	371c      	adds	r7, #28
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d80:	4770      	bx	lr

08007d82 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007d82:	b480      	push	{r7}
 8007d84:	b087      	sub	sp, #28
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	60f8      	str	r0, [r7, #12]
 8007d8a:	60b9      	str	r1, [r7, #8]
 8007d8c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	f003 031f 	and.w	r3, r3, #31
 8007d94:	2201      	movs	r2, #1
 8007d96:	fa02 f303 	lsl.w	r3, r2, r3
 8007d9a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6a1a      	ldr	r2, [r3, #32]
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	43db      	mvns	r3, r3
 8007da4:	401a      	ands	r2, r3
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	6a1a      	ldr	r2, [r3, #32]
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	f003 031f 	and.w	r3, r3, #31
 8007db4:	6879      	ldr	r1, [r7, #4]
 8007db6:	fa01 f303 	lsl.w	r3, r1, r3
 8007dba:	431a      	orrs	r2, r3
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	621a      	str	r2, [r3, #32]
}
 8007dc0:	bf00      	nop
 8007dc2:	371c      	adds	r7, #28
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr

08007dcc <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	2204      	movs	r2, #4
 8007ddc:	6839      	ldr	r1, [r7, #0]
 8007dde:	4618      	mov	r0, r3
 8007de0:	f000 f940 	bl	8008064 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007df2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	689a      	ldr	r2, [r3, #8]
 8007dfa:	4b0b      	ldr	r3, [pc, #44]	; (8007e28 <HAL_TIMEx_PWMN_Start+0x5c>)
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	2b06      	cmp	r3, #6
 8007e04:	d00b      	beq.n	8007e1e <HAL_TIMEx_PWMN_Start+0x52>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e0c:	d007      	beq.n	8007e1e <HAL_TIMEx_PWMN_Start+0x52>
  {
    __HAL_TIM_ENABLE(htim);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f042 0201 	orr.w	r2, r2, #1
 8007e1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e1e:	2300      	movs	r3, #0
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3710      	adds	r7, #16
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}
 8007e28:	00010007 	.word	0x00010007

08007e2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b085      	sub	sp, #20
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
 8007e34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d101      	bne.n	8007e44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e40:	2302      	movs	r3, #2
 8007e42:	e063      	b.n	8007f0c <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2201      	movs	r2, #1
 8007e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2202      	movs	r2, #2
 8007e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	689b      	ldr	r3, [r3, #8]
 8007e62:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a2b      	ldr	r2, [pc, #172]	; (8007f18 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d004      	beq.n	8007e78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a2a      	ldr	r2, [pc, #168]	; (8007f1c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d108      	bne.n	8007e8a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007e7e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	68fa      	ldr	r2, [r7, #12]
 8007e86:	4313      	orrs	r3, r2
 8007e88:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e90:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	68fa      	ldr	r2, [r7, #12]
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	68fa      	ldr	r2, [r7, #12]
 8007ea2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a1b      	ldr	r2, [pc, #108]	; (8007f18 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d018      	beq.n	8007ee0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007eb6:	d013      	beq.n	8007ee0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a18      	ldr	r2, [pc, #96]	; (8007f20 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d00e      	beq.n	8007ee0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a17      	ldr	r2, [pc, #92]	; (8007f24 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d009      	beq.n	8007ee0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a12      	ldr	r2, [pc, #72]	; (8007f1c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d004      	beq.n	8007ee0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a13      	ldr	r2, [pc, #76]	; (8007f28 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d10c      	bne.n	8007efa <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ee6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	689b      	ldr	r3, [r3, #8]
 8007eec:	68ba      	ldr	r2, [r7, #8]
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	68ba      	ldr	r2, [r7, #8]
 8007ef8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2201      	movs	r2, #1
 8007efe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2200      	movs	r2, #0
 8007f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f0a:	2300      	movs	r3, #0
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3714      	adds	r7, #20
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr
 8007f18:	40012c00 	.word	0x40012c00
 8007f1c:	40013400 	.word	0x40013400
 8007f20:	40000400 	.word	0x40000400
 8007f24:	40000800 	.word	0x40000800
 8007f28:	40014000 	.word	0x40014000

08007f2c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b085      	sub	sp, #20
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007f36:	2300      	movs	r3, #0
 8007f38:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d101      	bne.n	8007f48 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007f44:	2302      	movs	r3, #2
 8007f46:	e065      	b.n	8008014 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	68db      	ldr	r3, [r3, #12]
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4313      	orrs	r3, r2
 8007f86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	691b      	ldr	r3, [r3, #16]
 8007f92:	4313      	orrs	r3, r2
 8007f94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	695b      	ldr	r3, [r3, #20]
 8007fa0:	4313      	orrs	r3, r2
 8007fa2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	699b      	ldr	r3, [r3, #24]
 8007fbc:	041b      	lsls	r3, r3, #16
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a16      	ldr	r2, [pc, #88]	; (8008020 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d004      	beq.n	8007fd6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a14      	ldr	r2, [pc, #80]	; (8008024 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d115      	bne.n	8008002 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe0:	051b      	lsls	r3, r3, #20
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	69db      	ldr	r3, [r3, #28]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	6a1b      	ldr	r3, [r3, #32]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	68fa      	ldr	r2, [r7, #12]
 8008008:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2200      	movs	r2, #0
 800800e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008012:	2300      	movs	r3, #0
}
 8008014:	4618      	mov	r0, r3
 8008016:	3714      	adds	r7, #20
 8008018:	46bd      	mov	sp, r7
 800801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801e:	4770      	bx	lr
 8008020:	40012c00 	.word	0x40012c00
 8008024:	40013400 	.word	0x40013400

08008028 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008028:	b480      	push	{r7}
 800802a:	b083      	sub	sp, #12
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008030:	bf00      	nop
 8008032:	370c      	adds	r7, #12
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr

0800803c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800803c:	b480      	push	{r7}
 800803e:	b083      	sub	sp, #12
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008044:	bf00      	nop
 8008046:	370c      	adds	r7, #12
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr

08008050 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008050:	b480      	push	{r7}
 8008052:	b083      	sub	sp, #12
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008058:	bf00      	nop
 800805a:	370c      	adds	r7, #12
 800805c:	46bd      	mov	sp, r7
 800805e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008062:	4770      	bx	lr

08008064 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008064:	b480      	push	{r7}
 8008066:	b087      	sub	sp, #28
 8008068:	af00      	add	r7, sp, #0
 800806a:	60f8      	str	r0, [r7, #12]
 800806c:	60b9      	str	r1, [r7, #8]
 800806e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	f003 031f 	and.w	r3, r3, #31
 8008076:	2204      	movs	r2, #4
 8008078:	fa02 f303 	lsl.w	r3, r2, r3
 800807c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	6a1a      	ldr	r2, [r3, #32]
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	43db      	mvns	r3, r3
 8008086:	401a      	ands	r2, r3
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	6a1a      	ldr	r2, [r3, #32]
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	f003 031f 	and.w	r3, r3, #31
 8008096:	6879      	ldr	r1, [r7, #4]
 8008098:	fa01 f303 	lsl.w	r3, r1, r3
 800809c:	431a      	orrs	r2, r3
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	621a      	str	r2, [r3, #32]
}
 80080a2:	bf00      	nop
 80080a4:	371c      	adds	r7, #28
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr

080080ae <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080ae:	b580      	push	{r7, lr}
 80080b0:	b082      	sub	sp, #8
 80080b2:	af00      	add	r7, sp, #0
 80080b4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d101      	bne.n	80080c0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080bc:	2301      	movs	r3, #1
 80080be:	e040      	b.n	8008142 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d106      	bne.n	80080d6 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2200      	movs	r2, #0
 80080cc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f7f9 fe59 	bl	8001d88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2224      	movs	r2, #36	; 0x24
 80080da:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	681a      	ldr	r2, [r3, #0]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f022 0201 	bic.w	r2, r2, #1
 80080ea:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f000 f82d 	bl	800814c <UART_SetConfig>
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d101      	bne.n	80080fc <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80080f8:	2301      	movs	r3, #1
 80080fa:	e022      	b.n	8008142 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008100:	2b00      	cmp	r3, #0
 8008102:	d002      	beq.n	800810a <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f000 fa3b 	bl	8008580 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	685a      	ldr	r2, [r3, #4]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008118:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	689a      	ldr	r2, [r3, #8]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008128:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	681a      	ldr	r2, [r3, #0]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f042 0201 	orr.w	r2, r2, #1
 8008138:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f000 fac2 	bl	80086c4 <UART_CheckIdleState>
 8008140:	4603      	mov	r3, r0
}
 8008142:	4618      	mov	r0, r3
 8008144:	3708      	adds	r7, #8
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}
	...

0800814c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b088      	sub	sp, #32
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008154:	2300      	movs	r3, #0
 8008156:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008158:	2300      	movs	r3, #0
 800815a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	689a      	ldr	r2, [r3, #8]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	691b      	ldr	r3, [r3, #16]
 8008164:	431a      	orrs	r2, r3
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	695b      	ldr	r3, [r3, #20]
 800816a:	431a      	orrs	r2, r3
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	69db      	ldr	r3, [r3, #28]
 8008170:	4313      	orrs	r3, r2
 8008172:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800817e:	f023 030c 	bic.w	r3, r3, #12
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	6812      	ldr	r2, [r2, #0]
 8008186:	6939      	ldr	r1, [r7, #16]
 8008188:	430b      	orrs	r3, r1
 800818a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	68da      	ldr	r2, [r3, #12]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	430a      	orrs	r2, r1
 80081a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	699b      	ldr	r3, [r3, #24]
 80081a6:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6a1b      	ldr	r3, [r3, #32]
 80081ac:	693a      	ldr	r2, [r7, #16]
 80081ae:	4313      	orrs	r3, r2
 80081b0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	689b      	ldr	r3, [r3, #8]
 80081b8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	693a      	ldr	r2, [r7, #16]
 80081c2:	430a      	orrs	r2, r1
 80081c4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4aa9      	ldr	r2, [pc, #676]	; (8008470 <UART_SetConfig+0x324>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d121      	bne.n	8008214 <UART_SetConfig+0xc8>
 80081d0:	4ba8      	ldr	r3, [pc, #672]	; (8008474 <UART_SetConfig+0x328>)
 80081d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081d4:	f003 0303 	and.w	r3, r3, #3
 80081d8:	2b03      	cmp	r3, #3
 80081da:	d817      	bhi.n	800820c <UART_SetConfig+0xc0>
 80081dc:	a201      	add	r2, pc, #4	; (adr r2, 80081e4 <UART_SetConfig+0x98>)
 80081de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081e2:	bf00      	nop
 80081e4:	080081f5 	.word	0x080081f5
 80081e8:	08008201 	.word	0x08008201
 80081ec:	08008207 	.word	0x08008207
 80081f0:	080081fb 	.word	0x080081fb
 80081f4:	2301      	movs	r3, #1
 80081f6:	77fb      	strb	r3, [r7, #31]
 80081f8:	e0b2      	b.n	8008360 <UART_SetConfig+0x214>
 80081fa:	2302      	movs	r3, #2
 80081fc:	77fb      	strb	r3, [r7, #31]
 80081fe:	e0af      	b.n	8008360 <UART_SetConfig+0x214>
 8008200:	2304      	movs	r3, #4
 8008202:	77fb      	strb	r3, [r7, #31]
 8008204:	e0ac      	b.n	8008360 <UART_SetConfig+0x214>
 8008206:	2308      	movs	r3, #8
 8008208:	77fb      	strb	r3, [r7, #31]
 800820a:	e0a9      	b.n	8008360 <UART_SetConfig+0x214>
 800820c:	2310      	movs	r3, #16
 800820e:	77fb      	strb	r3, [r7, #31]
 8008210:	bf00      	nop
 8008212:	e0a5      	b.n	8008360 <UART_SetConfig+0x214>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a97      	ldr	r2, [pc, #604]	; (8008478 <UART_SetConfig+0x32c>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d123      	bne.n	8008266 <UART_SetConfig+0x11a>
 800821e:	4b95      	ldr	r3, [pc, #596]	; (8008474 <UART_SetConfig+0x328>)
 8008220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008222:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008226:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800822a:	d012      	beq.n	8008252 <UART_SetConfig+0x106>
 800822c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008230:	d802      	bhi.n	8008238 <UART_SetConfig+0xec>
 8008232:	2b00      	cmp	r3, #0
 8008234:	d007      	beq.n	8008246 <UART_SetConfig+0xfa>
 8008236:	e012      	b.n	800825e <UART_SetConfig+0x112>
 8008238:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800823c:	d00c      	beq.n	8008258 <UART_SetConfig+0x10c>
 800823e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008242:	d003      	beq.n	800824c <UART_SetConfig+0x100>
 8008244:	e00b      	b.n	800825e <UART_SetConfig+0x112>
 8008246:	2300      	movs	r3, #0
 8008248:	77fb      	strb	r3, [r7, #31]
 800824a:	e089      	b.n	8008360 <UART_SetConfig+0x214>
 800824c:	2302      	movs	r3, #2
 800824e:	77fb      	strb	r3, [r7, #31]
 8008250:	e086      	b.n	8008360 <UART_SetConfig+0x214>
 8008252:	2304      	movs	r3, #4
 8008254:	77fb      	strb	r3, [r7, #31]
 8008256:	e083      	b.n	8008360 <UART_SetConfig+0x214>
 8008258:	2308      	movs	r3, #8
 800825a:	77fb      	strb	r3, [r7, #31]
 800825c:	e080      	b.n	8008360 <UART_SetConfig+0x214>
 800825e:	2310      	movs	r3, #16
 8008260:	77fb      	strb	r3, [r7, #31]
 8008262:	bf00      	nop
 8008264:	e07c      	b.n	8008360 <UART_SetConfig+0x214>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4a84      	ldr	r2, [pc, #528]	; (800847c <UART_SetConfig+0x330>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d123      	bne.n	80082b8 <UART_SetConfig+0x16c>
 8008270:	4b80      	ldr	r3, [pc, #512]	; (8008474 <UART_SetConfig+0x328>)
 8008272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008274:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008278:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800827c:	d012      	beq.n	80082a4 <UART_SetConfig+0x158>
 800827e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008282:	d802      	bhi.n	800828a <UART_SetConfig+0x13e>
 8008284:	2b00      	cmp	r3, #0
 8008286:	d007      	beq.n	8008298 <UART_SetConfig+0x14c>
 8008288:	e012      	b.n	80082b0 <UART_SetConfig+0x164>
 800828a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800828e:	d00c      	beq.n	80082aa <UART_SetConfig+0x15e>
 8008290:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008294:	d003      	beq.n	800829e <UART_SetConfig+0x152>
 8008296:	e00b      	b.n	80082b0 <UART_SetConfig+0x164>
 8008298:	2300      	movs	r3, #0
 800829a:	77fb      	strb	r3, [r7, #31]
 800829c:	e060      	b.n	8008360 <UART_SetConfig+0x214>
 800829e:	2302      	movs	r3, #2
 80082a0:	77fb      	strb	r3, [r7, #31]
 80082a2:	e05d      	b.n	8008360 <UART_SetConfig+0x214>
 80082a4:	2304      	movs	r3, #4
 80082a6:	77fb      	strb	r3, [r7, #31]
 80082a8:	e05a      	b.n	8008360 <UART_SetConfig+0x214>
 80082aa:	2308      	movs	r3, #8
 80082ac:	77fb      	strb	r3, [r7, #31]
 80082ae:	e057      	b.n	8008360 <UART_SetConfig+0x214>
 80082b0:	2310      	movs	r3, #16
 80082b2:	77fb      	strb	r3, [r7, #31]
 80082b4:	bf00      	nop
 80082b6:	e053      	b.n	8008360 <UART_SetConfig+0x214>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a70      	ldr	r2, [pc, #448]	; (8008480 <UART_SetConfig+0x334>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d123      	bne.n	800830a <UART_SetConfig+0x1be>
 80082c2:	4b6c      	ldr	r3, [pc, #432]	; (8008474 <UART_SetConfig+0x328>)
 80082c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082c6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80082ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80082ce:	d012      	beq.n	80082f6 <UART_SetConfig+0x1aa>
 80082d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80082d4:	d802      	bhi.n	80082dc <UART_SetConfig+0x190>
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d007      	beq.n	80082ea <UART_SetConfig+0x19e>
 80082da:	e012      	b.n	8008302 <UART_SetConfig+0x1b6>
 80082dc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80082e0:	d00c      	beq.n	80082fc <UART_SetConfig+0x1b0>
 80082e2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80082e6:	d003      	beq.n	80082f0 <UART_SetConfig+0x1a4>
 80082e8:	e00b      	b.n	8008302 <UART_SetConfig+0x1b6>
 80082ea:	2300      	movs	r3, #0
 80082ec:	77fb      	strb	r3, [r7, #31]
 80082ee:	e037      	b.n	8008360 <UART_SetConfig+0x214>
 80082f0:	2302      	movs	r3, #2
 80082f2:	77fb      	strb	r3, [r7, #31]
 80082f4:	e034      	b.n	8008360 <UART_SetConfig+0x214>
 80082f6:	2304      	movs	r3, #4
 80082f8:	77fb      	strb	r3, [r7, #31]
 80082fa:	e031      	b.n	8008360 <UART_SetConfig+0x214>
 80082fc:	2308      	movs	r3, #8
 80082fe:	77fb      	strb	r3, [r7, #31]
 8008300:	e02e      	b.n	8008360 <UART_SetConfig+0x214>
 8008302:	2310      	movs	r3, #16
 8008304:	77fb      	strb	r3, [r7, #31]
 8008306:	bf00      	nop
 8008308:	e02a      	b.n	8008360 <UART_SetConfig+0x214>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a5d      	ldr	r2, [pc, #372]	; (8008484 <UART_SetConfig+0x338>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d123      	bne.n	800835c <UART_SetConfig+0x210>
 8008314:	4b57      	ldr	r3, [pc, #348]	; (8008474 <UART_SetConfig+0x328>)
 8008316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008318:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800831c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008320:	d012      	beq.n	8008348 <UART_SetConfig+0x1fc>
 8008322:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008326:	d802      	bhi.n	800832e <UART_SetConfig+0x1e2>
 8008328:	2b00      	cmp	r3, #0
 800832a:	d007      	beq.n	800833c <UART_SetConfig+0x1f0>
 800832c:	e012      	b.n	8008354 <UART_SetConfig+0x208>
 800832e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008332:	d00c      	beq.n	800834e <UART_SetConfig+0x202>
 8008334:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008338:	d003      	beq.n	8008342 <UART_SetConfig+0x1f6>
 800833a:	e00b      	b.n	8008354 <UART_SetConfig+0x208>
 800833c:	2300      	movs	r3, #0
 800833e:	77fb      	strb	r3, [r7, #31]
 8008340:	e00e      	b.n	8008360 <UART_SetConfig+0x214>
 8008342:	2302      	movs	r3, #2
 8008344:	77fb      	strb	r3, [r7, #31]
 8008346:	e00b      	b.n	8008360 <UART_SetConfig+0x214>
 8008348:	2304      	movs	r3, #4
 800834a:	77fb      	strb	r3, [r7, #31]
 800834c:	e008      	b.n	8008360 <UART_SetConfig+0x214>
 800834e:	2308      	movs	r3, #8
 8008350:	77fb      	strb	r3, [r7, #31]
 8008352:	e005      	b.n	8008360 <UART_SetConfig+0x214>
 8008354:	2310      	movs	r3, #16
 8008356:	77fb      	strb	r3, [r7, #31]
 8008358:	bf00      	nop
 800835a:	e001      	b.n	8008360 <UART_SetConfig+0x214>
 800835c:	2310      	movs	r3, #16
 800835e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	69db      	ldr	r3, [r3, #28]
 8008364:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008368:	f040 808e 	bne.w	8008488 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 800836c:	7ffb      	ldrb	r3, [r7, #31]
 800836e:	2b08      	cmp	r3, #8
 8008370:	d85e      	bhi.n	8008430 <UART_SetConfig+0x2e4>
 8008372:	a201      	add	r2, pc, #4	; (adr r2, 8008378 <UART_SetConfig+0x22c>)
 8008374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008378:	0800839d 	.word	0x0800839d
 800837c:	080083bd 	.word	0x080083bd
 8008380:	080083dd 	.word	0x080083dd
 8008384:	08008431 	.word	0x08008431
 8008388:	080083f9 	.word	0x080083f9
 800838c:	08008431 	.word	0x08008431
 8008390:	08008431 	.word	0x08008431
 8008394:	08008431 	.word	0x08008431
 8008398:	08008419 	.word	0x08008419
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800839c:	f7fe f8d8 	bl	8006550 <HAL_RCC_GetPCLK1Freq>
 80083a0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	005a      	lsls	r2, r3, #1
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	085b      	lsrs	r3, r3, #1
 80083ac:	441a      	add	r2, r3
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	685b      	ldr	r3, [r3, #4]
 80083b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	61bb      	str	r3, [r7, #24]
        break;
 80083ba:	e03c      	b.n	8008436 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80083bc:	f7fe f8ea 	bl	8006594 <HAL_RCC_GetPCLK2Freq>
 80083c0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	005a      	lsls	r2, r3, #1
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	085b      	lsrs	r3, r3, #1
 80083cc:	441a      	add	r2, r3
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80083d6:	b29b      	uxth	r3, r3
 80083d8:	61bb      	str	r3, [r7, #24]
        break;
 80083da:	e02c      	b.n	8008436 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	085b      	lsrs	r3, r3, #1
 80083e2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80083e6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	6852      	ldr	r2, [r2, #4]
 80083ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	61bb      	str	r3, [r7, #24]
        break;
 80083f6:	e01e      	b.n	8008436 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80083f8:	f7fe f834 	bl	8006464 <HAL_RCC_GetSysClockFreq>
 80083fc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	005a      	lsls	r2, r3, #1
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	685b      	ldr	r3, [r3, #4]
 8008406:	085b      	lsrs	r3, r3, #1
 8008408:	441a      	add	r2, r3
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	685b      	ldr	r3, [r3, #4]
 800840e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008412:	b29b      	uxth	r3, r3
 8008414:	61bb      	str	r3, [r7, #24]
        break;
 8008416:	e00e      	b.n	8008436 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	085b      	lsrs	r3, r3, #1
 800841e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	fbb2 f3f3 	udiv	r3, r2, r3
 800842a:	b29b      	uxth	r3, r3
 800842c:	61bb      	str	r3, [r7, #24]
        break;
 800842e:	e002      	b.n	8008436 <UART_SetConfig+0x2ea>
      default:
        ret = HAL_ERROR;
 8008430:	2301      	movs	r3, #1
 8008432:	75fb      	strb	r3, [r7, #23]
        break;
 8008434:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008436:	69bb      	ldr	r3, [r7, #24]
 8008438:	2b0f      	cmp	r3, #15
 800843a:	d916      	bls.n	800846a <UART_SetConfig+0x31e>
 800843c:	69bb      	ldr	r3, [r7, #24]
 800843e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008442:	d212      	bcs.n	800846a <UART_SetConfig+0x31e>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	b29b      	uxth	r3, r3
 8008448:	f023 030f 	bic.w	r3, r3, #15
 800844c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800844e:	69bb      	ldr	r3, [r7, #24]
 8008450:	085b      	lsrs	r3, r3, #1
 8008452:	b29b      	uxth	r3, r3
 8008454:	f003 0307 	and.w	r3, r3, #7
 8008458:	b29a      	uxth	r2, r3
 800845a:	897b      	ldrh	r3, [r7, #10]
 800845c:	4313      	orrs	r3, r2
 800845e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	897a      	ldrh	r2, [r7, #10]
 8008466:	60da      	str	r2, [r3, #12]
 8008468:	e07e      	b.n	8008568 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 800846a:	2301      	movs	r3, #1
 800846c:	75fb      	strb	r3, [r7, #23]
 800846e:	e07b      	b.n	8008568 <UART_SetConfig+0x41c>
 8008470:	40013800 	.word	0x40013800
 8008474:	40021000 	.word	0x40021000
 8008478:	40004400 	.word	0x40004400
 800847c:	40004800 	.word	0x40004800
 8008480:	40004c00 	.word	0x40004c00
 8008484:	40005000 	.word	0x40005000
    }
  }
  else
  {
    switch (clocksource)
 8008488:	7ffb      	ldrb	r3, [r7, #31]
 800848a:	2b08      	cmp	r3, #8
 800848c:	d85b      	bhi.n	8008546 <UART_SetConfig+0x3fa>
 800848e:	a201      	add	r2, pc, #4	; (adr r2, 8008494 <UART_SetConfig+0x348>)
 8008490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008494:	080084b9 	.word	0x080084b9
 8008498:	080084d7 	.word	0x080084d7
 800849c:	080084f5 	.word	0x080084f5
 80084a0:	08008547 	.word	0x08008547
 80084a4:	08008511 	.word	0x08008511
 80084a8:	08008547 	.word	0x08008547
 80084ac:	08008547 	.word	0x08008547
 80084b0:	08008547 	.word	0x08008547
 80084b4:	0800852f 	.word	0x0800852f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084b8:	f7fe f84a 	bl	8006550 <HAL_RCC_GetPCLK1Freq>
 80084bc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	685b      	ldr	r3, [r3, #4]
 80084c2:	085a      	lsrs	r2, r3, #1
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	441a      	add	r2, r3
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	61bb      	str	r3, [r7, #24]
        break;
 80084d4:	e03a      	b.n	800854c <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80084d6:	f7fe f85d 	bl	8006594 <HAL_RCC_GetPCLK2Freq>
 80084da:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	085a      	lsrs	r2, r3, #1
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	441a      	add	r2, r3
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	685b      	ldr	r3, [r3, #4]
 80084ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	61bb      	str	r3, [r7, #24]
        break;
 80084f2:	e02b      	b.n	800854c <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	085b      	lsrs	r3, r3, #1
 80084fa:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80084fe:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8008502:	687a      	ldr	r2, [r7, #4]
 8008504:	6852      	ldr	r2, [r2, #4]
 8008506:	fbb3 f3f2 	udiv	r3, r3, r2
 800850a:	b29b      	uxth	r3, r3
 800850c:	61bb      	str	r3, [r7, #24]
        break;
 800850e:	e01d      	b.n	800854c <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008510:	f7fd ffa8 	bl	8006464 <HAL_RCC_GetSysClockFreq>
 8008514:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	085a      	lsrs	r2, r3, #1
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	441a      	add	r2, r3
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	fbb2 f3f3 	udiv	r3, r2, r3
 8008528:	b29b      	uxth	r3, r3
 800852a:	61bb      	str	r3, [r7, #24]
        break;
 800852c:	e00e      	b.n	800854c <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	085b      	lsrs	r3, r3, #1
 8008534:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008540:	b29b      	uxth	r3, r3
 8008542:	61bb      	str	r3, [r7, #24]
        break;
 8008544:	e002      	b.n	800854c <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8008546:	2301      	movs	r3, #1
 8008548:	75fb      	strb	r3, [r7, #23]
        break;
 800854a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800854c:	69bb      	ldr	r3, [r7, #24]
 800854e:	2b0f      	cmp	r3, #15
 8008550:	d908      	bls.n	8008564 <UART_SetConfig+0x418>
 8008552:	69bb      	ldr	r3, [r7, #24]
 8008554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008558:	d204      	bcs.n	8008564 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	69ba      	ldr	r2, [r7, #24]
 8008560:	60da      	str	r2, [r3, #12]
 8008562:	e001      	b.n	8008568 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8008564:	2301      	movs	r3, #1
 8008566:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2200      	movs	r2, #0
 800856c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008574:	7dfb      	ldrb	r3, [r7, #23]
}
 8008576:	4618      	mov	r0, r3
 8008578:	3720      	adds	r7, #32
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}
 800857e:	bf00      	nop

08008580 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008580:	b480      	push	{r7}
 8008582:	b083      	sub	sp, #12
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800858c:	f003 0301 	and.w	r3, r3, #1
 8008590:	2b00      	cmp	r3, #0
 8008592:	d00a      	beq.n	80085aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	430a      	orrs	r2, r1
 80085a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ae:	f003 0302 	and.w	r3, r3, #2
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d00a      	beq.n	80085cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	430a      	orrs	r2, r1
 80085ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085d0:	f003 0304 	and.w	r3, r3, #4
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d00a      	beq.n	80085ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	430a      	orrs	r2, r1
 80085ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085f2:	f003 0308 	and.w	r3, r3, #8
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d00a      	beq.n	8008610 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	685b      	ldr	r3, [r3, #4]
 8008600:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	430a      	orrs	r2, r1
 800860e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008614:	f003 0310 	and.w	r3, r3, #16
 8008618:	2b00      	cmp	r3, #0
 800861a:	d00a      	beq.n	8008632 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	689b      	ldr	r3, [r3, #8]
 8008622:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	430a      	orrs	r2, r1
 8008630:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008636:	f003 0320 	and.w	r3, r3, #32
 800863a:	2b00      	cmp	r3, #0
 800863c:	d00a      	beq.n	8008654 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	689b      	ldr	r3, [r3, #8]
 8008644:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	430a      	orrs	r2, r1
 8008652:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008658:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800865c:	2b00      	cmp	r3, #0
 800865e:	d01a      	beq.n	8008696 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	430a      	orrs	r2, r1
 8008674:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800867a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800867e:	d10a      	bne.n	8008696 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	430a      	orrs	r2, r1
 8008694:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800869a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d00a      	beq.n	80086b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	430a      	orrs	r2, r1
 80086b6:	605a      	str	r2, [r3, #4]
  }
}
 80086b8:	bf00      	nop
 80086ba:	370c      	adds	r7, #12
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr

080086c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b086      	sub	sp, #24
 80086c8:	af02      	add	r7, sp, #8
 80086ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2200      	movs	r2, #0
 80086d0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80086d2:	f7f9 fd7b 	bl	80021cc <HAL_GetTick>
 80086d6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f003 0308 	and.w	r3, r3, #8
 80086e2:	2b08      	cmp	r3, #8
 80086e4:	d10e      	bne.n	8008704 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80086e6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80086ea:	9300      	str	r3, [sp, #0]
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2200      	movs	r2, #0
 80086f0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f000 f82a 	bl	800874e <UART_WaitOnFlagUntilTimeout>
 80086fa:	4603      	mov	r3, r0
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d001      	beq.n	8008704 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008700:	2303      	movs	r3, #3
 8008702:	e020      	b.n	8008746 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f003 0304 	and.w	r3, r3, #4
 800870e:	2b04      	cmp	r3, #4
 8008710:	d10e      	bne.n	8008730 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008712:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008716:	9300      	str	r3, [sp, #0]
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2200      	movs	r2, #0
 800871c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f000 f814 	bl	800874e <UART_WaitOnFlagUntilTimeout>
 8008726:	4603      	mov	r3, r0
 8008728:	2b00      	cmp	r3, #0
 800872a:	d001      	beq.n	8008730 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800872c:	2303      	movs	r3, #3
 800872e:	e00a      	b.n	8008746 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2220      	movs	r2, #32
 8008734:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2220      	movs	r2, #32
 800873a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2200      	movs	r2, #0
 8008740:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008744:	2300      	movs	r3, #0
}
 8008746:	4618      	mov	r0, r3
 8008748:	3710      	adds	r7, #16
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}

0800874e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800874e:	b580      	push	{r7, lr}
 8008750:	b084      	sub	sp, #16
 8008752:	af00      	add	r7, sp, #0
 8008754:	60f8      	str	r0, [r7, #12]
 8008756:	60b9      	str	r1, [r7, #8]
 8008758:	603b      	str	r3, [r7, #0]
 800875a:	4613      	mov	r3, r2
 800875c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800875e:	e05d      	b.n	800881c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008760:	69bb      	ldr	r3, [r7, #24]
 8008762:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008766:	d059      	beq.n	800881c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008768:	f7f9 fd30 	bl	80021cc <HAL_GetTick>
 800876c:	4602      	mov	r2, r0
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	1ad3      	subs	r3, r2, r3
 8008772:	69ba      	ldr	r2, [r7, #24]
 8008774:	429a      	cmp	r2, r3
 8008776:	d302      	bcc.n	800877e <UART_WaitOnFlagUntilTimeout+0x30>
 8008778:	69bb      	ldr	r3, [r7, #24]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d11b      	bne.n	80087b6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800878c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	689a      	ldr	r2, [r3, #8]
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f022 0201 	bic.w	r2, r2, #1
 800879c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2220      	movs	r2, #32
 80087a2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2220      	movs	r2, #32
 80087a8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	2200      	movs	r2, #0
 80087ae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80087b2:	2303      	movs	r3, #3
 80087b4:	e042      	b.n	800883c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f003 0304 	and.w	r3, r3, #4
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d02b      	beq.n	800881c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	69db      	ldr	r3, [r3, #28]
 80087ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80087ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80087d2:	d123      	bne.n	800881c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80087dc:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	681a      	ldr	r2, [r3, #0]
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80087ec:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	689a      	ldr	r2, [r3, #8]
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f022 0201 	bic.w	r2, r2, #1
 80087fc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2220      	movs	r2, #32
 8008802:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	2220      	movs	r2, #32
 8008808:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2220      	movs	r2, #32
 800880e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2200      	movs	r2, #0
 8008814:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8008818:	2303      	movs	r3, #3
 800881a:	e00f      	b.n	800883c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	69da      	ldr	r2, [r3, #28]
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	4013      	ands	r3, r2
 8008826:	68ba      	ldr	r2, [r7, #8]
 8008828:	429a      	cmp	r2, r3
 800882a:	bf0c      	ite	eq
 800882c:	2301      	moveq	r3, #1
 800882e:	2300      	movne	r3, #0
 8008830:	b2db      	uxtb	r3, r3
 8008832:	461a      	mov	r2, r3
 8008834:	79fb      	ldrb	r3, [r7, #7]
 8008836:	429a      	cmp	r2, r3
 8008838:	d092      	beq.n	8008760 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800883a:	2300      	movs	r3, #0
}
 800883c:	4618      	mov	r0, r3
 800883e:	3710      	adds	r7, #16
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}

08008844 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008844:	b490      	push	{r4, r7}
 8008846:	b086      	sub	sp, #24
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800884e:	2300      	movs	r3, #0
 8008850:	75fb      	strb	r3, [r7, #23]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	781b      	ldrb	r3, [r3, #0]
 8008858:	009b      	lsls	r3, r3, #2
 800885a:	4413      	add	r3, r2
 800885c:	881b      	ldrh	r3, [r3, #0]
 800885e:	b29b      	uxth	r3, r3
 8008860:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8008864:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008868:	82bb      	strh	r3, [r7, #20]

  /* initialize Endpoint */
  switch (ep->type)
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	78db      	ldrb	r3, [r3, #3]
 800886e:	2b03      	cmp	r3, #3
 8008870:	d819      	bhi.n	80088a6 <USB_ActivateEndpoint+0x62>
 8008872:	a201      	add	r2, pc, #4	; (adr r2, 8008878 <USB_ActivateEndpoint+0x34>)
 8008874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008878:	08008889 	.word	0x08008889
 800887c:	0800889d 	.word	0x0800889d
 8008880:	080088ad 	.word	0x080088ad
 8008884:	08008893 	.word	0x08008893
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008888:	8abb      	ldrh	r3, [r7, #20]
 800888a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800888e:	82bb      	strh	r3, [r7, #20]
      break;
 8008890:	e00d      	b.n	80088ae <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8008892:	8abb      	ldrh	r3, [r7, #20]
 8008894:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8008898:	82bb      	strh	r3, [r7, #20]
      break;
 800889a:	e008      	b.n	80088ae <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800889c:	8abb      	ldrh	r3, [r7, #20]
 800889e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80088a2:	82bb      	strh	r3, [r7, #20]
      break;
 80088a4:	e003      	b.n	80088ae <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	75fb      	strb	r3, [r7, #23]
      break;
 80088aa:	e000      	b.n	80088ae <USB_ActivateEndpoint+0x6a>
      break;
 80088ac:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 80088ae:	687a      	ldr	r2, [r7, #4]
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	781b      	ldrb	r3, [r3, #0]
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	441a      	add	r2, r3
 80088b8:	8abb      	ldrh	r3, [r7, #20]
 80088ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80088be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80088c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80088c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088ca:	b29b      	uxth	r3, r3
 80088cc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	781b      	ldrb	r3, [r3, #0]
 80088d4:	009b      	lsls	r3, r3, #2
 80088d6:	4413      	add	r3, r2
 80088d8:	881b      	ldrh	r3, [r3, #0]
 80088da:	b29b      	uxth	r3, r3
 80088dc:	b21b      	sxth	r3, r3
 80088de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088e6:	b21a      	sxth	r2, r3
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	b21b      	sxth	r3, r3
 80088ee:	4313      	orrs	r3, r2
 80088f0:	b21b      	sxth	r3, r3
 80088f2:	b29c      	uxth	r4, r3
 80088f4:	687a      	ldr	r2, [r7, #4]
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	781b      	ldrb	r3, [r3, #0]
 80088fa:	009b      	lsls	r3, r3, #2
 80088fc:	441a      	add	r2, r3
 80088fe:	4b8c      	ldr	r3, [pc, #560]	; (8008b30 <USB_ActivateEndpoint+0x2ec>)
 8008900:	4323      	orrs	r3, r4
 8008902:	b29b      	uxth	r3, r3
 8008904:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	7b1b      	ldrb	r3, [r3, #12]
 800890a:	2b00      	cmp	r3, #0
 800890c:	f040 8116 	bne.w	8008b3c <USB_ActivateEndpoint+0x2f8>
  {
    if (ep->is_in != 0U)
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	785b      	ldrb	r3, [r3, #1]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d067      	beq.n	80089e8 <USB_ActivateEndpoint+0x1a4>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008918:	687c      	ldr	r4, [r7, #4]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008920:	b29b      	uxth	r3, r3
 8008922:	441c      	add	r4, r3
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	781b      	ldrb	r3, [r3, #0]
 8008928:	011b      	lsls	r3, r3, #4
 800892a:	4423      	add	r3, r4
 800892c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008930:	461c      	mov	r4, r3
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	88db      	ldrh	r3, [r3, #6]
 8008936:	085b      	lsrs	r3, r3, #1
 8008938:	b29b      	uxth	r3, r3
 800893a:	005b      	lsls	r3, r3, #1
 800893c:	b29b      	uxth	r3, r3
 800893e:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008940:	687a      	ldr	r2, [r7, #4]
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	009b      	lsls	r3, r3, #2
 8008948:	4413      	add	r3, r2
 800894a:	881b      	ldrh	r3, [r3, #0]
 800894c:	b29c      	uxth	r4, r3
 800894e:	4623      	mov	r3, r4
 8008950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008954:	2b00      	cmp	r3, #0
 8008956:	d014      	beq.n	8008982 <USB_ActivateEndpoint+0x13e>
 8008958:	687a      	ldr	r2, [r7, #4]
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	781b      	ldrb	r3, [r3, #0]
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	4413      	add	r3, r2
 8008962:	881b      	ldrh	r3, [r3, #0]
 8008964:	b29b      	uxth	r3, r3
 8008966:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800896a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800896e:	b29c      	uxth	r4, r3
 8008970:	687a      	ldr	r2, [r7, #4]
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	781b      	ldrb	r3, [r3, #0]
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	441a      	add	r2, r3
 800897a:	4b6e      	ldr	r3, [pc, #440]	; (8008b34 <USB_ActivateEndpoint+0x2f0>)
 800897c:	4323      	orrs	r3, r4
 800897e:	b29b      	uxth	r3, r3
 8008980:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	78db      	ldrb	r3, [r3, #3]
 8008986:	2b01      	cmp	r3, #1
 8008988:	d018      	beq.n	80089bc <USB_ActivateEndpoint+0x178>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800898a:	687a      	ldr	r2, [r7, #4]
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	781b      	ldrb	r3, [r3, #0]
 8008990:	009b      	lsls	r3, r3, #2
 8008992:	4413      	add	r3, r2
 8008994:	881b      	ldrh	r3, [r3, #0]
 8008996:	b29b      	uxth	r3, r3
 8008998:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800899c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089a0:	b29c      	uxth	r4, r3
 80089a2:	f084 0320 	eor.w	r3, r4, #32
 80089a6:	b29c      	uxth	r4, r3
 80089a8:	687a      	ldr	r2, [r7, #4]
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	781b      	ldrb	r3, [r3, #0]
 80089ae:	009b      	lsls	r3, r3, #2
 80089b0:	441a      	add	r2, r3
 80089b2:	4b5f      	ldr	r3, [pc, #380]	; (8008b30 <USB_ActivateEndpoint+0x2ec>)
 80089b4:	4323      	orrs	r3, r4
 80089b6:	b29b      	uxth	r3, r3
 80089b8:	8013      	strh	r3, [r2, #0]
 80089ba:	e22f      	b.n	8008e1c <USB_ActivateEndpoint+0x5d8>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80089bc:	687a      	ldr	r2, [r7, #4]
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	009b      	lsls	r3, r3, #2
 80089c4:	4413      	add	r3, r2
 80089c6:	881b      	ldrh	r3, [r3, #0]
 80089c8:	b29b      	uxth	r3, r3
 80089ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80089ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089d2:	b29c      	uxth	r4, r3
 80089d4:	687a      	ldr	r2, [r7, #4]
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	781b      	ldrb	r3, [r3, #0]
 80089da:	009b      	lsls	r3, r3, #2
 80089dc:	441a      	add	r2, r3
 80089de:	4b54      	ldr	r3, [pc, #336]	; (8008b30 <USB_ActivateEndpoint+0x2ec>)
 80089e0:	4323      	orrs	r3, r4
 80089e2:	b29b      	uxth	r3, r3
 80089e4:	8013      	strh	r3, [r2, #0]
 80089e6:	e219      	b.n	8008e1c <USB_ActivateEndpoint+0x5d8>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80089e8:	687c      	ldr	r4, [r7, #4]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80089f0:	b29b      	uxth	r3, r3
 80089f2:	441c      	add	r4, r3
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	781b      	ldrb	r3, [r3, #0]
 80089f8:	011b      	lsls	r3, r3, #4
 80089fa:	4423      	add	r3, r4
 80089fc:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8008a00:	461c      	mov	r4, r3
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	88db      	ldrh	r3, [r3, #6]
 8008a06:	085b      	lsrs	r3, r3, #1
 8008a08:	b29b      	uxth	r3, r3
 8008a0a:	005b      	lsls	r3, r3, #1
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008a10:	687c      	ldr	r4, [r7, #4]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a18:	b29b      	uxth	r3, r3
 8008a1a:	441c      	add	r4, r3
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	781b      	ldrb	r3, [r3, #0]
 8008a20:	011b      	lsls	r3, r3, #4
 8008a22:	4423      	add	r3, r4
 8008a24:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008a28:	60fb      	str	r3, [r7, #12]
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	691b      	ldr	r3, [r3, #16]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d110      	bne.n	8008a54 <USB_ActivateEndpoint+0x210>
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	881b      	ldrh	r3, [r3, #0]
 8008a36:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008a3a:	b29a      	uxth	r2, r3
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	801a      	strh	r2, [r3, #0]
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	881b      	ldrh	r3, [r3, #0]
 8008a44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a4c:	b29a      	uxth	r2, r3
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	801a      	strh	r2, [r3, #0]
 8008a52:	e02f      	b.n	8008ab4 <USB_ActivateEndpoint+0x270>
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	691b      	ldr	r3, [r3, #16]
 8008a58:	2b3e      	cmp	r3, #62	; 0x3e
 8008a5a:	d813      	bhi.n	8008a84 <USB_ActivateEndpoint+0x240>
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	691b      	ldr	r3, [r3, #16]
 8008a60:	085b      	lsrs	r3, r3, #1
 8008a62:	613b      	str	r3, [r7, #16]
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	691b      	ldr	r3, [r3, #16]
 8008a68:	f003 0301 	and.w	r3, r3, #1
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d002      	beq.n	8008a76 <USB_ActivateEndpoint+0x232>
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	3301      	adds	r3, #1
 8008a74:	613b      	str	r3, [r7, #16]
 8008a76:	693b      	ldr	r3, [r7, #16]
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	029b      	lsls	r3, r3, #10
 8008a7c:	b29a      	uxth	r2, r3
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	801a      	strh	r2, [r3, #0]
 8008a82:	e017      	b.n	8008ab4 <USB_ActivateEndpoint+0x270>
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	691b      	ldr	r3, [r3, #16]
 8008a88:	095b      	lsrs	r3, r3, #5
 8008a8a:	613b      	str	r3, [r7, #16]
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	691b      	ldr	r3, [r3, #16]
 8008a90:	f003 031f 	and.w	r3, r3, #31
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d102      	bne.n	8008a9e <USB_ActivateEndpoint+0x25a>
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	3b01      	subs	r3, #1
 8008a9c:	613b      	str	r3, [r7, #16]
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	029b      	lsls	r3, r3, #10
 8008aa4:	b29b      	uxth	r3, r3
 8008aa6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008aaa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008aae:	b29a      	uxth	r2, r3
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008ab4:	687a      	ldr	r2, [r7, #4]
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	781b      	ldrb	r3, [r3, #0]
 8008aba:	009b      	lsls	r3, r3, #2
 8008abc:	4413      	add	r3, r2
 8008abe:	881b      	ldrh	r3, [r3, #0]
 8008ac0:	b29c      	uxth	r4, r3
 8008ac2:	4623      	mov	r3, r4
 8008ac4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d014      	beq.n	8008af6 <USB_ActivateEndpoint+0x2b2>
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	781b      	ldrb	r3, [r3, #0]
 8008ad2:	009b      	lsls	r3, r3, #2
 8008ad4:	4413      	add	r3, r2
 8008ad6:	881b      	ldrh	r3, [r3, #0]
 8008ad8:	b29b      	uxth	r3, r3
 8008ada:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ade:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ae2:	b29c      	uxth	r4, r3
 8008ae4:	687a      	ldr	r2, [r7, #4]
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	781b      	ldrb	r3, [r3, #0]
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	441a      	add	r2, r3
 8008aee:	4b12      	ldr	r3, [pc, #72]	; (8008b38 <USB_ActivateEndpoint+0x2f4>)
 8008af0:	4323      	orrs	r3, r4
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008af6:	687a      	ldr	r2, [r7, #4]
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	781b      	ldrb	r3, [r3, #0]
 8008afc:	009b      	lsls	r3, r3, #2
 8008afe:	4413      	add	r3, r2
 8008b00:	881b      	ldrh	r3, [r3, #0]
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b0c:	b29c      	uxth	r4, r3
 8008b0e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8008b12:	b29c      	uxth	r4, r3
 8008b14:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8008b18:	b29c      	uxth	r4, r3
 8008b1a:	687a      	ldr	r2, [r7, #4]
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	781b      	ldrb	r3, [r3, #0]
 8008b20:	009b      	lsls	r3, r3, #2
 8008b22:	441a      	add	r2, r3
 8008b24:	4b02      	ldr	r3, [pc, #8]	; (8008b30 <USB_ActivateEndpoint+0x2ec>)
 8008b26:	4323      	orrs	r3, r4
 8008b28:	b29b      	uxth	r3, r3
 8008b2a:	8013      	strh	r3, [r2, #0]
 8008b2c:	e176      	b.n	8008e1c <USB_ActivateEndpoint+0x5d8>
 8008b2e:	bf00      	nop
 8008b30:	ffff8080 	.word	0xffff8080
 8008b34:	ffff80c0 	.word	0xffff80c0
 8008b38:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8008b3c:	687a      	ldr	r2, [r7, #4]
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	781b      	ldrb	r3, [r3, #0]
 8008b42:	009b      	lsls	r3, r3, #2
 8008b44:	4413      	add	r3, r2
 8008b46:	881b      	ldrh	r3, [r3, #0]
 8008b48:	b29b      	uxth	r3, r3
 8008b4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b52:	b29c      	uxth	r4, r3
 8008b54:	687a      	ldr	r2, [r7, #4]
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	781b      	ldrb	r3, [r3, #0]
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	441a      	add	r2, r3
 8008b5e:	4b96      	ldr	r3, [pc, #600]	; (8008db8 <USB_ActivateEndpoint+0x574>)
 8008b60:	4323      	orrs	r3, r4
 8008b62:	b29b      	uxth	r3, r3
 8008b64:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008b66:	687c      	ldr	r4, [r7, #4]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	441c      	add	r4, r3
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	781b      	ldrb	r3, [r3, #0]
 8008b76:	011b      	lsls	r3, r3, #4
 8008b78:	4423      	add	r3, r4
 8008b7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008b7e:	461c      	mov	r4, r3
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	891b      	ldrh	r3, [r3, #8]
 8008b84:	085b      	lsrs	r3, r3, #1
 8008b86:	b29b      	uxth	r3, r3
 8008b88:	005b      	lsls	r3, r3, #1
 8008b8a:	b29b      	uxth	r3, r3
 8008b8c:	8023      	strh	r3, [r4, #0]
 8008b8e:	687c      	ldr	r4, [r7, #4]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b96:	b29b      	uxth	r3, r3
 8008b98:	441c      	add	r4, r3
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	781b      	ldrb	r3, [r3, #0]
 8008b9e:	011b      	lsls	r3, r3, #4
 8008ba0:	4423      	add	r3, r4
 8008ba2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8008ba6:	461c      	mov	r4, r3
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	895b      	ldrh	r3, [r3, #10]
 8008bac:	085b      	lsrs	r3, r3, #1
 8008bae:	b29b      	uxth	r3, r3
 8008bb0:	005b      	lsls	r3, r3, #1
 8008bb2:	b29b      	uxth	r3, r3
 8008bb4:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	785b      	ldrb	r3, [r3, #1]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	f040 8088 	bne.w	8008cd0 <USB_ActivateEndpoint+0x48c>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008bc0:	687a      	ldr	r2, [r7, #4]
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	781b      	ldrb	r3, [r3, #0]
 8008bc6:	009b      	lsls	r3, r3, #2
 8008bc8:	4413      	add	r3, r2
 8008bca:	881b      	ldrh	r3, [r3, #0]
 8008bcc:	b29c      	uxth	r4, r3
 8008bce:	4623      	mov	r3, r4
 8008bd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d014      	beq.n	8008c02 <USB_ActivateEndpoint+0x3be>
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	4413      	add	r3, r2
 8008be2:	881b      	ldrh	r3, [r3, #0]
 8008be4:	b29b      	uxth	r3, r3
 8008be6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008bea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bee:	b29c      	uxth	r4, r3
 8008bf0:	687a      	ldr	r2, [r7, #4]
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	009b      	lsls	r3, r3, #2
 8008bf8:	441a      	add	r2, r3
 8008bfa:	4b70      	ldr	r3, [pc, #448]	; (8008dbc <USB_ActivateEndpoint+0x578>)
 8008bfc:	4323      	orrs	r3, r4
 8008bfe:	b29b      	uxth	r3, r3
 8008c00:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008c02:	687a      	ldr	r2, [r7, #4]
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	781b      	ldrb	r3, [r3, #0]
 8008c08:	009b      	lsls	r3, r3, #2
 8008c0a:	4413      	add	r3, r2
 8008c0c:	881b      	ldrh	r3, [r3, #0]
 8008c0e:	b29c      	uxth	r4, r3
 8008c10:	4623      	mov	r3, r4
 8008c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d014      	beq.n	8008c44 <USB_ActivateEndpoint+0x400>
 8008c1a:	687a      	ldr	r2, [r7, #4]
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	781b      	ldrb	r3, [r3, #0]
 8008c20:	009b      	lsls	r3, r3, #2
 8008c22:	4413      	add	r3, r2
 8008c24:	881b      	ldrh	r3, [r3, #0]
 8008c26:	b29b      	uxth	r3, r3
 8008c28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c30:	b29c      	uxth	r4, r3
 8008c32:	687a      	ldr	r2, [r7, #4]
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	441a      	add	r2, r3
 8008c3c:	4b60      	ldr	r3, [pc, #384]	; (8008dc0 <USB_ActivateEndpoint+0x57c>)
 8008c3e:	4323      	orrs	r3, r4
 8008c40:	b29b      	uxth	r3, r3
 8008c42:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8008c44:	687a      	ldr	r2, [r7, #4]
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	781b      	ldrb	r3, [r3, #0]
 8008c4a:	009b      	lsls	r3, r3, #2
 8008c4c:	4413      	add	r3, r2
 8008c4e:	881b      	ldrh	r3, [r3, #0]
 8008c50:	b29b      	uxth	r3, r3
 8008c52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c5a:	b29c      	uxth	r4, r3
 8008c5c:	687a      	ldr	r2, [r7, #4]
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	009b      	lsls	r3, r3, #2
 8008c64:	441a      	add	r2, r3
 8008c66:	4b56      	ldr	r3, [pc, #344]	; (8008dc0 <USB_ActivateEndpoint+0x57c>)
 8008c68:	4323      	orrs	r3, r4
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008c6e:	687a      	ldr	r2, [r7, #4]
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	009b      	lsls	r3, r3, #2
 8008c76:	4413      	add	r3, r2
 8008c78:	881b      	ldrh	r3, [r3, #0]
 8008c7a:	b29b      	uxth	r3, r3
 8008c7c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008c80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c84:	b29c      	uxth	r4, r3
 8008c86:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8008c8a:	b29c      	uxth	r4, r3
 8008c8c:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8008c90:	b29c      	uxth	r4, r3
 8008c92:	687a      	ldr	r2, [r7, #4]
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	009b      	lsls	r3, r3, #2
 8008c9a:	441a      	add	r2, r3
 8008c9c:	4b49      	ldr	r3, [pc, #292]	; (8008dc4 <USB_ActivateEndpoint+0x580>)
 8008c9e:	4323      	orrs	r3, r4
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008ca4:	687a      	ldr	r2, [r7, #4]
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	781b      	ldrb	r3, [r3, #0]
 8008caa:	009b      	lsls	r3, r3, #2
 8008cac:	4413      	add	r3, r2
 8008cae:	881b      	ldrh	r3, [r3, #0]
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008cba:	b29c      	uxth	r4, r3
 8008cbc:	687a      	ldr	r2, [r7, #4]
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	781b      	ldrb	r3, [r3, #0]
 8008cc2:	009b      	lsls	r3, r3, #2
 8008cc4:	441a      	add	r2, r3
 8008cc6:	4b3f      	ldr	r3, [pc, #252]	; (8008dc4 <USB_ActivateEndpoint+0x580>)
 8008cc8:	4323      	orrs	r3, r4
 8008cca:	b29b      	uxth	r3, r3
 8008ccc:	8013      	strh	r3, [r2, #0]
 8008cce:	e0a5      	b.n	8008e1c <USB_ActivateEndpoint+0x5d8>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008cd0:	687a      	ldr	r2, [r7, #4]
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	781b      	ldrb	r3, [r3, #0]
 8008cd6:	009b      	lsls	r3, r3, #2
 8008cd8:	4413      	add	r3, r2
 8008cda:	881b      	ldrh	r3, [r3, #0]
 8008cdc:	b29c      	uxth	r4, r3
 8008cde:	4623      	mov	r3, r4
 8008ce0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d014      	beq.n	8008d12 <USB_ActivateEndpoint+0x4ce>
 8008ce8:	687a      	ldr	r2, [r7, #4]
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	781b      	ldrb	r3, [r3, #0]
 8008cee:	009b      	lsls	r3, r3, #2
 8008cf0:	4413      	add	r3, r2
 8008cf2:	881b      	ldrh	r3, [r3, #0]
 8008cf4:	b29b      	uxth	r3, r3
 8008cf6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cfe:	b29c      	uxth	r4, r3
 8008d00:	687a      	ldr	r2, [r7, #4]
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	781b      	ldrb	r3, [r3, #0]
 8008d06:	009b      	lsls	r3, r3, #2
 8008d08:	441a      	add	r2, r3
 8008d0a:	4b2c      	ldr	r3, [pc, #176]	; (8008dbc <USB_ActivateEndpoint+0x578>)
 8008d0c:	4323      	orrs	r3, r4
 8008d0e:	b29b      	uxth	r3, r3
 8008d10:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008d12:	687a      	ldr	r2, [r7, #4]
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	781b      	ldrb	r3, [r3, #0]
 8008d18:	009b      	lsls	r3, r3, #2
 8008d1a:	4413      	add	r3, r2
 8008d1c:	881b      	ldrh	r3, [r3, #0]
 8008d1e:	b29c      	uxth	r4, r3
 8008d20:	4623      	mov	r3, r4
 8008d22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d014      	beq.n	8008d54 <USB_ActivateEndpoint+0x510>
 8008d2a:	687a      	ldr	r2, [r7, #4]
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	781b      	ldrb	r3, [r3, #0]
 8008d30:	009b      	lsls	r3, r3, #2
 8008d32:	4413      	add	r3, r2
 8008d34:	881b      	ldrh	r3, [r3, #0]
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d40:	b29c      	uxth	r4, r3
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	781b      	ldrb	r3, [r3, #0]
 8008d48:	009b      	lsls	r3, r3, #2
 8008d4a:	441a      	add	r2, r3
 8008d4c:	4b1c      	ldr	r3, [pc, #112]	; (8008dc0 <USB_ActivateEndpoint+0x57c>)
 8008d4e:	4323      	orrs	r3, r4
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008d54:	687a      	ldr	r2, [r7, #4]
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	781b      	ldrb	r3, [r3, #0]
 8008d5a:	009b      	lsls	r3, r3, #2
 8008d5c:	4413      	add	r3, r2
 8008d5e:	881b      	ldrh	r3, [r3, #0]
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d6a:	b29c      	uxth	r4, r3
 8008d6c:	687a      	ldr	r2, [r7, #4]
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	781b      	ldrb	r3, [r3, #0]
 8008d72:	009b      	lsls	r3, r3, #2
 8008d74:	441a      	add	r2, r3
 8008d76:	4b11      	ldr	r3, [pc, #68]	; (8008dbc <USB_ActivateEndpoint+0x578>)
 8008d78:	4323      	orrs	r3, r4
 8008d7a:	b29b      	uxth	r3, r3
 8008d7c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	78db      	ldrb	r3, [r3, #3]
 8008d82:	2b01      	cmp	r3, #1
 8008d84:	d020      	beq.n	8008dc8 <USB_ActivateEndpoint+0x584>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008d86:	687a      	ldr	r2, [r7, #4]
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	781b      	ldrb	r3, [r3, #0]
 8008d8c:	009b      	lsls	r3, r3, #2
 8008d8e:	4413      	add	r3, r2
 8008d90:	881b      	ldrh	r3, [r3, #0]
 8008d92:	b29b      	uxth	r3, r3
 8008d94:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d9c:	b29c      	uxth	r4, r3
 8008d9e:	f084 0320 	eor.w	r3, r4, #32
 8008da2:	b29c      	uxth	r4, r3
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	781b      	ldrb	r3, [r3, #0]
 8008daa:	009b      	lsls	r3, r3, #2
 8008dac:	441a      	add	r2, r3
 8008dae:	4b05      	ldr	r3, [pc, #20]	; (8008dc4 <USB_ActivateEndpoint+0x580>)
 8008db0:	4323      	orrs	r3, r4
 8008db2:	b29b      	uxth	r3, r3
 8008db4:	8013      	strh	r3, [r2, #0]
 8008db6:	e01c      	b.n	8008df2 <USB_ActivateEndpoint+0x5ae>
 8008db8:	ffff8180 	.word	0xffff8180
 8008dbc:	ffffc080 	.word	0xffffc080
 8008dc0:	ffff80c0 	.word	0xffff80c0
 8008dc4:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008dc8:	687a      	ldr	r2, [r7, #4]
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	009b      	lsls	r3, r3, #2
 8008dd0:	4413      	add	r3, r2
 8008dd2:	881b      	ldrh	r3, [r3, #0]
 8008dd4:	b29b      	uxth	r3, r3
 8008dd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008dda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008dde:	b29c      	uxth	r4, r3
 8008de0:	687a      	ldr	r2, [r7, #4]
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	781b      	ldrb	r3, [r3, #0]
 8008de6:	009b      	lsls	r3, r3, #2
 8008de8:	441a      	add	r2, r3
 8008dea:	4b0f      	ldr	r3, [pc, #60]	; (8008e28 <USB_ActivateEndpoint+0x5e4>)
 8008dec:	4323      	orrs	r3, r4
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	781b      	ldrb	r3, [r3, #0]
 8008df8:	009b      	lsls	r3, r3, #2
 8008dfa:	4413      	add	r3, r2
 8008dfc:	881b      	ldrh	r3, [r3, #0]
 8008dfe:	b29b      	uxth	r3, r3
 8008e00:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008e04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e08:	b29c      	uxth	r4, r3
 8008e0a:	687a      	ldr	r2, [r7, #4]
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	009b      	lsls	r3, r3, #2
 8008e12:	441a      	add	r2, r3
 8008e14:	4b04      	ldr	r3, [pc, #16]	; (8008e28 <USB_ActivateEndpoint+0x5e4>)
 8008e16:	4323      	orrs	r3, r4
 8008e18:	b29b      	uxth	r3, r3
 8008e1a:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8008e1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3718      	adds	r7, #24
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bc90      	pop	{r4, r7}
 8008e26:	4770      	bx	lr
 8008e28:	ffff8080 	.word	0xffff8080

08008e2c <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008e2c:	b590      	push	{r4, r7, lr}
 8008e2e:	b095      	sub	sp, #84	; 0x54
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
 8008e34:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	785b      	ldrb	r3, [r3, #1]
 8008e3a:	2b01      	cmp	r3, #1
 8008e3c:	f040 816d 	bne.w	800911a <USB_EPStartXfer+0x2ee>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	699a      	ldr	r2, [r3, #24]
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	691b      	ldr	r3, [r3, #16]
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	d909      	bls.n	8008e60 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	691b      	ldr	r3, [r3, #16]
 8008e50:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len -= len;
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	699a      	ldr	r2, [r3, #24]
 8008e56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e58:	1ad2      	subs	r2, r2, r3
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	619a      	str	r2, [r3, #24]
 8008e5e:	e005      	b.n	8008e6c <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	699b      	ldr	r3, [r3, #24]
 8008e64:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len = 0U;
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	7b1b      	ldrb	r3, [r3, #12]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d11a      	bne.n	8008eaa <USB_EPStartXfer+0x7e>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	6959      	ldr	r1, [r3, #20]
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	88da      	ldrh	r2, [r3, #6]
 8008e7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e7e:	b29b      	uxth	r3, r3
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f000 fbab 	bl	80095dc <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008e86:	687c      	ldr	r4, [r7, #4]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	441c      	add	r4, r3
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	781b      	ldrb	r3, [r3, #0]
 8008e96:	011b      	lsls	r3, r3, #4
 8008e98:	4423      	add	r3, r4
 8008e9a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008e9e:	60fb      	str	r3, [r7, #12]
 8008ea0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ea2:	b29a      	uxth	r2, r3
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	801a      	strh	r2, [r3, #0]
 8008ea8:	e11b      	b.n	80090e2 <USB_EPStartXfer+0x2b6>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008eaa:	687a      	ldr	r2, [r7, #4]
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	781b      	ldrb	r3, [r3, #0]
 8008eb0:	009b      	lsls	r3, r3, #2
 8008eb2:	4413      	add	r3, r2
 8008eb4:	881b      	ldrh	r3, [r3, #0]
 8008eb6:	b29b      	uxth	r3, r3
 8008eb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d06a      	beq.n	8008f96 <USB_EPStartXfer+0x16a>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008ec0:	687c      	ldr	r4, [r7, #4]
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	785b      	ldrb	r3, [r3, #1]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d14c      	bne.n	8008f64 <USB_EPStartXfer+0x138>
 8008eca:	687c      	ldr	r4, [r7, #4]
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	441c      	add	r4, r3
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	781b      	ldrb	r3, [r3, #0]
 8008eda:	011b      	lsls	r3, r3, #4
 8008edc:	4423      	add	r3, r4
 8008ede:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008ee2:	613b      	str	r3, [r7, #16]
 8008ee4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d110      	bne.n	8008f0c <USB_EPStartXfer+0xe0>
 8008eea:	693b      	ldr	r3, [r7, #16]
 8008eec:	881b      	ldrh	r3, [r3, #0]
 8008eee:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008ef2:	b29a      	uxth	r2, r3
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	801a      	strh	r2, [r3, #0]
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	881b      	ldrh	r3, [r3, #0]
 8008efc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f04:	b29a      	uxth	r2, r3
 8008f06:	693b      	ldr	r3, [r7, #16]
 8008f08:	801a      	strh	r2, [r3, #0]
 8008f0a:	e03f      	b.n	8008f8c <USB_EPStartXfer+0x160>
 8008f0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f0e:	2b3e      	cmp	r3, #62	; 0x3e
 8008f10:	d811      	bhi.n	8008f36 <USB_EPStartXfer+0x10a>
 8008f12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f14:	085b      	lsrs	r3, r3, #1
 8008f16:	647b      	str	r3, [r7, #68]	; 0x44
 8008f18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f1a:	f003 0301 	and.w	r3, r3, #1
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d002      	beq.n	8008f28 <USB_EPStartXfer+0xfc>
 8008f22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f24:	3301      	adds	r3, #1
 8008f26:	647b      	str	r3, [r7, #68]	; 0x44
 8008f28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f2a:	b29b      	uxth	r3, r3
 8008f2c:	029b      	lsls	r3, r3, #10
 8008f2e:	b29a      	uxth	r2, r3
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	801a      	strh	r2, [r3, #0]
 8008f34:	e02a      	b.n	8008f8c <USB_EPStartXfer+0x160>
 8008f36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f38:	095b      	lsrs	r3, r3, #5
 8008f3a:	647b      	str	r3, [r7, #68]	; 0x44
 8008f3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f3e:	f003 031f 	and.w	r3, r3, #31
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d102      	bne.n	8008f4c <USB_EPStartXfer+0x120>
 8008f46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f48:	3b01      	subs	r3, #1
 8008f4a:	647b      	str	r3, [r7, #68]	; 0x44
 8008f4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f4e:	b29b      	uxth	r3, r3
 8008f50:	029b      	lsls	r3, r3, #10
 8008f52:	b29b      	uxth	r3, r3
 8008f54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f5c:	b29a      	uxth	r2, r3
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	801a      	strh	r2, [r3, #0]
 8008f62:	e013      	b.n	8008f8c <USB_EPStartXfer+0x160>
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	785b      	ldrb	r3, [r3, #1]
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d10f      	bne.n	8008f8c <USB_EPStartXfer+0x160>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f72:	b29b      	uxth	r3, r3
 8008f74:	441c      	add	r4, r3
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	011b      	lsls	r3, r3, #4
 8008f7c:	4423      	add	r3, r4
 8008f7e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008f82:	617b      	str	r3, [r7, #20]
 8008f84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f86:	b29a      	uxth	r2, r3
 8008f88:	697b      	ldr	r3, [r7, #20]
 8008f8a:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	895b      	ldrh	r3, [r3, #10]
 8008f90:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8008f94:	e069      	b.n	800906a <USB_EPStartXfer+0x23e>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	785b      	ldrb	r3, [r3, #1]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d14c      	bne.n	8009038 <USB_EPStartXfer+0x20c>
 8008f9e:	687c      	ldr	r4, [r7, #4]
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	441c      	add	r4, r3
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	781b      	ldrb	r3, [r3, #0]
 8008fae:	011b      	lsls	r3, r3, #4
 8008fb0:	4423      	add	r3, r4
 8008fb2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008fb6:	61bb      	str	r3, [r7, #24]
 8008fb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d110      	bne.n	8008fe0 <USB_EPStartXfer+0x1b4>
 8008fbe:	69bb      	ldr	r3, [r7, #24]
 8008fc0:	881b      	ldrh	r3, [r3, #0]
 8008fc2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008fc6:	b29a      	uxth	r2, r3
 8008fc8:	69bb      	ldr	r3, [r7, #24]
 8008fca:	801a      	strh	r2, [r3, #0]
 8008fcc:	69bb      	ldr	r3, [r7, #24]
 8008fce:	881b      	ldrh	r3, [r3, #0]
 8008fd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fd8:	b29a      	uxth	r2, r3
 8008fda:	69bb      	ldr	r3, [r7, #24]
 8008fdc:	801a      	strh	r2, [r3, #0]
 8008fde:	e040      	b.n	8009062 <USB_EPStartXfer+0x236>
 8008fe0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008fe2:	2b3e      	cmp	r3, #62	; 0x3e
 8008fe4:	d811      	bhi.n	800900a <USB_EPStartXfer+0x1de>
 8008fe6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008fe8:	085b      	lsrs	r3, r3, #1
 8008fea:	643b      	str	r3, [r7, #64]	; 0x40
 8008fec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008fee:	f003 0301 	and.w	r3, r3, #1
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d002      	beq.n	8008ffc <USB_EPStartXfer+0x1d0>
 8008ff6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	643b      	str	r3, [r7, #64]	; 0x40
 8008ffc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	029b      	lsls	r3, r3, #10
 8009002:	b29a      	uxth	r2, r3
 8009004:	69bb      	ldr	r3, [r7, #24]
 8009006:	801a      	strh	r2, [r3, #0]
 8009008:	e02b      	b.n	8009062 <USB_EPStartXfer+0x236>
 800900a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800900c:	095b      	lsrs	r3, r3, #5
 800900e:	643b      	str	r3, [r7, #64]	; 0x40
 8009010:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009012:	f003 031f 	and.w	r3, r3, #31
 8009016:	2b00      	cmp	r3, #0
 8009018:	d102      	bne.n	8009020 <USB_EPStartXfer+0x1f4>
 800901a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800901c:	3b01      	subs	r3, #1
 800901e:	643b      	str	r3, [r7, #64]	; 0x40
 8009020:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009022:	b29b      	uxth	r3, r3
 8009024:	029b      	lsls	r3, r3, #10
 8009026:	b29b      	uxth	r3, r3
 8009028:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800902c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009030:	b29a      	uxth	r2, r3
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	801a      	strh	r2, [r3, #0]
 8009036:	e014      	b.n	8009062 <USB_EPStartXfer+0x236>
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	785b      	ldrb	r3, [r3, #1]
 800903c:	2b01      	cmp	r3, #1
 800903e:	d110      	bne.n	8009062 <USB_EPStartXfer+0x236>
 8009040:	687c      	ldr	r4, [r7, #4]
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009048:	b29b      	uxth	r3, r3
 800904a:	441c      	add	r4, r3
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	781b      	ldrb	r3, [r3, #0]
 8009050:	011b      	lsls	r3, r3, #4
 8009052:	4423      	add	r3, r4
 8009054:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009058:	61fb      	str	r3, [r7, #28]
 800905a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800905c:	b29a      	uxth	r2, r3
 800905e:	69fb      	ldr	r3, [r7, #28]
 8009060:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr0;
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	891b      	ldrh	r3, [r3, #8]
 8009066:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	6959      	ldr	r1, [r3, #20]
 800906e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009070:	b29b      	uxth	r3, r3
 8009072:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8009076:	6878      	ldr	r0, [r7, #4]
 8009078:	f000 fab0 	bl	80095dc <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	785b      	ldrb	r3, [r3, #1]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d115      	bne.n	80090b0 <USB_EPStartXfer+0x284>
 8009084:	687a      	ldr	r2, [r7, #4]
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	781b      	ldrb	r3, [r3, #0]
 800908a:	009b      	lsls	r3, r3, #2
 800908c:	4413      	add	r3, r2
 800908e:	881b      	ldrh	r3, [r3, #0]
 8009090:	b29b      	uxth	r3, r3
 8009092:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800909a:	b29c      	uxth	r4, r3
 800909c:	687a      	ldr	r2, [r7, #4]
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	781b      	ldrb	r3, [r3, #0]
 80090a2:	009b      	lsls	r3, r3, #2
 80090a4:	441a      	add	r2, r3
 80090a6:	4b96      	ldr	r3, [pc, #600]	; (8009300 <USB_EPStartXfer+0x4d4>)
 80090a8:	4323      	orrs	r3, r4
 80090aa:	b29b      	uxth	r3, r3
 80090ac:	8013      	strh	r3, [r2, #0]
 80090ae:	e018      	b.n	80090e2 <USB_EPStartXfer+0x2b6>
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	785b      	ldrb	r3, [r3, #1]
 80090b4:	2b01      	cmp	r3, #1
 80090b6:	d114      	bne.n	80090e2 <USB_EPStartXfer+0x2b6>
 80090b8:	687a      	ldr	r2, [r7, #4]
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	781b      	ldrb	r3, [r3, #0]
 80090be:	009b      	lsls	r3, r3, #2
 80090c0:	4413      	add	r3, r2
 80090c2:	881b      	ldrh	r3, [r3, #0]
 80090c4:	b29b      	uxth	r3, r3
 80090c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090ce:	b29c      	uxth	r4, r3
 80090d0:	687a      	ldr	r2, [r7, #4]
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	781b      	ldrb	r3, [r3, #0]
 80090d6:	009b      	lsls	r3, r3, #2
 80090d8:	441a      	add	r2, r3
 80090da:	4b8a      	ldr	r3, [pc, #552]	; (8009304 <USB_EPStartXfer+0x4d8>)
 80090dc:	4323      	orrs	r3, r4
 80090de:	b29b      	uxth	r3, r3
 80090e0:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80090e2:	687a      	ldr	r2, [r7, #4]
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	781b      	ldrb	r3, [r3, #0]
 80090e8:	009b      	lsls	r3, r3, #2
 80090ea:	4413      	add	r3, r2
 80090ec:	881b      	ldrh	r3, [r3, #0]
 80090ee:	b29b      	uxth	r3, r3
 80090f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090f8:	b29c      	uxth	r4, r3
 80090fa:	f084 0310 	eor.w	r3, r4, #16
 80090fe:	b29c      	uxth	r4, r3
 8009100:	f084 0320 	eor.w	r3, r4, #32
 8009104:	b29c      	uxth	r4, r3
 8009106:	687a      	ldr	r2, [r7, #4]
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	781b      	ldrb	r3, [r3, #0]
 800910c:	009b      	lsls	r3, r3, #2
 800910e:	441a      	add	r2, r3
 8009110:	4b7d      	ldr	r3, [pc, #500]	; (8009308 <USB_EPStartXfer+0x4dc>)
 8009112:	4323      	orrs	r3, r4
 8009114:	b29b      	uxth	r3, r3
 8009116:	8013      	strh	r3, [r2, #0]
 8009118:	e153      	b.n	80093c2 <USB_EPStartXfer+0x596>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	699a      	ldr	r2, [r3, #24]
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	691b      	ldr	r3, [r3, #16]
 8009122:	429a      	cmp	r2, r3
 8009124:	d909      	bls.n	800913a <USB_EPStartXfer+0x30e>
    {
      len = ep->maxpacket;
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	691b      	ldr	r3, [r3, #16]
 800912a:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len -= len;
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	699a      	ldr	r2, [r3, #24]
 8009130:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009132:	1ad2      	subs	r2, r2, r3
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	619a      	str	r2, [r3, #24]
 8009138:	e005      	b.n	8009146 <USB_EPStartXfer+0x31a>
    }
    else
    {
      len = ep->xfer_len;
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	699b      	ldr	r3, [r3, #24]
 800913e:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len = 0U;
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	2200      	movs	r2, #0
 8009144:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	7b1b      	ldrb	r3, [r3, #12]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d14c      	bne.n	80091e8 <USB_EPStartXfer+0x3bc>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800914e:	687c      	ldr	r4, [r7, #4]
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009156:	b29b      	uxth	r3, r3
 8009158:	441c      	add	r4, r3
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	781b      	ldrb	r3, [r3, #0]
 800915e:	011b      	lsls	r3, r3, #4
 8009160:	4423      	add	r3, r4
 8009162:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009166:	623b      	str	r3, [r7, #32]
 8009168:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800916a:	2b00      	cmp	r3, #0
 800916c:	d110      	bne.n	8009190 <USB_EPStartXfer+0x364>
 800916e:	6a3b      	ldr	r3, [r7, #32]
 8009170:	881b      	ldrh	r3, [r3, #0]
 8009172:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009176:	b29a      	uxth	r2, r3
 8009178:	6a3b      	ldr	r3, [r7, #32]
 800917a:	801a      	strh	r2, [r3, #0]
 800917c:	6a3b      	ldr	r3, [r7, #32]
 800917e:	881b      	ldrh	r3, [r3, #0]
 8009180:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009184:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009188:	b29a      	uxth	r2, r3
 800918a:	6a3b      	ldr	r3, [r7, #32]
 800918c:	801a      	strh	r2, [r3, #0]
 800918e:	e0fd      	b.n	800938c <USB_EPStartXfer+0x560>
 8009190:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009192:	2b3e      	cmp	r3, #62	; 0x3e
 8009194:	d811      	bhi.n	80091ba <USB_EPStartXfer+0x38e>
 8009196:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009198:	085b      	lsrs	r3, r3, #1
 800919a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800919c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800919e:	f003 0301 	and.w	r3, r3, #1
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d002      	beq.n	80091ac <USB_EPStartXfer+0x380>
 80091a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091a8:	3301      	adds	r3, #1
 80091aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80091ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	029b      	lsls	r3, r3, #10
 80091b2:	b29a      	uxth	r2, r3
 80091b4:	6a3b      	ldr	r3, [r7, #32]
 80091b6:	801a      	strh	r2, [r3, #0]
 80091b8:	e0e8      	b.n	800938c <USB_EPStartXfer+0x560>
 80091ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80091bc:	095b      	lsrs	r3, r3, #5
 80091be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80091c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80091c2:	f003 031f 	and.w	r3, r3, #31
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d102      	bne.n	80091d0 <USB_EPStartXfer+0x3a4>
 80091ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091cc:	3b01      	subs	r3, #1
 80091ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80091d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	029b      	lsls	r3, r3, #10
 80091d6:	b29b      	uxth	r3, r3
 80091d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091e0:	b29a      	uxth	r2, r3
 80091e2:	6a3b      	ldr	r3, [r7, #32]
 80091e4:	801a      	strh	r2, [r3, #0]
 80091e6:	e0d1      	b.n	800938c <USB_EPStartXfer+0x560>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	785b      	ldrb	r3, [r3, #1]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d14c      	bne.n	800928a <USB_EPStartXfer+0x45e>
 80091f0:	687c      	ldr	r4, [r7, #4]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80091f8:	b29b      	uxth	r3, r3
 80091fa:	441c      	add	r4, r3
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	781b      	ldrb	r3, [r3, #0]
 8009200:	011b      	lsls	r3, r3, #4
 8009202:	4423      	add	r3, r4
 8009204:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009208:	62fb      	str	r3, [r7, #44]	; 0x2c
 800920a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800920c:	2b00      	cmp	r3, #0
 800920e:	d110      	bne.n	8009232 <USB_EPStartXfer+0x406>
 8009210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009212:	881b      	ldrh	r3, [r3, #0]
 8009214:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009218:	b29a      	uxth	r2, r3
 800921a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800921c:	801a      	strh	r2, [r3, #0]
 800921e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009220:	881b      	ldrh	r3, [r3, #0]
 8009222:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009226:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800922a:	b29a      	uxth	r2, r3
 800922c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800922e:	801a      	strh	r2, [r3, #0]
 8009230:	e040      	b.n	80092b4 <USB_EPStartXfer+0x488>
 8009232:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009234:	2b3e      	cmp	r3, #62	; 0x3e
 8009236:	d811      	bhi.n	800925c <USB_EPStartXfer+0x430>
 8009238:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800923a:	085b      	lsrs	r3, r3, #1
 800923c:	63bb      	str	r3, [r7, #56]	; 0x38
 800923e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009240:	f003 0301 	and.w	r3, r3, #1
 8009244:	2b00      	cmp	r3, #0
 8009246:	d002      	beq.n	800924e <USB_EPStartXfer+0x422>
 8009248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800924a:	3301      	adds	r3, #1
 800924c:	63bb      	str	r3, [r7, #56]	; 0x38
 800924e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009250:	b29b      	uxth	r3, r3
 8009252:	029b      	lsls	r3, r3, #10
 8009254:	b29a      	uxth	r2, r3
 8009256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009258:	801a      	strh	r2, [r3, #0]
 800925a:	e02b      	b.n	80092b4 <USB_EPStartXfer+0x488>
 800925c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800925e:	095b      	lsrs	r3, r3, #5
 8009260:	63bb      	str	r3, [r7, #56]	; 0x38
 8009262:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009264:	f003 031f 	and.w	r3, r3, #31
 8009268:	2b00      	cmp	r3, #0
 800926a:	d102      	bne.n	8009272 <USB_EPStartXfer+0x446>
 800926c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800926e:	3b01      	subs	r3, #1
 8009270:	63bb      	str	r3, [r7, #56]	; 0x38
 8009272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009274:	b29b      	uxth	r3, r3
 8009276:	029b      	lsls	r3, r3, #10
 8009278:	b29b      	uxth	r3, r3
 800927a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800927e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009282:	b29a      	uxth	r2, r3
 8009284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009286:	801a      	strh	r2, [r3, #0]
 8009288:	e014      	b.n	80092b4 <USB_EPStartXfer+0x488>
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	785b      	ldrb	r3, [r3, #1]
 800928e:	2b01      	cmp	r3, #1
 8009290:	d110      	bne.n	80092b4 <USB_EPStartXfer+0x488>
 8009292:	687c      	ldr	r4, [r7, #4]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800929a:	b29b      	uxth	r3, r3
 800929c:	441c      	add	r4, r3
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	011b      	lsls	r3, r3, #4
 80092a4:	4423      	add	r3, r4
 80092a6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80092aa:	633b      	str	r3, [r7, #48]	; 0x30
 80092ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092ae:	b29a      	uxth	r2, r3
 80092b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092b2:	801a      	strh	r2, [r3, #0]
 80092b4:	687c      	ldr	r4, [r7, #4]
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	785b      	ldrb	r3, [r3, #1]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d152      	bne.n	8009364 <USB_EPStartXfer+0x538>
 80092be:	687c      	ldr	r4, [r7, #4]
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80092c6:	b29b      	uxth	r3, r3
 80092c8:	441c      	add	r4, r3
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	781b      	ldrb	r3, [r3, #0]
 80092ce:	011b      	lsls	r3, r3, #4
 80092d0:	4423      	add	r3, r4
 80092d2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80092d6:	627b      	str	r3, [r7, #36]	; 0x24
 80092d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d116      	bne.n	800930c <USB_EPStartXfer+0x4e0>
 80092de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092e0:	881b      	ldrh	r3, [r3, #0]
 80092e2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80092e6:	b29a      	uxth	r2, r3
 80092e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ea:	801a      	strh	r2, [r3, #0]
 80092ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ee:	881b      	ldrh	r3, [r3, #0]
 80092f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092f8:	b29a      	uxth	r2, r3
 80092fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092fc:	801a      	strh	r2, [r3, #0]
 80092fe:	e045      	b.n	800938c <USB_EPStartXfer+0x560>
 8009300:	ffff80c0 	.word	0xffff80c0
 8009304:	ffffc080 	.word	0xffffc080
 8009308:	ffff8080 	.word	0xffff8080
 800930c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800930e:	2b3e      	cmp	r3, #62	; 0x3e
 8009310:	d811      	bhi.n	8009336 <USB_EPStartXfer+0x50a>
 8009312:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009314:	085b      	lsrs	r3, r3, #1
 8009316:	637b      	str	r3, [r7, #52]	; 0x34
 8009318:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800931a:	f003 0301 	and.w	r3, r3, #1
 800931e:	2b00      	cmp	r3, #0
 8009320:	d002      	beq.n	8009328 <USB_EPStartXfer+0x4fc>
 8009322:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009324:	3301      	adds	r3, #1
 8009326:	637b      	str	r3, [r7, #52]	; 0x34
 8009328:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800932a:	b29b      	uxth	r3, r3
 800932c:	029b      	lsls	r3, r3, #10
 800932e:	b29a      	uxth	r2, r3
 8009330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009332:	801a      	strh	r2, [r3, #0]
 8009334:	e02a      	b.n	800938c <USB_EPStartXfer+0x560>
 8009336:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009338:	095b      	lsrs	r3, r3, #5
 800933a:	637b      	str	r3, [r7, #52]	; 0x34
 800933c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800933e:	f003 031f 	and.w	r3, r3, #31
 8009342:	2b00      	cmp	r3, #0
 8009344:	d102      	bne.n	800934c <USB_EPStartXfer+0x520>
 8009346:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009348:	3b01      	subs	r3, #1
 800934a:	637b      	str	r3, [r7, #52]	; 0x34
 800934c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800934e:	b29b      	uxth	r3, r3
 8009350:	029b      	lsls	r3, r3, #10
 8009352:	b29b      	uxth	r3, r3
 8009354:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009358:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800935c:	b29a      	uxth	r2, r3
 800935e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009360:	801a      	strh	r2, [r3, #0]
 8009362:	e013      	b.n	800938c <USB_EPStartXfer+0x560>
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	785b      	ldrb	r3, [r3, #1]
 8009368:	2b01      	cmp	r3, #1
 800936a:	d10f      	bne.n	800938c <USB_EPStartXfer+0x560>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009372:	b29b      	uxth	r3, r3
 8009374:	441c      	add	r4, r3
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	781b      	ldrb	r3, [r3, #0]
 800937a:	011b      	lsls	r3, r3, #4
 800937c:	4423      	add	r3, r4
 800937e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009382:	62bb      	str	r3, [r7, #40]	; 0x28
 8009384:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009386:	b29a      	uxth	r2, r3
 8009388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800938a:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800938c:	687a      	ldr	r2, [r7, #4]
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	781b      	ldrb	r3, [r3, #0]
 8009392:	009b      	lsls	r3, r3, #2
 8009394:	4413      	add	r3, r2
 8009396:	881b      	ldrh	r3, [r3, #0]
 8009398:	b29b      	uxth	r3, r3
 800939a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800939e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093a2:	b29c      	uxth	r4, r3
 80093a4:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80093a8:	b29c      	uxth	r4, r3
 80093aa:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80093ae:	b29c      	uxth	r4, r3
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	781b      	ldrb	r3, [r3, #0]
 80093b6:	009b      	lsls	r3, r3, #2
 80093b8:	441a      	add	r2, r3
 80093ba:	4b04      	ldr	r3, [pc, #16]	; (80093cc <USB_EPStartXfer+0x5a0>)
 80093bc:	4323      	orrs	r3, r4
 80093be:	b29b      	uxth	r3, r3
 80093c0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80093c2:	2300      	movs	r3, #0
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3754      	adds	r7, #84	; 0x54
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd90      	pop	{r4, r7, pc}
 80093cc:	ffff8080 	.word	0xffff8080

080093d0 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80093d0:	b490      	push	{r4, r7}
 80093d2:	b082      	sub	sp, #8
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
 80093d8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	785b      	ldrb	r3, [r3, #1]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d018      	beq.n	8009414 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80093e2:	687a      	ldr	r2, [r7, #4]
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	009b      	lsls	r3, r3, #2
 80093ea:	4413      	add	r3, r2
 80093ec:	881b      	ldrh	r3, [r3, #0]
 80093ee:	b29b      	uxth	r3, r3
 80093f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80093f8:	b29c      	uxth	r4, r3
 80093fa:	f084 0310 	eor.w	r3, r4, #16
 80093fe:	b29c      	uxth	r4, r3
 8009400:	687a      	ldr	r2, [r7, #4]
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	781b      	ldrb	r3, [r3, #0]
 8009406:	009b      	lsls	r3, r3, #2
 8009408:	441a      	add	r2, r3
 800940a:	4b11      	ldr	r3, [pc, #68]	; (8009450 <USB_EPSetStall+0x80>)
 800940c:	4323      	orrs	r3, r4
 800940e:	b29b      	uxth	r3, r3
 8009410:	8013      	strh	r3, [r2, #0]
 8009412:	e017      	b.n	8009444 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009414:	687a      	ldr	r2, [r7, #4]
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	781b      	ldrb	r3, [r3, #0]
 800941a:	009b      	lsls	r3, r3, #2
 800941c:	4413      	add	r3, r2
 800941e:	881b      	ldrh	r3, [r3, #0]
 8009420:	b29b      	uxth	r3, r3
 8009422:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009426:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800942a:	b29c      	uxth	r4, r3
 800942c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8009430:	b29c      	uxth	r4, r3
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	781b      	ldrb	r3, [r3, #0]
 8009438:	009b      	lsls	r3, r3, #2
 800943a:	441a      	add	r2, r3
 800943c:	4b04      	ldr	r3, [pc, #16]	; (8009450 <USB_EPSetStall+0x80>)
 800943e:	4323      	orrs	r3, r4
 8009440:	b29b      	uxth	r3, r3
 8009442:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009444:	2300      	movs	r3, #0
}
 8009446:	4618      	mov	r0, r3
 8009448:	3708      	adds	r7, #8
 800944a:	46bd      	mov	sp, r7
 800944c:	bc90      	pop	{r4, r7}
 800944e:	4770      	bx	lr
 8009450:	ffff8080 	.word	0xffff8080

08009454 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009454:	b490      	push	{r4, r7}
 8009456:	b082      	sub	sp, #8
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
 800945c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	7b1b      	ldrb	r3, [r3, #12]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d17d      	bne.n	8009562 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	785b      	ldrb	r3, [r3, #1]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d03d      	beq.n	80094ea <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800946e:	687a      	ldr	r2, [r7, #4]
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	781b      	ldrb	r3, [r3, #0]
 8009474:	009b      	lsls	r3, r3, #2
 8009476:	4413      	add	r3, r2
 8009478:	881b      	ldrh	r3, [r3, #0]
 800947a:	b29c      	uxth	r4, r3
 800947c:	4623      	mov	r3, r4
 800947e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009482:	2b00      	cmp	r3, #0
 8009484:	d014      	beq.n	80094b0 <USB_EPClearStall+0x5c>
 8009486:	687a      	ldr	r2, [r7, #4]
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	009b      	lsls	r3, r3, #2
 800948e:	4413      	add	r3, r2
 8009490:	881b      	ldrh	r3, [r3, #0]
 8009492:	b29b      	uxth	r3, r3
 8009494:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009498:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800949c:	b29c      	uxth	r4, r3
 800949e:	687a      	ldr	r2, [r7, #4]
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	781b      	ldrb	r3, [r3, #0]
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	441a      	add	r2, r3
 80094a8:	4b31      	ldr	r3, [pc, #196]	; (8009570 <USB_EPClearStall+0x11c>)
 80094aa:	4323      	orrs	r3, r4
 80094ac:	b29b      	uxth	r3, r3
 80094ae:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	78db      	ldrb	r3, [r3, #3]
 80094b4:	2b01      	cmp	r3, #1
 80094b6:	d054      	beq.n	8009562 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80094b8:	687a      	ldr	r2, [r7, #4]
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	781b      	ldrb	r3, [r3, #0]
 80094be:	009b      	lsls	r3, r3, #2
 80094c0:	4413      	add	r3, r2
 80094c2:	881b      	ldrh	r3, [r3, #0]
 80094c4:	b29b      	uxth	r3, r3
 80094c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80094ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094ce:	b29c      	uxth	r4, r3
 80094d0:	f084 0320 	eor.w	r3, r4, #32
 80094d4:	b29c      	uxth	r4, r3
 80094d6:	687a      	ldr	r2, [r7, #4]
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	781b      	ldrb	r3, [r3, #0]
 80094dc:	009b      	lsls	r3, r3, #2
 80094de:	441a      	add	r2, r3
 80094e0:	4b24      	ldr	r3, [pc, #144]	; (8009574 <USB_EPClearStall+0x120>)
 80094e2:	4323      	orrs	r3, r4
 80094e4:	b29b      	uxth	r3, r3
 80094e6:	8013      	strh	r3, [r2, #0]
 80094e8:	e03b      	b.n	8009562 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80094ea:	687a      	ldr	r2, [r7, #4]
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	781b      	ldrb	r3, [r3, #0]
 80094f0:	009b      	lsls	r3, r3, #2
 80094f2:	4413      	add	r3, r2
 80094f4:	881b      	ldrh	r3, [r3, #0]
 80094f6:	b29c      	uxth	r4, r3
 80094f8:	4623      	mov	r3, r4
 80094fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d014      	beq.n	800952c <USB_EPClearStall+0xd8>
 8009502:	687a      	ldr	r2, [r7, #4]
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	781b      	ldrb	r3, [r3, #0]
 8009508:	009b      	lsls	r3, r3, #2
 800950a:	4413      	add	r3, r2
 800950c:	881b      	ldrh	r3, [r3, #0]
 800950e:	b29b      	uxth	r3, r3
 8009510:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009514:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009518:	b29c      	uxth	r4, r3
 800951a:	687a      	ldr	r2, [r7, #4]
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	781b      	ldrb	r3, [r3, #0]
 8009520:	009b      	lsls	r3, r3, #2
 8009522:	441a      	add	r2, r3
 8009524:	4b14      	ldr	r3, [pc, #80]	; (8009578 <USB_EPClearStall+0x124>)
 8009526:	4323      	orrs	r3, r4
 8009528:	b29b      	uxth	r3, r3
 800952a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800952c:	687a      	ldr	r2, [r7, #4]
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	781b      	ldrb	r3, [r3, #0]
 8009532:	009b      	lsls	r3, r3, #2
 8009534:	4413      	add	r3, r2
 8009536:	881b      	ldrh	r3, [r3, #0]
 8009538:	b29b      	uxth	r3, r3
 800953a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800953e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009542:	b29c      	uxth	r4, r3
 8009544:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8009548:	b29c      	uxth	r4, r3
 800954a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800954e:	b29c      	uxth	r4, r3
 8009550:	687a      	ldr	r2, [r7, #4]
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	781b      	ldrb	r3, [r3, #0]
 8009556:	009b      	lsls	r3, r3, #2
 8009558:	441a      	add	r2, r3
 800955a:	4b06      	ldr	r3, [pc, #24]	; (8009574 <USB_EPClearStall+0x120>)
 800955c:	4323      	orrs	r3, r4
 800955e:	b29b      	uxth	r3, r3
 8009560:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009562:	2300      	movs	r3, #0
}
 8009564:	4618      	mov	r0, r3
 8009566:	3708      	adds	r7, #8
 8009568:	46bd      	mov	sp, r7
 800956a:	bc90      	pop	{r4, r7}
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	ffff80c0 	.word	0xffff80c0
 8009574:	ffff8080 	.word	0xffff8080
 8009578:	ffffc080 	.word	0xffffc080

0800957c <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800957c:	b480      	push	{r7}
 800957e:	b083      	sub	sp, #12
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
 8009584:	460b      	mov	r3, r1
 8009586:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009588:	78fb      	ldrb	r3, [r7, #3]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d103      	bne.n	8009596 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2280      	movs	r2, #128	; 0x80
 8009592:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8009596:	2300      	movs	r3, #0
}
 8009598:	4618      	mov	r0, r3
 800959a:	370c      	adds	r7, #12
 800959c:	46bd      	mov	sp, r7
 800959e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a2:	4770      	bx	lr

080095a4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80095a4:	b480      	push	{r7}
 80095a6:	b085      	sub	sp, #20
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80095b2:	b29b      	uxth	r3, r3
 80095b4:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80095b6:	68fb      	ldr	r3, [r7, #12]
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3714      	adds	r7, #20
 80095bc:	46bd      	mov	sp, r7
 80095be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c2:	4770      	bx	lr

080095c4 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80095c4:	b480      	push	{r7}
 80095c6:	b083      	sub	sp, #12
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
 80095cc:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80095ce:	2300      	movs	r3, #0
}
 80095d0:	4618      	mov	r0, r3
 80095d2:	370c      	adds	r7, #12
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr

080095dc <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80095dc:	b480      	push	{r7}
 80095de:	b08d      	sub	sp, #52	; 0x34
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	60f8      	str	r0, [r7, #12]
 80095e4:	60b9      	str	r1, [r7, #8]
 80095e6:	4611      	mov	r1, r2
 80095e8:	461a      	mov	r2, r3
 80095ea:	460b      	mov	r3, r1
 80095ec:	80fb      	strh	r3, [r7, #6]
 80095ee:	4613      	mov	r3, r2
 80095f0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80095f2:	88bb      	ldrh	r3, [r7, #4]
 80095f4:	3301      	adds	r3, #1
 80095f6:	085b      	lsrs	r3, r3, #1
 80095f8:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009602:	88fb      	ldrh	r3, [r7, #6]
 8009604:	005a      	lsls	r2, r3, #1
 8009606:	69fb      	ldr	r3, [r7, #28]
 8009608:	4413      	add	r3, r2
 800960a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800960e:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8009610:	6a3b      	ldr	r3, [r7, #32]
 8009612:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009614:	e01e      	b.n	8009654 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8009616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009618:	781b      	ldrb	r3, [r3, #0]
 800961a:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800961c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800961e:	3301      	adds	r3, #1
 8009620:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8009622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009624:	781b      	ldrb	r3, [r3, #0]
 8009626:	b29b      	uxth	r3, r3
 8009628:	021b      	lsls	r3, r3, #8
 800962a:	b29b      	uxth	r3, r3
 800962c:	461a      	mov	r2, r3
 800962e:	69bb      	ldr	r3, [r7, #24]
 8009630:	4313      	orrs	r3, r2
 8009632:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8009634:	697b      	ldr	r3, [r7, #20]
 8009636:	b29a      	uxth	r2, r3
 8009638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800963a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800963c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800963e:	3302      	adds	r3, #2
 8009640:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8009642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009644:	3302      	adds	r3, #2
 8009646:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8009648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800964a:	3301      	adds	r3, #1
 800964c:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800964e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009650:	3b01      	subs	r3, #1
 8009652:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009656:	2b00      	cmp	r3, #0
 8009658:	d1dd      	bne.n	8009616 <USB_WritePMA+0x3a>
  }
}
 800965a:	bf00      	nop
 800965c:	3734      	adds	r7, #52	; 0x34
 800965e:	46bd      	mov	sp, r7
 8009660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009664:	4770      	bx	lr

08009666 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009666:	b480      	push	{r7}
 8009668:	b08b      	sub	sp, #44	; 0x2c
 800966a:	af00      	add	r7, sp, #0
 800966c:	60f8      	str	r0, [r7, #12]
 800966e:	60b9      	str	r1, [r7, #8]
 8009670:	4611      	mov	r1, r2
 8009672:	461a      	mov	r2, r3
 8009674:	460b      	mov	r3, r1
 8009676:	80fb      	strh	r3, [r7, #6]
 8009678:	4613      	mov	r3, r2
 800967a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800967c:	88bb      	ldrh	r3, [r7, #4]
 800967e:	085b      	lsrs	r3, r3, #1
 8009680:	b29b      	uxth	r3, r3
 8009682:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800968c:	88fb      	ldrh	r3, [r7, #6]
 800968e:	005a      	lsls	r2, r3, #1
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	4413      	add	r3, r2
 8009694:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009698:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800969a:	69bb      	ldr	r3, [r7, #24]
 800969c:	627b      	str	r3, [r7, #36]	; 0x24
 800969e:	e01b      	b.n	80096d8 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80096a0:	6a3b      	ldr	r3, [r7, #32]
 80096a2:	881b      	ldrh	r3, [r3, #0]
 80096a4:	b29b      	uxth	r3, r3
 80096a6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80096a8:	6a3b      	ldr	r3, [r7, #32]
 80096aa:	3302      	adds	r3, #2
 80096ac:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80096ae:	693b      	ldr	r3, [r7, #16]
 80096b0:	b2da      	uxtb	r2, r3
 80096b2:	69fb      	ldr	r3, [r7, #28]
 80096b4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80096b6:	69fb      	ldr	r3, [r7, #28]
 80096b8:	3301      	adds	r3, #1
 80096ba:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80096bc:	693b      	ldr	r3, [r7, #16]
 80096be:	0a1b      	lsrs	r3, r3, #8
 80096c0:	b2da      	uxtb	r2, r3
 80096c2:	69fb      	ldr	r3, [r7, #28]
 80096c4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80096c6:	69fb      	ldr	r3, [r7, #28]
 80096c8:	3301      	adds	r3, #1
 80096ca:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80096cc:	6a3b      	ldr	r3, [r7, #32]
 80096ce:	3302      	adds	r3, #2
 80096d0:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 80096d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096d4:	3b01      	subs	r3, #1
 80096d6:	627b      	str	r3, [r7, #36]	; 0x24
 80096d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d1e0      	bne.n	80096a0 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80096de:	88bb      	ldrh	r3, [r7, #4]
 80096e0:	f003 0301 	and.w	r3, r3, #1
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d007      	beq.n	80096fa <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 80096ea:	6a3b      	ldr	r3, [r7, #32]
 80096ec:	881b      	ldrh	r3, [r3, #0]
 80096ee:	b29b      	uxth	r3, r3
 80096f0:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80096f2:	693b      	ldr	r3, [r7, #16]
 80096f4:	b2da      	uxtb	r2, r3
 80096f6:	69fb      	ldr	r3, [r7, #28]
 80096f8:	701a      	strb	r2, [r3, #0]
  }
}
 80096fa:	bf00      	nop
 80096fc:	372c      	adds	r7, #44	; 0x2c
 80096fe:	46bd      	mov	sp, r7
 8009700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009704:	4770      	bx	lr

08009706 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009706:	b480      	push	{r7}
 8009708:	b083      	sub	sp, #12
 800970a:	af00      	add	r7, sp, #0
 800970c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800970e:	2300      	movs	r3, #0
}
 8009710:	4618      	mov	r0, r3
 8009712:	370c      	adds	r7, #12
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr

0800971c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b084      	sub	sp, #16
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	460b      	mov	r3, r1
 8009726:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009728:	2302      	movs	r3, #2
 800972a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009732:	2b00      	cmp	r3, #0
 8009734:	d00c      	beq.n	8009750 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	78fa      	ldrb	r2, [r7, #3]
 8009740:	4611      	mov	r1, r2
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	4798      	blx	r3
 8009746:	4603      	mov	r3, r0
 8009748:	2b00      	cmp	r3, #0
 800974a:	d101      	bne.n	8009750 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800974c:	2300      	movs	r3, #0
 800974e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009750:	7bfb      	ldrb	r3, [r7, #15]
}
 8009752:	4618      	mov	r0, r3
 8009754:	3710      	adds	r7, #16
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}

0800975a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800975a:	b580      	push	{r7, lr}
 800975c:	b082      	sub	sp, #8
 800975e:	af00      	add	r7, sp, #0
 8009760:	6078      	str	r0, [r7, #4]
 8009762:	460b      	mov	r3, r1
 8009764:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	78fa      	ldrb	r2, [r7, #3]
 8009770:	4611      	mov	r1, r2
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	4798      	blx	r3

  return USBD_OK;
 8009776:	2300      	movs	r3, #0
}
 8009778:	4618      	mov	r0, r3
 800977a:	3708      	adds	r7, #8
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}

08009780 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b082      	sub	sp, #8
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
 8009788:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009790:	6839      	ldr	r1, [r7, #0]
 8009792:	4618      	mov	r0, r3
 8009794:	f000 fece 	bl	800a534 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2201      	movs	r2, #1
 800979c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80097a6:	461a      	mov	r2, r3
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80097b4:	f003 031f 	and.w	r3, r3, #31
 80097b8:	2b01      	cmp	r3, #1
 80097ba:	d00c      	beq.n	80097d6 <USBD_LL_SetupStage+0x56>
 80097bc:	2b01      	cmp	r3, #1
 80097be:	d302      	bcc.n	80097c6 <USBD_LL_SetupStage+0x46>
 80097c0:	2b02      	cmp	r3, #2
 80097c2:	d010      	beq.n	80097e6 <USBD_LL_SetupStage+0x66>
 80097c4:	e017      	b.n	80097f6 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80097cc:	4619      	mov	r1, r3
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f000 f9ce 	bl	8009b70 <USBD_StdDevReq>
      break;
 80097d4:	e01a      	b.n	800980c <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80097dc:	4619      	mov	r1, r3
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f000 fa30 	bl	8009c44 <USBD_StdItfReq>
      break;
 80097e4:	e012      	b.n	800980c <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80097ec:	4619      	mov	r1, r3
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f000 fa6e 	bl	8009cd0 <USBD_StdEPReq>
      break;
 80097f4:	e00a      	b.n	800980c <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80097fc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009800:	b2db      	uxtb	r3, r3
 8009802:	4619      	mov	r1, r3
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f001 fa03 	bl	800ac10 <USBD_LL_StallEP>
      break;
 800980a:	bf00      	nop
  }

  return USBD_OK;
 800980c:	2300      	movs	r3, #0
}
 800980e:	4618      	mov	r0, r3
 8009810:	3708      	adds	r7, #8
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}

08009816 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009816:	b580      	push	{r7, lr}
 8009818:	b086      	sub	sp, #24
 800981a:	af00      	add	r7, sp, #0
 800981c:	60f8      	str	r0, [r7, #12]
 800981e:	460b      	mov	r3, r1
 8009820:	607a      	str	r2, [r7, #4]
 8009822:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009824:	7afb      	ldrb	r3, [r7, #11]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d14b      	bne.n	80098c2 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009830:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009838:	2b03      	cmp	r3, #3
 800983a:	d134      	bne.n	80098a6 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800983c:	697b      	ldr	r3, [r7, #20]
 800983e:	68da      	ldr	r2, [r3, #12]
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	691b      	ldr	r3, [r3, #16]
 8009844:	429a      	cmp	r2, r3
 8009846:	d919      	bls.n	800987c <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	68da      	ldr	r2, [r3, #12]
 800984c:	697b      	ldr	r3, [r7, #20]
 800984e:	691b      	ldr	r3, [r3, #16]
 8009850:	1ad2      	subs	r2, r2, r3
 8009852:	697b      	ldr	r3, [r7, #20]
 8009854:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	68da      	ldr	r2, [r3, #12]
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800985e:	429a      	cmp	r2, r3
 8009860:	d203      	bcs.n	800986a <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009862:	697b      	ldr	r3, [r7, #20]
 8009864:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009866:	b29b      	uxth	r3, r3
 8009868:	e002      	b.n	8009870 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800986a:	697b      	ldr	r3, [r7, #20]
 800986c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800986e:	b29b      	uxth	r3, r3
 8009870:	461a      	mov	r2, r3
 8009872:	6879      	ldr	r1, [r7, #4]
 8009874:	68f8      	ldr	r0, [r7, #12]
 8009876:	f000 fed9 	bl	800a62c <USBD_CtlContinueRx>
 800987a:	e038      	b.n	80098ee <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009882:	691b      	ldr	r3, [r3, #16]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d00a      	beq.n	800989e <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800988e:	2b03      	cmp	r3, #3
 8009890:	d105      	bne.n	800989e <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009898:	691b      	ldr	r3, [r3, #16]
 800989a:	68f8      	ldr	r0, [r7, #12]
 800989c:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800989e:	68f8      	ldr	r0, [r7, #12]
 80098a0:	f000 fed6 	bl	800a650 <USBD_CtlSendStatus>
 80098a4:	e023      	b.n	80098ee <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80098ac:	2b05      	cmp	r3, #5
 80098ae:	d11e      	bne.n	80098ee <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2200      	movs	r2, #0
 80098b4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80098b8:	2100      	movs	r1, #0
 80098ba:	68f8      	ldr	r0, [r7, #12]
 80098bc:	f001 f9a8 	bl	800ac10 <USBD_LL_StallEP>
 80098c0:	e015      	b.n	80098ee <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80098c8:	699b      	ldr	r3, [r3, #24]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d00d      	beq.n	80098ea <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80098d4:	2b03      	cmp	r3, #3
 80098d6:	d108      	bne.n	80098ea <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80098de:	699b      	ldr	r3, [r3, #24]
 80098e0:	7afa      	ldrb	r2, [r7, #11]
 80098e2:	4611      	mov	r1, r2
 80098e4:	68f8      	ldr	r0, [r7, #12]
 80098e6:	4798      	blx	r3
 80098e8:	e001      	b.n	80098ee <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80098ea:	2302      	movs	r3, #2
 80098ec:	e000      	b.n	80098f0 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80098ee:	2300      	movs	r3, #0
}
 80098f0:	4618      	mov	r0, r3
 80098f2:	3718      	adds	r7, #24
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd80      	pop	{r7, pc}

080098f8 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b086      	sub	sp, #24
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	460b      	mov	r3, r1
 8009902:	607a      	str	r2, [r7, #4]
 8009904:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009906:	7afb      	ldrb	r3, [r7, #11]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d17f      	bne.n	8009a0c <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	3314      	adds	r3, #20
 8009910:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009918:	2b02      	cmp	r3, #2
 800991a:	d15c      	bne.n	80099d6 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800991c:	697b      	ldr	r3, [r7, #20]
 800991e:	68da      	ldr	r2, [r3, #12]
 8009920:	697b      	ldr	r3, [r7, #20]
 8009922:	691b      	ldr	r3, [r3, #16]
 8009924:	429a      	cmp	r2, r3
 8009926:	d915      	bls.n	8009954 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009928:	697b      	ldr	r3, [r7, #20]
 800992a:	68da      	ldr	r2, [r3, #12]
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	691b      	ldr	r3, [r3, #16]
 8009930:	1ad2      	subs	r2, r2, r3
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	68db      	ldr	r3, [r3, #12]
 800993a:	b29b      	uxth	r3, r3
 800993c:	461a      	mov	r2, r3
 800993e:	6879      	ldr	r1, [r7, #4]
 8009940:	68f8      	ldr	r0, [r7, #12]
 8009942:	f000 fe61 	bl	800a608 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009946:	2300      	movs	r3, #0
 8009948:	2200      	movs	r2, #0
 800994a:	2100      	movs	r1, #0
 800994c:	68f8      	ldr	r0, [r7, #12]
 800994e:	f001 fa05 	bl	800ad5c <USBD_LL_PrepareReceive>
 8009952:	e04e      	b.n	80099f2 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009954:	697b      	ldr	r3, [r7, #20]
 8009956:	689b      	ldr	r3, [r3, #8]
 8009958:	697a      	ldr	r2, [r7, #20]
 800995a:	6912      	ldr	r2, [r2, #16]
 800995c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009960:	fb02 f201 	mul.w	r2, r2, r1
 8009964:	1a9b      	subs	r3, r3, r2
 8009966:	2b00      	cmp	r3, #0
 8009968:	d11c      	bne.n	80099a4 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800996a:	697b      	ldr	r3, [r7, #20]
 800996c:	689a      	ldr	r2, [r3, #8]
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009972:	429a      	cmp	r2, r3
 8009974:	d316      	bcc.n	80099a4 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	689a      	ldr	r2, [r3, #8]
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009980:	429a      	cmp	r2, r3
 8009982:	d20f      	bcs.n	80099a4 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009984:	2200      	movs	r2, #0
 8009986:	2100      	movs	r1, #0
 8009988:	68f8      	ldr	r0, [r7, #12]
 800998a:	f000 fe3d 	bl	800a608 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	2200      	movs	r2, #0
 8009992:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009996:	2300      	movs	r3, #0
 8009998:	2200      	movs	r2, #0
 800999a:	2100      	movs	r1, #0
 800999c:	68f8      	ldr	r0, [r7, #12]
 800999e:	f001 f9dd 	bl	800ad5c <USBD_LL_PrepareReceive>
 80099a2:	e026      	b.n	80099f2 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099aa:	68db      	ldr	r3, [r3, #12]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d00a      	beq.n	80099c6 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80099b6:	2b03      	cmp	r3, #3
 80099b8:	d105      	bne.n	80099c6 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099c0:	68db      	ldr	r3, [r3, #12]
 80099c2:	68f8      	ldr	r0, [r7, #12]
 80099c4:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80099c6:	2180      	movs	r1, #128	; 0x80
 80099c8:	68f8      	ldr	r0, [r7, #12]
 80099ca:	f001 f921 	bl	800ac10 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80099ce:	68f8      	ldr	r0, [r7, #12]
 80099d0:	f000 fe51 	bl	800a676 <USBD_CtlReceiveStatus>
 80099d4:	e00d      	b.n	80099f2 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80099dc:	2b04      	cmp	r3, #4
 80099de:	d004      	beq.n	80099ea <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d103      	bne.n	80099f2 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80099ea:	2180      	movs	r1, #128	; 0x80
 80099ec:	68f8      	ldr	r0, [r7, #12]
 80099ee:	f001 f90f 	bl	800ac10 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80099f8:	2b01      	cmp	r3, #1
 80099fa:	d11d      	bne.n	8009a38 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80099fc:	68f8      	ldr	r0, [r7, #12]
 80099fe:	f7ff fe82 	bl	8009706 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	2200      	movs	r2, #0
 8009a06:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009a0a:	e015      	b.n	8009a38 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a12:	695b      	ldr	r3, [r3, #20]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d00d      	beq.n	8009a34 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009a1e:	2b03      	cmp	r3, #3
 8009a20:	d108      	bne.n	8009a34 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a28:	695b      	ldr	r3, [r3, #20]
 8009a2a:	7afa      	ldrb	r2, [r7, #11]
 8009a2c:	4611      	mov	r1, r2
 8009a2e:	68f8      	ldr	r0, [r7, #12]
 8009a30:	4798      	blx	r3
 8009a32:	e001      	b.n	8009a38 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009a34:	2302      	movs	r3, #2
 8009a36:	e000      	b.n	8009a3a <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009a38:	2300      	movs	r3, #0
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3718      	adds	r7, #24
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}

08009a42 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009a42:	b580      	push	{r7, lr}
 8009a44:	b082      	sub	sp, #8
 8009a46:	af00      	add	r7, sp, #0
 8009a48:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009a4a:	2340      	movs	r3, #64	; 0x40
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	2100      	movs	r1, #0
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f001 f8b7 	bl	800abc4 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2201      	movs	r2, #1
 8009a5a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2240      	movs	r2, #64	; 0x40
 8009a62:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009a66:	2340      	movs	r3, #64	; 0x40
 8009a68:	2200      	movs	r2, #0
 8009a6a:	2180      	movs	r1, #128	; 0x80
 8009a6c:	6878      	ldr	r0, [r7, #4]
 8009a6e:	f001 f8a9 	bl	800abc4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2201      	movs	r2, #1
 8009a76:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2240      	movs	r2, #64	; 0x40
 8009a7c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2201      	movs	r2, #1
 8009a82:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2200      	movs	r2, #0
 8009a92:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2200      	movs	r2, #0
 8009a98:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d009      	beq.n	8009aba <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	687a      	ldr	r2, [r7, #4]
 8009ab0:	6852      	ldr	r2, [r2, #4]
 8009ab2:	b2d2      	uxtb	r2, r2
 8009ab4:	4611      	mov	r1, r2
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	4798      	blx	r3
  }

  return USBD_OK;
 8009aba:	2300      	movs	r3, #0
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3708      	adds	r7, #8
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bd80      	pop	{r7, pc}

08009ac4 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b083      	sub	sp, #12
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
 8009acc:	460b      	mov	r3, r1
 8009ace:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	78fa      	ldrb	r2, [r7, #3]
 8009ad4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009ad6:	2300      	movs	r3, #0
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	370c      	adds	r7, #12
 8009adc:	46bd      	mov	sp, r7
 8009ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae2:	4770      	bx	lr

08009ae4 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009ae4:	b480      	push	{r7}
 8009ae6:	b083      	sub	sp, #12
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2204      	movs	r2, #4
 8009afc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009b00:	2300      	movs	r3, #0
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	370c      	adds	r7, #12
 8009b06:	46bd      	mov	sp, r7
 8009b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0c:	4770      	bx	lr

08009b0e <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009b0e:	b480      	push	{r7}
 8009b10:	b083      	sub	sp, #12
 8009b12:	af00      	add	r7, sp, #0
 8009b14:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b1c:	2b04      	cmp	r3, #4
 8009b1e:	d105      	bne.n	8009b2c <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009b2c:	2300      	movs	r3, #0
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	370c      	adds	r7, #12
 8009b32:	46bd      	mov	sp, r7
 8009b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b38:	4770      	bx	lr

08009b3a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009b3a:	b580      	push	{r7, lr}
 8009b3c:	b082      	sub	sp, #8
 8009b3e:	af00      	add	r7, sp, #0
 8009b40:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b48:	2b03      	cmp	r3, #3
 8009b4a:	d10b      	bne.n	8009b64 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b52:	69db      	ldr	r3, [r3, #28]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d005      	beq.n	8009b64 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b5e:	69db      	ldr	r3, [r3, #28]
 8009b60:	6878      	ldr	r0, [r7, #4]
 8009b62:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009b64:	2300      	movs	r3, #0
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3708      	adds	r7, #8
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bd80      	pop	{r7, pc}
	...

08009b70 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b084      	sub	sp, #16
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	781b      	ldrb	r3, [r3, #0]
 8009b82:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009b86:	2b20      	cmp	r3, #32
 8009b88:	d004      	beq.n	8009b94 <USBD_StdDevReq+0x24>
 8009b8a:	2b40      	cmp	r3, #64	; 0x40
 8009b8c:	d002      	beq.n	8009b94 <USBD_StdDevReq+0x24>
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d008      	beq.n	8009ba4 <USBD_StdDevReq+0x34>
 8009b92:	e04c      	b.n	8009c2e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b9a:	689b      	ldr	r3, [r3, #8]
 8009b9c:	6839      	ldr	r1, [r7, #0]
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	4798      	blx	r3
      break;
 8009ba2:	e049      	b.n	8009c38 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	785b      	ldrb	r3, [r3, #1]
 8009ba8:	2b09      	cmp	r3, #9
 8009baa:	d83a      	bhi.n	8009c22 <USBD_StdDevReq+0xb2>
 8009bac:	a201      	add	r2, pc, #4	; (adr r2, 8009bb4 <USBD_StdDevReq+0x44>)
 8009bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bb2:	bf00      	nop
 8009bb4:	08009c05 	.word	0x08009c05
 8009bb8:	08009c19 	.word	0x08009c19
 8009bbc:	08009c23 	.word	0x08009c23
 8009bc0:	08009c0f 	.word	0x08009c0f
 8009bc4:	08009c23 	.word	0x08009c23
 8009bc8:	08009be7 	.word	0x08009be7
 8009bcc:	08009bdd 	.word	0x08009bdd
 8009bd0:	08009c23 	.word	0x08009c23
 8009bd4:	08009bfb 	.word	0x08009bfb
 8009bd8:	08009bf1 	.word	0x08009bf1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009bdc:	6839      	ldr	r1, [r7, #0]
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f000 f9d4 	bl	8009f8c <USBD_GetDescriptor>
          break;
 8009be4:	e022      	b.n	8009c2c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009be6:	6839      	ldr	r1, [r7, #0]
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f000 fb37 	bl	800a25c <USBD_SetAddress>
          break;
 8009bee:	e01d      	b.n	8009c2c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009bf0:	6839      	ldr	r1, [r7, #0]
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f000 fb74 	bl	800a2e0 <USBD_SetConfig>
          break;
 8009bf8:	e018      	b.n	8009c2c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009bfa:	6839      	ldr	r1, [r7, #0]
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	f000 fbfd 	bl	800a3fc <USBD_GetConfig>
          break;
 8009c02:	e013      	b.n	8009c2c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009c04:	6839      	ldr	r1, [r7, #0]
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f000 fc2c 	bl	800a464 <USBD_GetStatus>
          break;
 8009c0c:	e00e      	b.n	8009c2c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009c0e:	6839      	ldr	r1, [r7, #0]
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f000 fc5a 	bl	800a4ca <USBD_SetFeature>
          break;
 8009c16:	e009      	b.n	8009c2c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009c18:	6839      	ldr	r1, [r7, #0]
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 fc69 	bl	800a4f2 <USBD_ClrFeature>
          break;
 8009c20:	e004      	b.n	8009c2c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009c22:	6839      	ldr	r1, [r7, #0]
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f000 fcc2 	bl	800a5ae <USBD_CtlError>
          break;
 8009c2a:	bf00      	nop
      }
      break;
 8009c2c:	e004      	b.n	8009c38 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009c2e:	6839      	ldr	r1, [r7, #0]
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 fcbc 	bl	800a5ae <USBD_CtlError>
      break;
 8009c36:	bf00      	nop
  }

  return ret;
 8009c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3710      	adds	r7, #16
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}
 8009c42:	bf00      	nop

08009c44 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b084      	sub	sp, #16
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
 8009c4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	781b      	ldrb	r3, [r3, #0]
 8009c56:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009c5a:	2b20      	cmp	r3, #32
 8009c5c:	d003      	beq.n	8009c66 <USBD_StdItfReq+0x22>
 8009c5e:	2b40      	cmp	r3, #64	; 0x40
 8009c60:	d001      	beq.n	8009c66 <USBD_StdItfReq+0x22>
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d12a      	bne.n	8009cbc <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c6c:	3b01      	subs	r3, #1
 8009c6e:	2b02      	cmp	r3, #2
 8009c70:	d81d      	bhi.n	8009cae <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	889b      	ldrh	r3, [r3, #4]
 8009c76:	b2db      	uxtb	r3, r3
 8009c78:	2b01      	cmp	r3, #1
 8009c7a:	d813      	bhi.n	8009ca4 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c82:	689b      	ldr	r3, [r3, #8]
 8009c84:	6839      	ldr	r1, [r7, #0]
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	4798      	blx	r3
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	88db      	ldrh	r3, [r3, #6]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d110      	bne.n	8009cb8 <USBD_StdItfReq+0x74>
 8009c96:	7bfb      	ldrb	r3, [r7, #15]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d10d      	bne.n	8009cb8 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f000 fcd7 	bl	800a650 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009ca2:	e009      	b.n	8009cb8 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8009ca4:	6839      	ldr	r1, [r7, #0]
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f000 fc81 	bl	800a5ae <USBD_CtlError>
          break;
 8009cac:	e004      	b.n	8009cb8 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8009cae:	6839      	ldr	r1, [r7, #0]
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f000 fc7c 	bl	800a5ae <USBD_CtlError>
          break;
 8009cb6:	e000      	b.n	8009cba <USBD_StdItfReq+0x76>
          break;
 8009cb8:	bf00      	nop
      }
      break;
 8009cba:	e004      	b.n	8009cc6 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8009cbc:	6839      	ldr	r1, [r7, #0]
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f000 fc75 	bl	800a5ae <USBD_CtlError>
      break;
 8009cc4:	bf00      	nop
  }

  return USBD_OK;
 8009cc6:	2300      	movs	r3, #0
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	3710      	adds	r7, #16
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}

08009cd0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b084      	sub	sp, #16
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
 8009cd8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009cda:	2300      	movs	r3, #0
 8009cdc:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	889b      	ldrh	r3, [r3, #4]
 8009ce2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	781b      	ldrb	r3, [r3, #0]
 8009ce8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009cec:	2b20      	cmp	r3, #32
 8009cee:	d004      	beq.n	8009cfa <USBD_StdEPReq+0x2a>
 8009cf0:	2b40      	cmp	r3, #64	; 0x40
 8009cf2:	d002      	beq.n	8009cfa <USBD_StdEPReq+0x2a>
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d008      	beq.n	8009d0a <USBD_StdEPReq+0x3a>
 8009cf8:	e13d      	b.n	8009f76 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d00:	689b      	ldr	r3, [r3, #8]
 8009d02:	6839      	ldr	r1, [r7, #0]
 8009d04:	6878      	ldr	r0, [r7, #4]
 8009d06:	4798      	blx	r3
      break;
 8009d08:	e13a      	b.n	8009f80 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	781b      	ldrb	r3, [r3, #0]
 8009d0e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009d12:	2b20      	cmp	r3, #32
 8009d14:	d10a      	bne.n	8009d2c <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d1c:	689b      	ldr	r3, [r3, #8]
 8009d1e:	6839      	ldr	r1, [r7, #0]
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	4798      	blx	r3
 8009d24:	4603      	mov	r3, r0
 8009d26:	73fb      	strb	r3, [r7, #15]

        return ret;
 8009d28:	7bfb      	ldrb	r3, [r7, #15]
 8009d2a:	e12a      	b.n	8009f82 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	785b      	ldrb	r3, [r3, #1]
 8009d30:	2b01      	cmp	r3, #1
 8009d32:	d03e      	beq.n	8009db2 <USBD_StdEPReq+0xe2>
 8009d34:	2b03      	cmp	r3, #3
 8009d36:	d002      	beq.n	8009d3e <USBD_StdEPReq+0x6e>
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d070      	beq.n	8009e1e <USBD_StdEPReq+0x14e>
 8009d3c:	e115      	b.n	8009f6a <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d44:	2b02      	cmp	r3, #2
 8009d46:	d002      	beq.n	8009d4e <USBD_StdEPReq+0x7e>
 8009d48:	2b03      	cmp	r3, #3
 8009d4a:	d015      	beq.n	8009d78 <USBD_StdEPReq+0xa8>
 8009d4c:	e02b      	b.n	8009da6 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009d4e:	7bbb      	ldrb	r3, [r7, #14]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d00c      	beq.n	8009d6e <USBD_StdEPReq+0x9e>
 8009d54:	7bbb      	ldrb	r3, [r7, #14]
 8009d56:	2b80      	cmp	r3, #128	; 0x80
 8009d58:	d009      	beq.n	8009d6e <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009d5a:	7bbb      	ldrb	r3, [r7, #14]
 8009d5c:	4619      	mov	r1, r3
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f000 ff56 	bl	800ac10 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009d64:	2180      	movs	r1, #128	; 0x80
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	f000 ff52 	bl	800ac10 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009d6c:	e020      	b.n	8009db0 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8009d6e:	6839      	ldr	r1, [r7, #0]
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f000 fc1c 	bl	800a5ae <USBD_CtlError>
              break;
 8009d76:	e01b      	b.n	8009db0 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	885b      	ldrh	r3, [r3, #2]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d10e      	bne.n	8009d9e <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8009d80:	7bbb      	ldrb	r3, [r7, #14]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d00b      	beq.n	8009d9e <USBD_StdEPReq+0xce>
 8009d86:	7bbb      	ldrb	r3, [r7, #14]
 8009d88:	2b80      	cmp	r3, #128	; 0x80
 8009d8a:	d008      	beq.n	8009d9e <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	88db      	ldrh	r3, [r3, #6]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d104      	bne.n	8009d9e <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8009d94:	7bbb      	ldrb	r3, [r7, #14]
 8009d96:	4619      	mov	r1, r3
 8009d98:	6878      	ldr	r0, [r7, #4]
 8009d9a:	f000 ff39 	bl	800ac10 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f000 fc56 	bl	800a650 <USBD_CtlSendStatus>

              break;
 8009da4:	e004      	b.n	8009db0 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8009da6:	6839      	ldr	r1, [r7, #0]
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f000 fc00 	bl	800a5ae <USBD_CtlError>
              break;
 8009dae:	bf00      	nop
          }
          break;
 8009db0:	e0e0      	b.n	8009f74 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009db8:	2b02      	cmp	r3, #2
 8009dba:	d002      	beq.n	8009dc2 <USBD_StdEPReq+0xf2>
 8009dbc:	2b03      	cmp	r3, #3
 8009dbe:	d015      	beq.n	8009dec <USBD_StdEPReq+0x11c>
 8009dc0:	e026      	b.n	8009e10 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009dc2:	7bbb      	ldrb	r3, [r7, #14]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d00c      	beq.n	8009de2 <USBD_StdEPReq+0x112>
 8009dc8:	7bbb      	ldrb	r3, [r7, #14]
 8009dca:	2b80      	cmp	r3, #128	; 0x80
 8009dcc:	d009      	beq.n	8009de2 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009dce:	7bbb      	ldrb	r3, [r7, #14]
 8009dd0:	4619      	mov	r1, r3
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f000 ff1c 	bl	800ac10 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009dd8:	2180      	movs	r1, #128	; 0x80
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f000 ff18 	bl	800ac10 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009de0:	e01c      	b.n	8009e1c <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8009de2:	6839      	ldr	r1, [r7, #0]
 8009de4:	6878      	ldr	r0, [r7, #4]
 8009de6:	f000 fbe2 	bl	800a5ae <USBD_CtlError>
              break;
 8009dea:	e017      	b.n	8009e1c <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	885b      	ldrh	r3, [r3, #2]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d112      	bne.n	8009e1a <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009df4:	7bbb      	ldrb	r3, [r7, #14]
 8009df6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d004      	beq.n	8009e08 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8009dfe:	7bbb      	ldrb	r3, [r7, #14]
 8009e00:	4619      	mov	r1, r3
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f000 ff23 	bl	800ac4e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f000 fc21 	bl	800a650 <USBD_CtlSendStatus>
              }
              break;
 8009e0e:	e004      	b.n	8009e1a <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8009e10:	6839      	ldr	r1, [r7, #0]
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	f000 fbcb 	bl	800a5ae <USBD_CtlError>
              break;
 8009e18:	e000      	b.n	8009e1c <USBD_StdEPReq+0x14c>
              break;
 8009e1a:	bf00      	nop
          }
          break;
 8009e1c:	e0aa      	b.n	8009f74 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e24:	2b02      	cmp	r3, #2
 8009e26:	d002      	beq.n	8009e2e <USBD_StdEPReq+0x15e>
 8009e28:	2b03      	cmp	r3, #3
 8009e2a:	d032      	beq.n	8009e92 <USBD_StdEPReq+0x1c2>
 8009e2c:	e097      	b.n	8009f5e <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009e2e:	7bbb      	ldrb	r3, [r7, #14]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d007      	beq.n	8009e44 <USBD_StdEPReq+0x174>
 8009e34:	7bbb      	ldrb	r3, [r7, #14]
 8009e36:	2b80      	cmp	r3, #128	; 0x80
 8009e38:	d004      	beq.n	8009e44 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8009e3a:	6839      	ldr	r1, [r7, #0]
 8009e3c:	6878      	ldr	r0, [r7, #4]
 8009e3e:	f000 fbb6 	bl	800a5ae <USBD_CtlError>
                break;
 8009e42:	e091      	b.n	8009f68 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009e44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	da0b      	bge.n	8009e64 <USBD_StdEPReq+0x194>
 8009e4c:	7bbb      	ldrb	r3, [r7, #14]
 8009e4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009e52:	4613      	mov	r3, r2
 8009e54:	009b      	lsls	r3, r3, #2
 8009e56:	4413      	add	r3, r2
 8009e58:	009b      	lsls	r3, r3, #2
 8009e5a:	3310      	adds	r3, #16
 8009e5c:	687a      	ldr	r2, [r7, #4]
 8009e5e:	4413      	add	r3, r2
 8009e60:	3304      	adds	r3, #4
 8009e62:	e00b      	b.n	8009e7c <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009e64:	7bbb      	ldrb	r3, [r7, #14]
 8009e66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009e6a:	4613      	mov	r3, r2
 8009e6c:	009b      	lsls	r3, r3, #2
 8009e6e:	4413      	add	r3, r2
 8009e70:	009b      	lsls	r3, r3, #2
 8009e72:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009e76:	687a      	ldr	r2, [r7, #4]
 8009e78:	4413      	add	r3, r2
 8009e7a:	3304      	adds	r3, #4
 8009e7c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009e7e:	68bb      	ldr	r3, [r7, #8]
 8009e80:	2200      	movs	r2, #0
 8009e82:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	2202      	movs	r2, #2
 8009e88:	4619      	mov	r1, r3
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f000 fba0 	bl	800a5d0 <USBD_CtlSendData>
              break;
 8009e90:	e06a      	b.n	8009f68 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009e92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	da11      	bge.n	8009ebe <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009e9a:	7bbb      	ldrb	r3, [r7, #14]
 8009e9c:	f003 020f 	and.w	r2, r3, #15
 8009ea0:	6879      	ldr	r1, [r7, #4]
 8009ea2:	4613      	mov	r3, r2
 8009ea4:	009b      	lsls	r3, r3, #2
 8009ea6:	4413      	add	r3, r2
 8009ea8:	009b      	lsls	r3, r3, #2
 8009eaa:	440b      	add	r3, r1
 8009eac:	3318      	adds	r3, #24
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d117      	bne.n	8009ee4 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8009eb4:	6839      	ldr	r1, [r7, #0]
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f000 fb79 	bl	800a5ae <USBD_CtlError>
                  break;
 8009ebc:	e054      	b.n	8009f68 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009ebe:	7bbb      	ldrb	r3, [r7, #14]
 8009ec0:	f003 020f 	and.w	r2, r3, #15
 8009ec4:	6879      	ldr	r1, [r7, #4]
 8009ec6:	4613      	mov	r3, r2
 8009ec8:	009b      	lsls	r3, r3, #2
 8009eca:	4413      	add	r3, r2
 8009ecc:	009b      	lsls	r3, r3, #2
 8009ece:	440b      	add	r3, r1
 8009ed0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d104      	bne.n	8009ee4 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8009eda:	6839      	ldr	r1, [r7, #0]
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	f000 fb66 	bl	800a5ae <USBD_CtlError>
                  break;
 8009ee2:	e041      	b.n	8009f68 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009ee4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	da0b      	bge.n	8009f04 <USBD_StdEPReq+0x234>
 8009eec:	7bbb      	ldrb	r3, [r7, #14]
 8009eee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009ef2:	4613      	mov	r3, r2
 8009ef4:	009b      	lsls	r3, r3, #2
 8009ef6:	4413      	add	r3, r2
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	3310      	adds	r3, #16
 8009efc:	687a      	ldr	r2, [r7, #4]
 8009efe:	4413      	add	r3, r2
 8009f00:	3304      	adds	r3, #4
 8009f02:	e00b      	b.n	8009f1c <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009f04:	7bbb      	ldrb	r3, [r7, #14]
 8009f06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f0a:	4613      	mov	r3, r2
 8009f0c:	009b      	lsls	r3, r3, #2
 8009f0e:	4413      	add	r3, r2
 8009f10:	009b      	lsls	r3, r3, #2
 8009f12:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009f16:	687a      	ldr	r2, [r7, #4]
 8009f18:	4413      	add	r3, r2
 8009f1a:	3304      	adds	r3, #4
 8009f1c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009f1e:	7bbb      	ldrb	r3, [r7, #14]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d002      	beq.n	8009f2a <USBD_StdEPReq+0x25a>
 8009f24:	7bbb      	ldrb	r3, [r7, #14]
 8009f26:	2b80      	cmp	r3, #128	; 0x80
 8009f28:	d103      	bne.n	8009f32 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	601a      	str	r2, [r3, #0]
 8009f30:	e00e      	b.n	8009f50 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009f32:	7bbb      	ldrb	r3, [r7, #14]
 8009f34:	4619      	mov	r1, r3
 8009f36:	6878      	ldr	r0, [r7, #4]
 8009f38:	f000 fea8 	bl	800ac8c <USBD_LL_IsStallEP>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d003      	beq.n	8009f4a <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	2201      	movs	r2, #1
 8009f46:	601a      	str	r2, [r3, #0]
 8009f48:	e002      	b.n	8009f50 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	2202      	movs	r2, #2
 8009f54:	4619      	mov	r1, r3
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f000 fb3a 	bl	800a5d0 <USBD_CtlSendData>
              break;
 8009f5c:	e004      	b.n	8009f68 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8009f5e:	6839      	ldr	r1, [r7, #0]
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f000 fb24 	bl	800a5ae <USBD_CtlError>
              break;
 8009f66:	bf00      	nop
          }
          break;
 8009f68:	e004      	b.n	8009f74 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8009f6a:	6839      	ldr	r1, [r7, #0]
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	f000 fb1e 	bl	800a5ae <USBD_CtlError>
          break;
 8009f72:	bf00      	nop
      }
      break;
 8009f74:	e004      	b.n	8009f80 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8009f76:	6839      	ldr	r1, [r7, #0]
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f000 fb18 	bl	800a5ae <USBD_CtlError>
      break;
 8009f7e:	bf00      	nop
  }

  return ret;
 8009f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f82:	4618      	mov	r0, r3
 8009f84:	3710      	adds	r7, #16
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}
	...

08009f8c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009f8c:	b580      	push	{r7, lr}
 8009f8e:	b084      	sub	sp, #16
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
 8009f94:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009f96:	2300      	movs	r3, #0
 8009f98:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	885b      	ldrh	r3, [r3, #2]
 8009fa6:	0a1b      	lsrs	r3, r3, #8
 8009fa8:	b29b      	uxth	r3, r3
 8009faa:	3b01      	subs	r3, #1
 8009fac:	2b06      	cmp	r3, #6
 8009fae:	f200 8128 	bhi.w	800a202 <USBD_GetDescriptor+0x276>
 8009fb2:	a201      	add	r2, pc, #4	; (adr r2, 8009fb8 <USBD_GetDescriptor+0x2c>)
 8009fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fb8:	08009fd5 	.word	0x08009fd5
 8009fbc:	08009fed 	.word	0x08009fed
 8009fc0:	0800a02d 	.word	0x0800a02d
 8009fc4:	0800a203 	.word	0x0800a203
 8009fc8:	0800a203 	.word	0x0800a203
 8009fcc:	0800a1a3 	.word	0x0800a1a3
 8009fd0:	0800a1cf 	.word	0x0800a1cf
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	687a      	ldr	r2, [r7, #4]
 8009fde:	7c12      	ldrb	r2, [r2, #16]
 8009fe0:	f107 0108 	add.w	r1, r7, #8
 8009fe4:	4610      	mov	r0, r2
 8009fe6:	4798      	blx	r3
 8009fe8:	60f8      	str	r0, [r7, #12]
      break;
 8009fea:	e112      	b.n	800a212 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	7c1b      	ldrb	r3, [r3, #16]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d10d      	bne.n	800a010 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ffc:	f107 0208 	add.w	r2, r7, #8
 800a000:	4610      	mov	r0, r2
 800a002:	4798      	blx	r3
 800a004:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	3301      	adds	r3, #1
 800a00a:	2202      	movs	r2, #2
 800a00c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a00e:	e100      	b.n	800a212 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a018:	f107 0208 	add.w	r2, r7, #8
 800a01c:	4610      	mov	r0, r2
 800a01e:	4798      	blx	r3
 800a020:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	3301      	adds	r3, #1
 800a026:	2202      	movs	r2, #2
 800a028:	701a      	strb	r2, [r3, #0]
      break;
 800a02a:	e0f2      	b.n	800a212 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	885b      	ldrh	r3, [r3, #2]
 800a030:	b2db      	uxtb	r3, r3
 800a032:	2b05      	cmp	r3, #5
 800a034:	f200 80ac 	bhi.w	800a190 <USBD_GetDescriptor+0x204>
 800a038:	a201      	add	r2, pc, #4	; (adr r2, 800a040 <USBD_GetDescriptor+0xb4>)
 800a03a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a03e:	bf00      	nop
 800a040:	0800a059 	.word	0x0800a059
 800a044:	0800a08d 	.word	0x0800a08d
 800a048:	0800a0c1 	.word	0x0800a0c1
 800a04c:	0800a0f5 	.word	0x0800a0f5
 800a050:	0800a129 	.word	0x0800a129
 800a054:	0800a15d 	.word	0x0800a15d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a05e:	685b      	ldr	r3, [r3, #4]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d00b      	beq.n	800a07c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a06a:	685b      	ldr	r3, [r3, #4]
 800a06c:	687a      	ldr	r2, [r7, #4]
 800a06e:	7c12      	ldrb	r2, [r2, #16]
 800a070:	f107 0108 	add.w	r1, r7, #8
 800a074:	4610      	mov	r0, r2
 800a076:	4798      	blx	r3
 800a078:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a07a:	e091      	b.n	800a1a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a07c:	6839      	ldr	r1, [r7, #0]
 800a07e:	6878      	ldr	r0, [r7, #4]
 800a080:	f000 fa95 	bl	800a5ae <USBD_CtlError>
            err++;
 800a084:	7afb      	ldrb	r3, [r7, #11]
 800a086:	3301      	adds	r3, #1
 800a088:	72fb      	strb	r3, [r7, #11]
          break;
 800a08a:	e089      	b.n	800a1a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a092:	689b      	ldr	r3, [r3, #8]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d00b      	beq.n	800a0b0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a09e:	689b      	ldr	r3, [r3, #8]
 800a0a0:	687a      	ldr	r2, [r7, #4]
 800a0a2:	7c12      	ldrb	r2, [r2, #16]
 800a0a4:	f107 0108 	add.w	r1, r7, #8
 800a0a8:	4610      	mov	r0, r2
 800a0aa:	4798      	blx	r3
 800a0ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a0ae:	e077      	b.n	800a1a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a0b0:	6839      	ldr	r1, [r7, #0]
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f000 fa7b 	bl	800a5ae <USBD_CtlError>
            err++;
 800a0b8:	7afb      	ldrb	r3, [r7, #11]
 800a0ba:	3301      	adds	r3, #1
 800a0bc:	72fb      	strb	r3, [r7, #11]
          break;
 800a0be:	e06f      	b.n	800a1a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a0c6:	68db      	ldr	r3, [r3, #12]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d00b      	beq.n	800a0e4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a0d2:	68db      	ldr	r3, [r3, #12]
 800a0d4:	687a      	ldr	r2, [r7, #4]
 800a0d6:	7c12      	ldrb	r2, [r2, #16]
 800a0d8:	f107 0108 	add.w	r1, r7, #8
 800a0dc:	4610      	mov	r0, r2
 800a0de:	4798      	blx	r3
 800a0e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a0e2:	e05d      	b.n	800a1a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a0e4:	6839      	ldr	r1, [r7, #0]
 800a0e6:	6878      	ldr	r0, [r7, #4]
 800a0e8:	f000 fa61 	bl	800a5ae <USBD_CtlError>
            err++;
 800a0ec:	7afb      	ldrb	r3, [r7, #11]
 800a0ee:	3301      	adds	r3, #1
 800a0f0:	72fb      	strb	r3, [r7, #11]
          break;
 800a0f2:	e055      	b.n	800a1a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a0fa:	691b      	ldr	r3, [r3, #16]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d00b      	beq.n	800a118 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a106:	691b      	ldr	r3, [r3, #16]
 800a108:	687a      	ldr	r2, [r7, #4]
 800a10a:	7c12      	ldrb	r2, [r2, #16]
 800a10c:	f107 0108 	add.w	r1, r7, #8
 800a110:	4610      	mov	r0, r2
 800a112:	4798      	blx	r3
 800a114:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a116:	e043      	b.n	800a1a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a118:	6839      	ldr	r1, [r7, #0]
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f000 fa47 	bl	800a5ae <USBD_CtlError>
            err++;
 800a120:	7afb      	ldrb	r3, [r7, #11]
 800a122:	3301      	adds	r3, #1
 800a124:	72fb      	strb	r3, [r7, #11]
          break;
 800a126:	e03b      	b.n	800a1a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a12e:	695b      	ldr	r3, [r3, #20]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d00b      	beq.n	800a14c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a13a:	695b      	ldr	r3, [r3, #20]
 800a13c:	687a      	ldr	r2, [r7, #4]
 800a13e:	7c12      	ldrb	r2, [r2, #16]
 800a140:	f107 0108 	add.w	r1, r7, #8
 800a144:	4610      	mov	r0, r2
 800a146:	4798      	blx	r3
 800a148:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a14a:	e029      	b.n	800a1a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a14c:	6839      	ldr	r1, [r7, #0]
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	f000 fa2d 	bl	800a5ae <USBD_CtlError>
            err++;
 800a154:	7afb      	ldrb	r3, [r7, #11]
 800a156:	3301      	adds	r3, #1
 800a158:	72fb      	strb	r3, [r7, #11]
          break;
 800a15a:	e021      	b.n	800a1a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a162:	699b      	ldr	r3, [r3, #24]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d00b      	beq.n	800a180 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a16e:	699b      	ldr	r3, [r3, #24]
 800a170:	687a      	ldr	r2, [r7, #4]
 800a172:	7c12      	ldrb	r2, [r2, #16]
 800a174:	f107 0108 	add.w	r1, r7, #8
 800a178:	4610      	mov	r0, r2
 800a17a:	4798      	blx	r3
 800a17c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a17e:	e00f      	b.n	800a1a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a180:	6839      	ldr	r1, [r7, #0]
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 fa13 	bl	800a5ae <USBD_CtlError>
            err++;
 800a188:	7afb      	ldrb	r3, [r7, #11]
 800a18a:	3301      	adds	r3, #1
 800a18c:	72fb      	strb	r3, [r7, #11]
          break;
 800a18e:	e007      	b.n	800a1a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a190:	6839      	ldr	r1, [r7, #0]
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f000 fa0b 	bl	800a5ae <USBD_CtlError>
          err++;
 800a198:	7afb      	ldrb	r3, [r7, #11]
 800a19a:	3301      	adds	r3, #1
 800a19c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a19e:	e038      	b.n	800a212 <USBD_GetDescriptor+0x286>
 800a1a0:	e037      	b.n	800a212 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	7c1b      	ldrb	r3, [r3, #16]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d109      	bne.n	800a1be <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a1b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1b2:	f107 0208 	add.w	r2, r7, #8
 800a1b6:	4610      	mov	r0, r2
 800a1b8:	4798      	blx	r3
 800a1ba:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a1bc:	e029      	b.n	800a212 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a1be:	6839      	ldr	r1, [r7, #0]
 800a1c0:	6878      	ldr	r0, [r7, #4]
 800a1c2:	f000 f9f4 	bl	800a5ae <USBD_CtlError>
        err++;
 800a1c6:	7afb      	ldrb	r3, [r7, #11]
 800a1c8:	3301      	adds	r3, #1
 800a1ca:	72fb      	strb	r3, [r7, #11]
      break;
 800a1cc:	e021      	b.n	800a212 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	7c1b      	ldrb	r3, [r3, #16]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d10d      	bne.n	800a1f2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a1dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1de:	f107 0208 	add.w	r2, r7, #8
 800a1e2:	4610      	mov	r0, r2
 800a1e4:	4798      	blx	r3
 800a1e6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	3301      	adds	r3, #1
 800a1ec:	2207      	movs	r2, #7
 800a1ee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a1f0:	e00f      	b.n	800a212 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a1f2:	6839      	ldr	r1, [r7, #0]
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f000 f9da 	bl	800a5ae <USBD_CtlError>
        err++;
 800a1fa:	7afb      	ldrb	r3, [r7, #11]
 800a1fc:	3301      	adds	r3, #1
 800a1fe:	72fb      	strb	r3, [r7, #11]
      break;
 800a200:	e007      	b.n	800a212 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a202:	6839      	ldr	r1, [r7, #0]
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f000 f9d2 	bl	800a5ae <USBD_CtlError>
      err++;
 800a20a:	7afb      	ldrb	r3, [r7, #11]
 800a20c:	3301      	adds	r3, #1
 800a20e:	72fb      	strb	r3, [r7, #11]
      break;
 800a210:	bf00      	nop
  }

  if (err != 0U)
 800a212:	7afb      	ldrb	r3, [r7, #11]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d11c      	bne.n	800a252 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a218:	893b      	ldrh	r3, [r7, #8]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d011      	beq.n	800a242 <USBD_GetDescriptor+0x2b6>
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	88db      	ldrh	r3, [r3, #6]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d00d      	beq.n	800a242 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	88da      	ldrh	r2, [r3, #6]
 800a22a:	893b      	ldrh	r3, [r7, #8]
 800a22c:	4293      	cmp	r3, r2
 800a22e:	bf28      	it	cs
 800a230:	4613      	movcs	r3, r2
 800a232:	b29b      	uxth	r3, r3
 800a234:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a236:	893b      	ldrh	r3, [r7, #8]
 800a238:	461a      	mov	r2, r3
 800a23a:	68f9      	ldr	r1, [r7, #12]
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f000 f9c7 	bl	800a5d0 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	88db      	ldrh	r3, [r3, #6]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d104      	bne.n	800a254 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	f000 fa00 	bl	800a650 <USBD_CtlSendStatus>
 800a250:	e000      	b.n	800a254 <USBD_GetDescriptor+0x2c8>
    return;
 800a252:	bf00      	nop
    }
  }
}
 800a254:	3710      	adds	r7, #16
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}
 800a25a:	bf00      	nop

0800a25c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b084      	sub	sp, #16
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
 800a264:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	889b      	ldrh	r3, [r3, #4]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d130      	bne.n	800a2d0 <USBD_SetAddress+0x74>
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	88db      	ldrh	r3, [r3, #6]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d12c      	bne.n	800a2d0 <USBD_SetAddress+0x74>
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	885b      	ldrh	r3, [r3, #2]
 800a27a:	2b7f      	cmp	r3, #127	; 0x7f
 800a27c:	d828      	bhi.n	800a2d0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	885b      	ldrh	r3, [r3, #2]
 800a282:	b2db      	uxtb	r3, r3
 800a284:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a288:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a290:	2b03      	cmp	r3, #3
 800a292:	d104      	bne.n	800a29e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a294:	6839      	ldr	r1, [r7, #0]
 800a296:	6878      	ldr	r0, [r7, #4]
 800a298:	f000 f989 	bl	800a5ae <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a29c:	e01c      	b.n	800a2d8 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	7bfa      	ldrb	r2, [r7, #15]
 800a2a2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a2a6:	7bfb      	ldrb	r3, [r7, #15]
 800a2a8:	4619      	mov	r1, r3
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f000 fd14 	bl	800acd8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a2b0:	6878      	ldr	r0, [r7, #4]
 800a2b2:	f000 f9cd 	bl	800a650 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a2b6:	7bfb      	ldrb	r3, [r7, #15]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d004      	beq.n	800a2c6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2202      	movs	r2, #2
 800a2c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2c4:	e008      	b.n	800a2d8 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2201      	movs	r2, #1
 800a2ca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2ce:	e003      	b.n	800a2d8 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a2d0:	6839      	ldr	r1, [r7, #0]
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f000 f96b 	bl	800a5ae <USBD_CtlError>
  }
}
 800a2d8:	bf00      	nop
 800a2da:	3710      	adds	r7, #16
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bd80      	pop	{r7, pc}

0800a2e0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b082      	sub	sp, #8
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
 800a2e8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	885b      	ldrh	r3, [r3, #2]
 800a2ee:	b2da      	uxtb	r2, r3
 800a2f0:	4b41      	ldr	r3, [pc, #260]	; (800a3f8 <USBD_SetConfig+0x118>)
 800a2f2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a2f4:	4b40      	ldr	r3, [pc, #256]	; (800a3f8 <USBD_SetConfig+0x118>)
 800a2f6:	781b      	ldrb	r3, [r3, #0]
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d904      	bls.n	800a306 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a2fc:	6839      	ldr	r1, [r7, #0]
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f000 f955 	bl	800a5ae <USBD_CtlError>
 800a304:	e075      	b.n	800a3f2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a30c:	2b02      	cmp	r3, #2
 800a30e:	d002      	beq.n	800a316 <USBD_SetConfig+0x36>
 800a310:	2b03      	cmp	r3, #3
 800a312:	d023      	beq.n	800a35c <USBD_SetConfig+0x7c>
 800a314:	e062      	b.n	800a3dc <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a316:	4b38      	ldr	r3, [pc, #224]	; (800a3f8 <USBD_SetConfig+0x118>)
 800a318:	781b      	ldrb	r3, [r3, #0]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d01a      	beq.n	800a354 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a31e:	4b36      	ldr	r3, [pc, #216]	; (800a3f8 <USBD_SetConfig+0x118>)
 800a320:	781b      	ldrb	r3, [r3, #0]
 800a322:	461a      	mov	r2, r3
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2203      	movs	r2, #3
 800a32c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a330:	4b31      	ldr	r3, [pc, #196]	; (800a3f8 <USBD_SetConfig+0x118>)
 800a332:	781b      	ldrb	r3, [r3, #0]
 800a334:	4619      	mov	r1, r3
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f7ff f9f0 	bl	800971c <USBD_SetClassConfig>
 800a33c:	4603      	mov	r3, r0
 800a33e:	2b02      	cmp	r3, #2
 800a340:	d104      	bne.n	800a34c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a342:	6839      	ldr	r1, [r7, #0]
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f000 f932 	bl	800a5ae <USBD_CtlError>
            return;
 800a34a:	e052      	b.n	800a3f2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f000 f97f 	bl	800a650 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a352:	e04e      	b.n	800a3f2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a354:	6878      	ldr	r0, [r7, #4]
 800a356:	f000 f97b 	bl	800a650 <USBD_CtlSendStatus>
        break;
 800a35a:	e04a      	b.n	800a3f2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a35c:	4b26      	ldr	r3, [pc, #152]	; (800a3f8 <USBD_SetConfig+0x118>)
 800a35e:	781b      	ldrb	r3, [r3, #0]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d112      	bne.n	800a38a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2202      	movs	r2, #2
 800a368:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800a36c:	4b22      	ldr	r3, [pc, #136]	; (800a3f8 <USBD_SetConfig+0x118>)
 800a36e:	781b      	ldrb	r3, [r3, #0]
 800a370:	461a      	mov	r2, r3
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a376:	4b20      	ldr	r3, [pc, #128]	; (800a3f8 <USBD_SetConfig+0x118>)
 800a378:	781b      	ldrb	r3, [r3, #0]
 800a37a:	4619      	mov	r1, r3
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f7ff f9ec 	bl	800975a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f000 f964 	bl	800a650 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a388:	e033      	b.n	800a3f2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a38a:	4b1b      	ldr	r3, [pc, #108]	; (800a3f8 <USBD_SetConfig+0x118>)
 800a38c:	781b      	ldrb	r3, [r3, #0]
 800a38e:	461a      	mov	r2, r3
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	685b      	ldr	r3, [r3, #4]
 800a394:	429a      	cmp	r2, r3
 800a396:	d01d      	beq.n	800a3d4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	685b      	ldr	r3, [r3, #4]
 800a39c:	b2db      	uxtb	r3, r3
 800a39e:	4619      	mov	r1, r3
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f7ff f9da 	bl	800975a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a3a6:	4b14      	ldr	r3, [pc, #80]	; (800a3f8 <USBD_SetConfig+0x118>)
 800a3a8:	781b      	ldrb	r3, [r3, #0]
 800a3aa:	461a      	mov	r2, r3
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a3b0:	4b11      	ldr	r3, [pc, #68]	; (800a3f8 <USBD_SetConfig+0x118>)
 800a3b2:	781b      	ldrb	r3, [r3, #0]
 800a3b4:	4619      	mov	r1, r3
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f7ff f9b0 	bl	800971c <USBD_SetClassConfig>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	2b02      	cmp	r3, #2
 800a3c0:	d104      	bne.n	800a3cc <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a3c2:	6839      	ldr	r1, [r7, #0]
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f000 f8f2 	bl	800a5ae <USBD_CtlError>
            return;
 800a3ca:	e012      	b.n	800a3f2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f000 f93f 	bl	800a650 <USBD_CtlSendStatus>
        break;
 800a3d2:	e00e      	b.n	800a3f2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f000 f93b 	bl	800a650 <USBD_CtlSendStatus>
        break;
 800a3da:	e00a      	b.n	800a3f2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a3dc:	6839      	ldr	r1, [r7, #0]
 800a3de:	6878      	ldr	r0, [r7, #4]
 800a3e0:	f000 f8e5 	bl	800a5ae <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a3e4:	4b04      	ldr	r3, [pc, #16]	; (800a3f8 <USBD_SetConfig+0x118>)
 800a3e6:	781b      	ldrb	r3, [r3, #0]
 800a3e8:	4619      	mov	r1, r3
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f7ff f9b5 	bl	800975a <USBD_ClrClassConfig>
        break;
 800a3f0:	bf00      	nop
    }
  }
}
 800a3f2:	3708      	adds	r7, #8
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}
 800a3f8:	2000003c 	.word	0x2000003c

0800a3fc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b082      	sub	sp, #8
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
 800a404:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	88db      	ldrh	r3, [r3, #6]
 800a40a:	2b01      	cmp	r3, #1
 800a40c:	d004      	beq.n	800a418 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a40e:	6839      	ldr	r1, [r7, #0]
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	f000 f8cc 	bl	800a5ae <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a416:	e021      	b.n	800a45c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a41e:	2b01      	cmp	r3, #1
 800a420:	db17      	blt.n	800a452 <USBD_GetConfig+0x56>
 800a422:	2b02      	cmp	r3, #2
 800a424:	dd02      	ble.n	800a42c <USBD_GetConfig+0x30>
 800a426:	2b03      	cmp	r3, #3
 800a428:	d00b      	beq.n	800a442 <USBD_GetConfig+0x46>
 800a42a:	e012      	b.n	800a452 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2200      	movs	r2, #0
 800a430:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	3308      	adds	r3, #8
 800a436:	2201      	movs	r2, #1
 800a438:	4619      	mov	r1, r3
 800a43a:	6878      	ldr	r0, [r7, #4]
 800a43c:	f000 f8c8 	bl	800a5d0 <USBD_CtlSendData>
        break;
 800a440:	e00c      	b.n	800a45c <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	3304      	adds	r3, #4
 800a446:	2201      	movs	r2, #1
 800a448:	4619      	mov	r1, r3
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f000 f8c0 	bl	800a5d0 <USBD_CtlSendData>
        break;
 800a450:	e004      	b.n	800a45c <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800a452:	6839      	ldr	r1, [r7, #0]
 800a454:	6878      	ldr	r0, [r7, #4]
 800a456:	f000 f8aa 	bl	800a5ae <USBD_CtlError>
        break;
 800a45a:	bf00      	nop
}
 800a45c:	bf00      	nop
 800a45e:	3708      	adds	r7, #8
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}

0800a464 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b082      	sub	sp, #8
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
 800a46c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a474:	3b01      	subs	r3, #1
 800a476:	2b02      	cmp	r3, #2
 800a478:	d81e      	bhi.n	800a4b8 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	88db      	ldrh	r3, [r3, #6]
 800a47e:	2b02      	cmp	r3, #2
 800a480:	d004      	beq.n	800a48c <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a482:	6839      	ldr	r1, [r7, #0]
 800a484:	6878      	ldr	r0, [r7, #4]
 800a486:	f000 f892 	bl	800a5ae <USBD_CtlError>
        break;
 800a48a:	e01a      	b.n	800a4c2 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2201      	movs	r2, #1
 800a490:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d005      	beq.n	800a4a8 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	68db      	ldr	r3, [r3, #12]
 800a4a0:	f043 0202 	orr.w	r2, r3, #2
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	330c      	adds	r3, #12
 800a4ac:	2202      	movs	r2, #2
 800a4ae:	4619      	mov	r1, r3
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f000 f88d 	bl	800a5d0 <USBD_CtlSendData>
      break;
 800a4b6:	e004      	b.n	800a4c2 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a4b8:	6839      	ldr	r1, [r7, #0]
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f000 f877 	bl	800a5ae <USBD_CtlError>
      break;
 800a4c0:	bf00      	nop
  }
}
 800a4c2:	bf00      	nop
 800a4c4:	3708      	adds	r7, #8
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	bd80      	pop	{r7, pc}

0800a4ca <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a4ca:	b580      	push	{r7, lr}
 800a4cc:	b082      	sub	sp, #8
 800a4ce:	af00      	add	r7, sp, #0
 800a4d0:	6078      	str	r0, [r7, #4]
 800a4d2:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	885b      	ldrh	r3, [r3, #2]
 800a4d8:	2b01      	cmp	r3, #1
 800a4da:	d106      	bne.n	800a4ea <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2201      	movs	r2, #1
 800a4e0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f000 f8b3 	bl	800a650 <USBD_CtlSendStatus>
  }
}
 800a4ea:	bf00      	nop
 800a4ec:	3708      	adds	r7, #8
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bd80      	pop	{r7, pc}

0800a4f2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a4f2:	b580      	push	{r7, lr}
 800a4f4:	b082      	sub	sp, #8
 800a4f6:	af00      	add	r7, sp, #0
 800a4f8:	6078      	str	r0, [r7, #4]
 800a4fa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a502:	3b01      	subs	r3, #1
 800a504:	2b02      	cmp	r3, #2
 800a506:	d80b      	bhi.n	800a520 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	885b      	ldrh	r3, [r3, #2]
 800a50c:	2b01      	cmp	r3, #1
 800a50e:	d10c      	bne.n	800a52a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2200      	movs	r2, #0
 800a514:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800a518:	6878      	ldr	r0, [r7, #4]
 800a51a:	f000 f899 	bl	800a650 <USBD_CtlSendStatus>
      }
      break;
 800a51e:	e004      	b.n	800a52a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a520:	6839      	ldr	r1, [r7, #0]
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f000 f843 	bl	800a5ae <USBD_CtlError>
      break;
 800a528:	e000      	b.n	800a52c <USBD_ClrFeature+0x3a>
      break;
 800a52a:	bf00      	nop
  }
}
 800a52c:	bf00      	nop
 800a52e:	3708      	adds	r7, #8
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}

0800a534 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a534:	b480      	push	{r7}
 800a536:	b083      	sub	sp, #12
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
 800a53c:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a53e:	683b      	ldr	r3, [r7, #0]
 800a540:	781a      	ldrb	r2, [r3, #0]
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	785a      	ldrb	r2, [r3, #1]
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	3302      	adds	r3, #2
 800a552:	781b      	ldrb	r3, [r3, #0]
 800a554:	b29a      	uxth	r2, r3
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	3303      	adds	r3, #3
 800a55a:	781b      	ldrb	r3, [r3, #0]
 800a55c:	b29b      	uxth	r3, r3
 800a55e:	021b      	lsls	r3, r3, #8
 800a560:	b29b      	uxth	r3, r3
 800a562:	4413      	add	r3, r2
 800a564:	b29a      	uxth	r2, r3
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	3304      	adds	r3, #4
 800a56e:	781b      	ldrb	r3, [r3, #0]
 800a570:	b29a      	uxth	r2, r3
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	3305      	adds	r3, #5
 800a576:	781b      	ldrb	r3, [r3, #0]
 800a578:	b29b      	uxth	r3, r3
 800a57a:	021b      	lsls	r3, r3, #8
 800a57c:	b29b      	uxth	r3, r3
 800a57e:	4413      	add	r3, r2
 800a580:	b29a      	uxth	r2, r3
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	3306      	adds	r3, #6
 800a58a:	781b      	ldrb	r3, [r3, #0]
 800a58c:	b29a      	uxth	r2, r3
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	3307      	adds	r3, #7
 800a592:	781b      	ldrb	r3, [r3, #0]
 800a594:	b29b      	uxth	r3, r3
 800a596:	021b      	lsls	r3, r3, #8
 800a598:	b29b      	uxth	r3, r3
 800a59a:	4413      	add	r3, r2
 800a59c:	b29a      	uxth	r2, r3
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	80da      	strh	r2, [r3, #6]

}
 800a5a2:	bf00      	nop
 800a5a4:	370c      	adds	r7, #12
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ac:	4770      	bx	lr

0800a5ae <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a5ae:	b580      	push	{r7, lr}
 800a5b0:	b082      	sub	sp, #8
 800a5b2:	af00      	add	r7, sp, #0
 800a5b4:	6078      	str	r0, [r7, #4]
 800a5b6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a5b8:	2180      	movs	r1, #128	; 0x80
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f000 fb28 	bl	800ac10 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a5c0:	2100      	movs	r1, #0
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f000 fb24 	bl	800ac10 <USBD_LL_StallEP>
}
 800a5c8:	bf00      	nop
 800a5ca:	3708      	adds	r7, #8
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bd80      	pop	{r7, pc}

0800a5d0 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b084      	sub	sp, #16
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	60f8      	str	r0, [r7, #12]
 800a5d8:	60b9      	str	r1, [r7, #8]
 800a5da:	4613      	mov	r3, r2
 800a5dc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	2202      	movs	r2, #2
 800a5e2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a5e6:	88fa      	ldrh	r2, [r7, #6]
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a5ec:	88fa      	ldrh	r2, [r7, #6]
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a5f2:	88fb      	ldrh	r3, [r7, #6]
 800a5f4:	68ba      	ldr	r2, [r7, #8]
 800a5f6:	2100      	movs	r1, #0
 800a5f8:	68f8      	ldr	r0, [r7, #12]
 800a5fa:	f000 fb8c 	bl	800ad16 <USBD_LL_Transmit>

  return USBD_OK;
 800a5fe:	2300      	movs	r3, #0
}
 800a600:	4618      	mov	r0, r3
 800a602:	3710      	adds	r7, #16
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}

0800a608 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b084      	sub	sp, #16
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	60f8      	str	r0, [r7, #12]
 800a610:	60b9      	str	r1, [r7, #8]
 800a612:	4613      	mov	r3, r2
 800a614:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a616:	88fb      	ldrh	r3, [r7, #6]
 800a618:	68ba      	ldr	r2, [r7, #8]
 800a61a:	2100      	movs	r1, #0
 800a61c:	68f8      	ldr	r0, [r7, #12]
 800a61e:	f000 fb7a 	bl	800ad16 <USBD_LL_Transmit>

  return USBD_OK;
 800a622:	2300      	movs	r3, #0
}
 800a624:	4618      	mov	r0, r3
 800a626:	3710      	adds	r7, #16
 800a628:	46bd      	mov	sp, r7
 800a62a:	bd80      	pop	{r7, pc}

0800a62c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b084      	sub	sp, #16
 800a630:	af00      	add	r7, sp, #0
 800a632:	60f8      	str	r0, [r7, #12]
 800a634:	60b9      	str	r1, [r7, #8]
 800a636:	4613      	mov	r3, r2
 800a638:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a63a:	88fb      	ldrh	r3, [r7, #6]
 800a63c:	68ba      	ldr	r2, [r7, #8]
 800a63e:	2100      	movs	r1, #0
 800a640:	68f8      	ldr	r0, [r7, #12]
 800a642:	f000 fb8b 	bl	800ad5c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a646:	2300      	movs	r3, #0
}
 800a648:	4618      	mov	r0, r3
 800a64a:	3710      	adds	r7, #16
 800a64c:	46bd      	mov	sp, r7
 800a64e:	bd80      	pop	{r7, pc}

0800a650 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b082      	sub	sp, #8
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2204      	movs	r2, #4
 800a65c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a660:	2300      	movs	r3, #0
 800a662:	2200      	movs	r2, #0
 800a664:	2100      	movs	r1, #0
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 fb55 	bl	800ad16 <USBD_LL_Transmit>

  return USBD_OK;
 800a66c:	2300      	movs	r3, #0
}
 800a66e:	4618      	mov	r0, r3
 800a670:	3708      	adds	r7, #8
 800a672:	46bd      	mov	sp, r7
 800a674:	bd80      	pop	{r7, pc}

0800a676 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a676:	b580      	push	{r7, lr}
 800a678:	b082      	sub	sp, #8
 800a67a:	af00      	add	r7, sp, #0
 800a67c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2205      	movs	r2, #5
 800a682:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a686:	2300      	movs	r3, #0
 800a688:	2200      	movs	r2, #0
 800a68a:	2100      	movs	r1, #0
 800a68c:	6878      	ldr	r0, [r7, #4]
 800a68e:	f000 fb65 	bl	800ad5c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a692:	2300      	movs	r3, #0
}
 800a694:	4618      	mov	r0, r3
 800a696:	3708      	adds	r7, #8
 800a698:	46bd      	mov	sp, r7
 800a69a:	bd80      	pop	{r7, pc}

0800a69c <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a69c:	b480      	push	{r7}
 800a69e:	b085      	sub	sp, #20
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
 800a6a4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	685b      	ldr	r3, [r3, #4]
 800a6aa:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	68fa      	ldr	r2, [r7, #12]
 800a6b0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	689a      	ldr	r2, [r3, #8]
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	689b      	ldr	r3, [r3, #8]
 800a6be:	683a      	ldr	r2, [r7, #0]
 800a6c0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	683a      	ldr	r2, [r7, #0]
 800a6c6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	687a      	ldr	r2, [r7, #4]
 800a6cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	1c5a      	adds	r2, r3, #1
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	601a      	str	r2, [r3, #0]
}
 800a6d8:	bf00      	nop
 800a6da:	3714      	adds	r7, #20
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e2:	4770      	bx	lr

0800a6e4 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a6e4:	b480      	push	{r7}
 800a6e6:	b085      	sub	sp, #20
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	691b      	ldr	r3, [r3, #16]
 800a6f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	685b      	ldr	r3, [r3, #4]
 800a6f6:	687a      	ldr	r2, [r7, #4]
 800a6f8:	6892      	ldr	r2, [r2, #8]
 800a6fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	689b      	ldr	r3, [r3, #8]
 800a700:	687a      	ldr	r2, [r7, #4]
 800a702:	6852      	ldr	r2, [r2, #4]
 800a704:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	685b      	ldr	r3, [r3, #4]
 800a70a:	687a      	ldr	r2, [r7, #4]
 800a70c:	429a      	cmp	r2, r3
 800a70e:	d103      	bne.n	800a718 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	689a      	ldr	r2, [r3, #8]
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2200      	movs	r2, #0
 800a71c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	1e5a      	subs	r2, r3, #1
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	3714      	adds	r7, #20
 800a730:	46bd      	mov	sp, r7
 800a732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a736:	4770      	bx	lr

0800a738 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b086      	sub	sp, #24
 800a73c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a73e:	2300      	movs	r3, #0
 800a740:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a742:	4b51      	ldr	r3, [pc, #324]	; (800a888 <xTaskIncrementTick+0x150>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	2b00      	cmp	r3, #0
 800a748:	f040 808d 	bne.w	800a866 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a74c:	4b4f      	ldr	r3, [pc, #316]	; (800a88c <xTaskIncrementTick+0x154>)
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	3301      	adds	r3, #1
 800a752:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a754:	4a4d      	ldr	r2, [pc, #308]	; (800a88c <xTaskIncrementTick+0x154>)
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a75a:	693b      	ldr	r3, [r7, #16]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d11f      	bne.n	800a7a0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800a760:	4b4b      	ldr	r3, [pc, #300]	; (800a890 <xTaskIncrementTick+0x158>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d009      	beq.n	800a77e <xTaskIncrementTick+0x46>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a76a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a76e:	f383 8811 	msr	BASEPRI, r3
 800a772:	f3bf 8f6f 	isb	sy
 800a776:	f3bf 8f4f 	dsb	sy
 800a77a:	603b      	str	r3, [r7, #0]
 800a77c:	e7fe      	b.n	800a77c <xTaskIncrementTick+0x44>
 800a77e:	4b44      	ldr	r3, [pc, #272]	; (800a890 <xTaskIncrementTick+0x158>)
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	60fb      	str	r3, [r7, #12]
 800a784:	4b43      	ldr	r3, [pc, #268]	; (800a894 <xTaskIncrementTick+0x15c>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4a41      	ldr	r2, [pc, #260]	; (800a890 <xTaskIncrementTick+0x158>)
 800a78a:	6013      	str	r3, [r2, #0]
 800a78c:	4a41      	ldr	r2, [pc, #260]	; (800a894 <xTaskIncrementTick+0x15c>)
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	6013      	str	r3, [r2, #0]
 800a792:	4b41      	ldr	r3, [pc, #260]	; (800a898 <xTaskIncrementTick+0x160>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	3301      	adds	r3, #1
 800a798:	4a3f      	ldr	r2, [pc, #252]	; (800a898 <xTaskIncrementTick+0x160>)
 800a79a:	6013      	str	r3, [r2, #0]
 800a79c:	f000 f8e6 	bl	800a96c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a7a0:	4b3e      	ldr	r3, [pc, #248]	; (800a89c <xTaskIncrementTick+0x164>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	693a      	ldr	r2, [r7, #16]
 800a7a6:	429a      	cmp	r2, r3
 800a7a8:	d34e      	bcc.n	800a848 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a7aa:	4b39      	ldr	r3, [pc, #228]	; (800a890 <xTaskIncrementTick+0x158>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d101      	bne.n	800a7b8 <xTaskIncrementTick+0x80>
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	e000      	b.n	800a7ba <xTaskIncrementTick+0x82>
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d004      	beq.n	800a7c8 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a7be:	4b37      	ldr	r3, [pc, #220]	; (800a89c <xTaskIncrementTick+0x164>)
 800a7c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a7c4:	601a      	str	r2, [r3, #0]
					break;
 800a7c6:	e03f      	b.n	800a848 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a7c8:	4b31      	ldr	r3, [pc, #196]	; (800a890 <xTaskIncrementTick+0x158>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	68db      	ldr	r3, [r3, #12]
 800a7ce:	68db      	ldr	r3, [r3, #12]
 800a7d0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a7d2:	68bb      	ldr	r3, [r7, #8]
 800a7d4:	685b      	ldr	r3, [r3, #4]
 800a7d6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a7d8:	693a      	ldr	r2, [r7, #16]
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	429a      	cmp	r2, r3
 800a7de:	d203      	bcs.n	800a7e8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a7e0:	4a2e      	ldr	r2, [pc, #184]	; (800a89c <xTaskIncrementTick+0x164>)
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6013      	str	r3, [r2, #0]
						break;
 800a7e6:	e02f      	b.n	800a848 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	3304      	adds	r3, #4
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	f7ff ff79 	bl	800a6e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d004      	beq.n	800a804 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a7fa:	68bb      	ldr	r3, [r7, #8]
 800a7fc:	3318      	adds	r3, #24
 800a7fe:	4618      	mov	r0, r3
 800a800:	f7ff ff70 	bl	800a6e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a804:	68bb      	ldr	r3, [r7, #8]
 800a806:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a808:	4b25      	ldr	r3, [pc, #148]	; (800a8a0 <xTaskIncrementTick+0x168>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	429a      	cmp	r2, r3
 800a80e:	d903      	bls.n	800a818 <xTaskIncrementTick+0xe0>
 800a810:	68bb      	ldr	r3, [r7, #8]
 800a812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a814:	4a22      	ldr	r2, [pc, #136]	; (800a8a0 <xTaskIncrementTick+0x168>)
 800a816:	6013      	str	r3, [r2, #0]
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a81c:	4613      	mov	r3, r2
 800a81e:	009b      	lsls	r3, r3, #2
 800a820:	4413      	add	r3, r2
 800a822:	009b      	lsls	r3, r3, #2
 800a824:	4a1f      	ldr	r2, [pc, #124]	; (800a8a4 <xTaskIncrementTick+0x16c>)
 800a826:	441a      	add	r2, r3
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	3304      	adds	r3, #4
 800a82c:	4619      	mov	r1, r3
 800a82e:	4610      	mov	r0, r2
 800a830:	f7ff ff34 	bl	800a69c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a834:	68bb      	ldr	r3, [r7, #8]
 800a836:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a838:	4b1b      	ldr	r3, [pc, #108]	; (800a8a8 <xTaskIncrementTick+0x170>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a83e:	429a      	cmp	r2, r3
 800a840:	d3b3      	bcc.n	800a7aa <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800a842:	2301      	movs	r3, #1
 800a844:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a846:	e7b0      	b.n	800a7aa <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a848:	4b17      	ldr	r3, [pc, #92]	; (800a8a8 <xTaskIncrementTick+0x170>)
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a84e:	4915      	ldr	r1, [pc, #84]	; (800a8a4 <xTaskIncrementTick+0x16c>)
 800a850:	4613      	mov	r3, r2
 800a852:	009b      	lsls	r3, r3, #2
 800a854:	4413      	add	r3, r2
 800a856:	009b      	lsls	r3, r3, #2
 800a858:	440b      	add	r3, r1
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	2b01      	cmp	r3, #1
 800a85e:	d907      	bls.n	800a870 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800a860:	2301      	movs	r3, #1
 800a862:	617b      	str	r3, [r7, #20]
 800a864:	e004      	b.n	800a870 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a866:	4b11      	ldr	r3, [pc, #68]	; (800a8ac <xTaskIncrementTick+0x174>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	3301      	adds	r3, #1
 800a86c:	4a0f      	ldr	r2, [pc, #60]	; (800a8ac <xTaskIncrementTick+0x174>)
 800a86e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a870:	4b0f      	ldr	r3, [pc, #60]	; (800a8b0 <xTaskIncrementTick+0x178>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d001      	beq.n	800a87c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800a878:	2301      	movs	r3, #1
 800a87a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a87c:	697b      	ldr	r3, [r7, #20]
}
 800a87e:	4618      	mov	r0, r3
 800a880:	3718      	adds	r7, #24
 800a882:	46bd      	mov	sp, r7
 800a884:	bd80      	pop	{r7, pc}
 800a886:	bf00      	nop
 800a888:	200004c4 	.word	0x200004c4
 800a88c:	200004ac 	.word	0x200004ac
 800a890:	200004a4 	.word	0x200004a4
 800a894:	200004a8 	.word	0x200004a8
 800a898:	200004bc 	.word	0x200004bc
 800a89c:	200004c0 	.word	0x200004c0
 800a8a0:	200004b0 	.word	0x200004b0
 800a8a4:	20000044 	.word	0x20000044
 800a8a8:	20000040 	.word	0x20000040
 800a8ac:	200004b4 	.word	0x200004b4
 800a8b0:	200004b8 	.word	0x200004b8

0800a8b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b085      	sub	sp, #20
 800a8b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a8ba:	4b27      	ldr	r3, [pc, #156]	; (800a958 <vTaskSwitchContext+0xa4>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d003      	beq.n	800a8ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a8c2:	4b26      	ldr	r3, [pc, #152]	; (800a95c <vTaskSwitchContext+0xa8>)
 800a8c4:	2201      	movs	r2, #1
 800a8c6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a8c8:	e040      	b.n	800a94c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800a8ca:	4b24      	ldr	r3, [pc, #144]	; (800a95c <vTaskSwitchContext+0xa8>)
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800a8d0:	4b23      	ldr	r3, [pc, #140]	; (800a960 <vTaskSwitchContext+0xac>)
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	60fb      	str	r3, [r7, #12]
 800a8d6:	e00f      	b.n	800a8f8 <vTaskSwitchContext+0x44>
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d109      	bne.n	800a8f2 <vTaskSwitchContext+0x3e>
 800a8de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8e2:	f383 8811 	msr	BASEPRI, r3
 800a8e6:	f3bf 8f6f 	isb	sy
 800a8ea:	f3bf 8f4f 	dsb	sy
 800a8ee:	607b      	str	r3, [r7, #4]
 800a8f0:	e7fe      	b.n	800a8f0 <vTaskSwitchContext+0x3c>
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	3b01      	subs	r3, #1
 800a8f6:	60fb      	str	r3, [r7, #12]
 800a8f8:	491a      	ldr	r1, [pc, #104]	; (800a964 <vTaskSwitchContext+0xb0>)
 800a8fa:	68fa      	ldr	r2, [r7, #12]
 800a8fc:	4613      	mov	r3, r2
 800a8fe:	009b      	lsls	r3, r3, #2
 800a900:	4413      	add	r3, r2
 800a902:	009b      	lsls	r3, r3, #2
 800a904:	440b      	add	r3, r1
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d0e5      	beq.n	800a8d8 <vTaskSwitchContext+0x24>
 800a90c:	68fa      	ldr	r2, [r7, #12]
 800a90e:	4613      	mov	r3, r2
 800a910:	009b      	lsls	r3, r3, #2
 800a912:	4413      	add	r3, r2
 800a914:	009b      	lsls	r3, r3, #2
 800a916:	4a13      	ldr	r2, [pc, #76]	; (800a964 <vTaskSwitchContext+0xb0>)
 800a918:	4413      	add	r3, r2
 800a91a:	60bb      	str	r3, [r7, #8]
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	685b      	ldr	r3, [r3, #4]
 800a920:	685a      	ldr	r2, [r3, #4]
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	605a      	str	r2, [r3, #4]
 800a926:	68bb      	ldr	r3, [r7, #8]
 800a928:	685a      	ldr	r2, [r3, #4]
 800a92a:	68bb      	ldr	r3, [r7, #8]
 800a92c:	3308      	adds	r3, #8
 800a92e:	429a      	cmp	r2, r3
 800a930:	d104      	bne.n	800a93c <vTaskSwitchContext+0x88>
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	685b      	ldr	r3, [r3, #4]
 800a936:	685a      	ldr	r2, [r3, #4]
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	605a      	str	r2, [r3, #4]
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	685b      	ldr	r3, [r3, #4]
 800a940:	68db      	ldr	r3, [r3, #12]
 800a942:	4a09      	ldr	r2, [pc, #36]	; (800a968 <vTaskSwitchContext+0xb4>)
 800a944:	6013      	str	r3, [r2, #0]
 800a946:	4a06      	ldr	r2, [pc, #24]	; (800a960 <vTaskSwitchContext+0xac>)
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	6013      	str	r3, [r2, #0]
}
 800a94c:	bf00      	nop
 800a94e:	3714      	adds	r7, #20
 800a950:	46bd      	mov	sp, r7
 800a952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a956:	4770      	bx	lr
 800a958:	200004c4 	.word	0x200004c4
 800a95c:	200004b8 	.word	0x200004b8
 800a960:	200004b0 	.word	0x200004b0
 800a964:	20000044 	.word	0x20000044
 800a968:	20000040 	.word	0x20000040

0800a96c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a96c:	b480      	push	{r7}
 800a96e:	b083      	sub	sp, #12
 800a970:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a972:	4b0f      	ldr	r3, [pc, #60]	; (800a9b0 <prvResetNextTaskUnblockTime+0x44>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d101      	bne.n	800a980 <prvResetNextTaskUnblockTime+0x14>
 800a97c:	2301      	movs	r3, #1
 800a97e:	e000      	b.n	800a982 <prvResetNextTaskUnblockTime+0x16>
 800a980:	2300      	movs	r3, #0
 800a982:	2b00      	cmp	r3, #0
 800a984:	d004      	beq.n	800a990 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a986:	4b0b      	ldr	r3, [pc, #44]	; (800a9b4 <prvResetNextTaskUnblockTime+0x48>)
 800a988:	f04f 32ff 	mov.w	r2, #4294967295
 800a98c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a98e:	e008      	b.n	800a9a2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a990:	4b07      	ldr	r3, [pc, #28]	; (800a9b0 <prvResetNextTaskUnblockTime+0x44>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	68db      	ldr	r3, [r3, #12]
 800a996:	68db      	ldr	r3, [r3, #12]
 800a998:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	685b      	ldr	r3, [r3, #4]
 800a99e:	4a05      	ldr	r2, [pc, #20]	; (800a9b4 <prvResetNextTaskUnblockTime+0x48>)
 800a9a0:	6013      	str	r3, [r2, #0]
}
 800a9a2:	bf00      	nop
 800a9a4:	370c      	adds	r7, #12
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ac:	4770      	bx	lr
 800a9ae:	bf00      	nop
 800a9b0:	200004a4 	.word	0x200004a4
 800a9b4:	200004c0 	.word	0x200004c0
	...

0800a9c0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a9c0:	4b07      	ldr	r3, [pc, #28]	; (800a9e0 <pxCurrentTCBConst2>)
 800a9c2:	6819      	ldr	r1, [r3, #0]
 800a9c4:	6808      	ldr	r0, [r1, #0]
 800a9c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9ca:	f380 8809 	msr	PSP, r0
 800a9ce:	f3bf 8f6f 	isb	sy
 800a9d2:	f04f 0000 	mov.w	r0, #0
 800a9d6:	f380 8811 	msr	BASEPRI, r0
 800a9da:	4770      	bx	lr
 800a9dc:	f3af 8000 	nop.w

0800a9e0 <pxCurrentTCBConst2>:
 800a9e0:	20000040 	.word	0x20000040
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a9e4:	bf00      	nop
 800a9e6:	bf00      	nop
	...

0800a9f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a9f0:	f3ef 8009 	mrs	r0, PSP
 800a9f4:	f3bf 8f6f 	isb	sy
 800a9f8:	4b15      	ldr	r3, [pc, #84]	; (800aa50 <pxCurrentTCBConst>)
 800a9fa:	681a      	ldr	r2, [r3, #0]
 800a9fc:	f01e 0f10 	tst.w	lr, #16
 800aa00:	bf08      	it	eq
 800aa02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800aa06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa0a:	6010      	str	r0, [r2, #0]
 800aa0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800aa10:	f04f 0050 	mov.w	r0, #80	; 0x50
 800aa14:	f380 8811 	msr	BASEPRI, r0
 800aa18:	f3bf 8f4f 	dsb	sy
 800aa1c:	f3bf 8f6f 	isb	sy
 800aa20:	f7ff ff48 	bl	800a8b4 <vTaskSwitchContext>
 800aa24:	f04f 0000 	mov.w	r0, #0
 800aa28:	f380 8811 	msr	BASEPRI, r0
 800aa2c:	bc09      	pop	{r0, r3}
 800aa2e:	6819      	ldr	r1, [r3, #0]
 800aa30:	6808      	ldr	r0, [r1, #0]
 800aa32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa36:	f01e 0f10 	tst.w	lr, #16
 800aa3a:	bf08      	it	eq
 800aa3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800aa40:	f380 8809 	msr	PSP, r0
 800aa44:	f3bf 8f6f 	isb	sy
 800aa48:	4770      	bx	lr
 800aa4a:	bf00      	nop
 800aa4c:	f3af 8000 	nop.w

0800aa50 <pxCurrentTCBConst>:
 800aa50:	20000040 	.word	0x20000040
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aa54:	bf00      	nop
 800aa56:	bf00      	nop

0800aa58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b082      	sub	sp, #8
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa62:	f383 8811 	msr	BASEPRI, r3
 800aa66:	f3bf 8f6f 	isb	sy
 800aa6a:	f3bf 8f4f 	dsb	sy
 800aa6e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800aa70:	f7ff fe62 	bl	800a738 <xTaskIncrementTick>
 800aa74:	4603      	mov	r3, r0
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d003      	beq.n	800aa82 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800aa7a:	4b06      	ldr	r3, [pc, #24]	; (800aa94 <SysTick_Handler+0x3c>)
 800aa7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa80:	601a      	str	r2, [r3, #0]
 800aa82:	2300      	movs	r3, #0
 800aa84:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800aa8c:	bf00      	nop
 800aa8e:	3708      	adds	r7, #8
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}
 800aa94:	e000ed04 	.word	0xe000ed04

0800aa98 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b082      	sub	sp, #8
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800aaac:	4619      	mov	r1, r3
 800aaae:	4610      	mov	r0, r2
 800aab0:	f7fe fe66 	bl	8009780 <USBD_LL_SetupStage>
}
 800aab4:	bf00      	nop
 800aab6:	3708      	adds	r7, #8
 800aab8:	46bd      	mov	sp, r7
 800aaba:	bd80      	pop	{r7, pc}

0800aabc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b082      	sub	sp, #8
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
 800aac4:	460b      	mov	r3, r1
 800aac6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800aace:	78fb      	ldrb	r3, [r7, #3]
 800aad0:	687a      	ldr	r2, [r7, #4]
 800aad2:	015b      	lsls	r3, r3, #5
 800aad4:	4413      	add	r3, r2
 800aad6:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800aada:	681a      	ldr	r2, [r3, #0]
 800aadc:	78fb      	ldrb	r3, [r7, #3]
 800aade:	4619      	mov	r1, r3
 800aae0:	f7fe fe99 	bl	8009816 <USBD_LL_DataOutStage>
}
 800aae4:	bf00      	nop
 800aae6:	3708      	adds	r7, #8
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}

0800aaec <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b082      	sub	sp, #8
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	460b      	mov	r3, r1
 800aaf6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800aafe:	78fb      	ldrb	r3, [r7, #3]
 800ab00:	687a      	ldr	r2, [r7, #4]
 800ab02:	015b      	lsls	r3, r3, #5
 800ab04:	4413      	add	r3, r2
 800ab06:	333c      	adds	r3, #60	; 0x3c
 800ab08:	681a      	ldr	r2, [r3, #0]
 800ab0a:	78fb      	ldrb	r3, [r7, #3]
 800ab0c:	4619      	mov	r1, r3
 800ab0e:	f7fe fef3 	bl	80098f8 <USBD_LL_DataInStage>
}
 800ab12:	bf00      	nop
 800ab14:	3708      	adds	r7, #8
 800ab16:	46bd      	mov	sp, r7
 800ab18:	bd80      	pop	{r7, pc}

0800ab1a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab1a:	b580      	push	{r7, lr}
 800ab1c:	b082      	sub	sp, #8
 800ab1e:	af00      	add	r7, sp, #0
 800ab20:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800ab28:	4618      	mov	r0, r3
 800ab2a:	f7ff f806 	bl	8009b3a <USBD_LL_SOF>
}
 800ab2e:	bf00      	nop
 800ab30:	3708      	adds	r7, #8
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}

0800ab36 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab36:	b580      	push	{r7, lr}
 800ab38:	b084      	sub	sp, #16
 800ab3a:	af00      	add	r7, sp, #0
 800ab3c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ab3e:	2301      	movs	r3, #1
 800ab40:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	689b      	ldr	r3, [r3, #8]
 800ab46:	2b02      	cmp	r3, #2
 800ab48:	d001      	beq.n	800ab4e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ab4a:	f7f6 fcfd 	bl	8001548 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800ab54:	7bfa      	ldrb	r2, [r7, #15]
 800ab56:	4611      	mov	r1, r2
 800ab58:	4618      	mov	r0, r3
 800ab5a:	f7fe ffb3 	bl	8009ac4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800ab64:	4618      	mov	r0, r3
 800ab66:	f7fe ff6c 	bl	8009a42 <USBD_LL_Reset>
}
 800ab6a:	bf00      	nop
 800ab6c:	3710      	adds	r7, #16
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}
	...

0800ab74 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b082      	sub	sp, #8
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800ab82:	4618      	mov	r0, r3
 800ab84:	f7fe ffae 	bl	8009ae4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	699b      	ldr	r3, [r3, #24]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d005      	beq.n	800ab9c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ab90:	4b04      	ldr	r3, [pc, #16]	; (800aba4 <HAL_PCD_SuspendCallback+0x30>)
 800ab92:	691b      	ldr	r3, [r3, #16]
 800ab94:	4a03      	ldr	r2, [pc, #12]	; (800aba4 <HAL_PCD_SuspendCallback+0x30>)
 800ab96:	f043 0306 	orr.w	r3, r3, #6
 800ab9a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ab9c:	bf00      	nop
 800ab9e:	3708      	adds	r7, #8
 800aba0:	46bd      	mov	sp, r7
 800aba2:	bd80      	pop	{r7, pc}
 800aba4:	e000ed00 	.word	0xe000ed00

0800aba8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b082      	sub	sp, #8
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800abb6:	4618      	mov	r0, r3
 800abb8:	f7fe ffa9 	bl	8009b0e <USBD_LL_Resume>
}
 800abbc:	bf00      	nop
 800abbe:	3708      	adds	r7, #8
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}

0800abc4 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b084      	sub	sp, #16
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	4608      	mov	r0, r1
 800abce:	4611      	mov	r1, r2
 800abd0:	461a      	mov	r2, r3
 800abd2:	4603      	mov	r3, r0
 800abd4:	70fb      	strb	r3, [r7, #3]
 800abd6:	460b      	mov	r3, r1
 800abd8:	70bb      	strb	r3, [r7, #2]
 800abda:	4613      	mov	r3, r2
 800abdc:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abde:	2300      	movs	r3, #0
 800abe0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abe2:	2300      	movs	r3, #0
 800abe4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800abec:	78bb      	ldrb	r3, [r7, #2]
 800abee:	883a      	ldrh	r2, [r7, #0]
 800abf0:	78f9      	ldrb	r1, [r7, #3]
 800abf2:	f7f9 ff99 	bl	8004b28 <HAL_PCD_EP_Open>
 800abf6:	4603      	mov	r3, r0
 800abf8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abfa:	7bfb      	ldrb	r3, [r7, #15]
 800abfc:	4618      	mov	r0, r3
 800abfe:	f000 f8d1 	bl	800ada4 <USBD_Get_USB_Status>
 800ac02:	4603      	mov	r3, r0
 800ac04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac06:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac08:	4618      	mov	r0, r3
 800ac0a:	3710      	adds	r7, #16
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	bd80      	pop	{r7, pc}

0800ac10 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b084      	sub	sp, #16
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
 800ac18:	460b      	mov	r3, r1
 800ac1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac20:	2300      	movs	r3, #0
 800ac22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ac2a:	78fa      	ldrb	r2, [r7, #3]
 800ac2c:	4611      	mov	r1, r2
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f7fa f84d 	bl	8004cce <HAL_PCD_EP_SetStall>
 800ac34:	4603      	mov	r3, r0
 800ac36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac38:	7bfb      	ldrb	r3, [r7, #15]
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	f000 f8b2 	bl	800ada4 <USBD_Get_USB_Status>
 800ac40:	4603      	mov	r3, r0
 800ac42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac44:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	3710      	adds	r7, #16
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}

0800ac4e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac4e:	b580      	push	{r7, lr}
 800ac50:	b084      	sub	sp, #16
 800ac52:	af00      	add	r7, sp, #0
 800ac54:	6078      	str	r0, [r7, #4]
 800ac56:	460b      	mov	r3, r1
 800ac58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ac68:	78fa      	ldrb	r2, [r7, #3]
 800ac6a:	4611      	mov	r1, r2
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	f7fa f888 	bl	8004d82 <HAL_PCD_EP_ClrStall>
 800ac72:	4603      	mov	r3, r0
 800ac74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac76:	7bfb      	ldrb	r3, [r7, #15]
 800ac78:	4618      	mov	r0, r3
 800ac7a:	f000 f893 	bl	800ada4 <USBD_Get_USB_Status>
 800ac7e:	4603      	mov	r3, r0
 800ac80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac82:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3710      	adds	r7, #16
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	bd80      	pop	{r7, pc}

0800ac8c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	b085      	sub	sp, #20
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
 800ac94:	460b      	mov	r3, r1
 800ac96:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ac9e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800aca0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	da08      	bge.n	800acba <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800aca8:	78fb      	ldrb	r3, [r7, #3]
 800acaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800acae:	68fa      	ldr	r2, [r7, #12]
 800acb0:	015b      	lsls	r3, r3, #5
 800acb2:	4413      	add	r3, r2
 800acb4:	332a      	adds	r3, #42	; 0x2a
 800acb6:	781b      	ldrb	r3, [r3, #0]
 800acb8:	e008      	b.n	800accc <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800acba:	78fb      	ldrb	r3, [r7, #3]
 800acbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800acc0:	68fa      	ldr	r2, [r7, #12]
 800acc2:	015b      	lsls	r3, r3, #5
 800acc4:	4413      	add	r3, r2
 800acc6:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800acca:	781b      	ldrb	r3, [r3, #0]
  }
}
 800accc:	4618      	mov	r0, r3
 800acce:	3714      	adds	r7, #20
 800acd0:	46bd      	mov	sp, r7
 800acd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd6:	4770      	bx	lr

0800acd8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b084      	sub	sp, #16
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
 800ace0:	460b      	mov	r3, r1
 800ace2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ace4:	2300      	movs	r3, #0
 800ace6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ace8:	2300      	movs	r3, #0
 800acea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800acf2:	78fa      	ldrb	r2, [r7, #3]
 800acf4:	4611      	mov	r1, r2
 800acf6:	4618      	mov	r0, r3
 800acf8:	f7f9 fef1 	bl	8004ade <HAL_PCD_SetAddress>
 800acfc:	4603      	mov	r3, r0
 800acfe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad00:	7bfb      	ldrb	r3, [r7, #15]
 800ad02:	4618      	mov	r0, r3
 800ad04:	f000 f84e 	bl	800ada4 <USBD_Get_USB_Status>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad0c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad0e:	4618      	mov	r0, r3
 800ad10:	3710      	adds	r7, #16
 800ad12:	46bd      	mov	sp, r7
 800ad14:	bd80      	pop	{r7, pc}

0800ad16 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ad16:	b580      	push	{r7, lr}
 800ad18:	b086      	sub	sp, #24
 800ad1a:	af00      	add	r7, sp, #0
 800ad1c:	60f8      	str	r0, [r7, #12]
 800ad1e:	607a      	str	r2, [r7, #4]
 800ad20:	461a      	mov	r2, r3
 800ad22:	460b      	mov	r3, r1
 800ad24:	72fb      	strb	r3, [r7, #11]
 800ad26:	4613      	mov	r3, r2
 800ad28:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad2e:	2300      	movs	r3, #0
 800ad30:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ad38:	893b      	ldrh	r3, [r7, #8]
 800ad3a:	7af9      	ldrb	r1, [r7, #11]
 800ad3c:	687a      	ldr	r2, [r7, #4]
 800ad3e:	f7f9 ff8d 	bl	8004c5c <HAL_PCD_EP_Transmit>
 800ad42:	4603      	mov	r3, r0
 800ad44:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad46:	7dfb      	ldrb	r3, [r7, #23]
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f000 f82b 	bl	800ada4 <USBD_Get_USB_Status>
 800ad4e:	4603      	mov	r3, r0
 800ad50:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ad52:	7dbb      	ldrb	r3, [r7, #22]
}
 800ad54:	4618      	mov	r0, r3
 800ad56:	3718      	adds	r7, #24
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	bd80      	pop	{r7, pc}

0800ad5c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b086      	sub	sp, #24
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	60f8      	str	r0, [r7, #12]
 800ad64:	607a      	str	r2, [r7, #4]
 800ad66:	461a      	mov	r2, r3
 800ad68:	460b      	mov	r3, r1
 800ad6a:	72fb      	strb	r3, [r7, #11]
 800ad6c:	4613      	mov	r3, r2
 800ad6e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad70:	2300      	movs	r3, #0
 800ad72:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad74:	2300      	movs	r3, #0
 800ad76:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ad7e:	893b      	ldrh	r3, [r7, #8]
 800ad80:	7af9      	ldrb	r1, [r7, #11]
 800ad82:	687a      	ldr	r2, [r7, #4]
 800ad84:	f7f9 ff30 	bl	8004be8 <HAL_PCD_EP_Receive>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad8c:	7dfb      	ldrb	r3, [r7, #23]
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f000 f808 	bl	800ada4 <USBD_Get_USB_Status>
 800ad94:	4603      	mov	r3, r0
 800ad96:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ad98:	7dbb      	ldrb	r3, [r7, #22]
}
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	3718      	adds	r7, #24
 800ad9e:	46bd      	mov	sp, r7
 800ada0:	bd80      	pop	{r7, pc}
	...

0800ada4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ada4:	b480      	push	{r7}
 800ada6:	b085      	sub	sp, #20
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	4603      	mov	r3, r0
 800adac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800adae:	2300      	movs	r3, #0
 800adb0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800adb2:	79fb      	ldrb	r3, [r7, #7]
 800adb4:	2b03      	cmp	r3, #3
 800adb6:	d817      	bhi.n	800ade8 <USBD_Get_USB_Status+0x44>
 800adb8:	a201      	add	r2, pc, #4	; (adr r2, 800adc0 <USBD_Get_USB_Status+0x1c>)
 800adba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adbe:	bf00      	nop
 800adc0:	0800add1 	.word	0x0800add1
 800adc4:	0800add7 	.word	0x0800add7
 800adc8:	0800addd 	.word	0x0800addd
 800adcc:	0800ade3 	.word	0x0800ade3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800add0:	2300      	movs	r3, #0
 800add2:	73fb      	strb	r3, [r7, #15]
    break;
 800add4:	e00b      	b.n	800adee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800add6:	2302      	movs	r3, #2
 800add8:	73fb      	strb	r3, [r7, #15]
    break;
 800adda:	e008      	b.n	800adee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800addc:	2301      	movs	r3, #1
 800adde:	73fb      	strb	r3, [r7, #15]
    break;
 800ade0:	e005      	b.n	800adee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ade2:	2302      	movs	r3, #2
 800ade4:	73fb      	strb	r3, [r7, #15]
    break;
 800ade6:	e002      	b.n	800adee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ade8:	2302      	movs	r3, #2
 800adea:	73fb      	strb	r3, [r7, #15]
    break;
 800adec:	bf00      	nop
  }
  return usb_status;
 800adee:	7bfb      	ldrb	r3, [r7, #15]
}
 800adf0:	4618      	mov	r0, r3
 800adf2:	3714      	adds	r7, #20
 800adf4:	46bd      	mov	sp, r7
 800adf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfa:	4770      	bx	lr

0800adfc <__libc_init_array>:
 800adfc:	b570      	push	{r4, r5, r6, lr}
 800adfe:	4e0d      	ldr	r6, [pc, #52]	; (800ae34 <__libc_init_array+0x38>)
 800ae00:	4c0d      	ldr	r4, [pc, #52]	; (800ae38 <__libc_init_array+0x3c>)
 800ae02:	1ba4      	subs	r4, r4, r6
 800ae04:	10a4      	asrs	r4, r4, #2
 800ae06:	2500      	movs	r5, #0
 800ae08:	42a5      	cmp	r5, r4
 800ae0a:	d109      	bne.n	800ae20 <__libc_init_array+0x24>
 800ae0c:	4e0b      	ldr	r6, [pc, #44]	; (800ae3c <__libc_init_array+0x40>)
 800ae0e:	4c0c      	ldr	r4, [pc, #48]	; (800ae40 <__libc_init_array+0x44>)
 800ae10:	f000 f820 	bl	800ae54 <_init>
 800ae14:	1ba4      	subs	r4, r4, r6
 800ae16:	10a4      	asrs	r4, r4, #2
 800ae18:	2500      	movs	r5, #0
 800ae1a:	42a5      	cmp	r5, r4
 800ae1c:	d105      	bne.n	800ae2a <__libc_init_array+0x2e>
 800ae1e:	bd70      	pop	{r4, r5, r6, pc}
 800ae20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ae24:	4798      	blx	r3
 800ae26:	3501      	adds	r5, #1
 800ae28:	e7ee      	b.n	800ae08 <__libc_init_array+0xc>
 800ae2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ae2e:	4798      	blx	r3
 800ae30:	3501      	adds	r5, #1
 800ae32:	e7f2      	b.n	800ae1a <__libc_init_array+0x1e>
 800ae34:	0800aea4 	.word	0x0800aea4
 800ae38:	0800aea4 	.word	0x0800aea4
 800ae3c:	0800aea4 	.word	0x0800aea4
 800ae40:	0800aea8 	.word	0x0800aea8

0800ae44 <memset>:
 800ae44:	4402      	add	r2, r0
 800ae46:	4603      	mov	r3, r0
 800ae48:	4293      	cmp	r3, r2
 800ae4a:	d100      	bne.n	800ae4e <memset+0xa>
 800ae4c:	4770      	bx	lr
 800ae4e:	f803 1b01 	strb.w	r1, [r3], #1
 800ae52:	e7f9      	b.n	800ae48 <memset+0x4>

0800ae54 <_init>:
 800ae54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae56:	bf00      	nop
 800ae58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae5a:	bc08      	pop	{r3}
 800ae5c:	469e      	mov	lr, r3
 800ae5e:	4770      	bx	lr

0800ae60 <_fini>:
 800ae60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae62:	bf00      	nop
 800ae64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae66:	bc08      	pop	{r3}
 800ae68:	469e      	mov	lr, r3
 800ae6a:	4770      	bx	lr
