Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Dec 23 19:52:09 2018
| Host         : EALAB01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file topmodule_control_sets_placed.rpt
| Design       : topmodule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    21 |
| Minimum Number of register sites lost to control set restrictions |    63 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           17 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |             144 |           71 |
| Yes          | No                    | No                     |              89 |           31 |
| Yes          | No                    | Yes                    |              36 |            9 |
| Yes          | Yes                   | No                     |              87 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------------+--------------------------------------+------------------+----------------+
|         Clock Signal         |               Enable Signal               |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------------+-------------------------------------------+--------------------------------------+------------------+----------------+
|  nextstate_reg[0][2]_i_2_n_0 |                                           |                                      |                1 |              3 |
|  clk_IBUF_BUFG               | keypad4X4_inst0/FSM_onehot_row[4]_i_1_n_0 |                                      |                1 |              4 |
|  clk_IBUF_BUFG               | image_blue[1][7]_i_2_n_0                  | image_blue[1][3]_i_1_n_0             |                1 |              4 |
|  clk_IBUF_BUFG               | image_blue[1][7]_i_2_n_0                  | image_blue[1][5]_i_1_n_0             |                1 |              4 |
|  clk_IBUF_BUFG               | image_blue[1][7]_i_2_n_0                  | image_blue[1][7]_i_1_n_0             |                1 |              4 |
|  clk_IBUF_BUFG               | display_8x8_0/bit_sent_count[4]_i_1_n_0   |                                      |                1 |              5 |
|  clk_IBUF_BUFG               | keypad4X4_inst0/count_deb                 | keypad4X4_inst0/count_deb[5]_i_1_n_0 |                1 |              6 |
|  clk_IBUF_BUFG               | image_red[0][7]_i_1_n_0                   |                                      |                5 |              6 |
|  clk_IBUF_BUFG               | image_red[1][7]_i_1_n_0                   |                                      |                3 |              6 |
|  curr_floor_reg[1]_i_1_n_0   |                                           |                                      |                2 |              7 |
|  clk_IBUF_BUFG               | a_i_1_n_0                                 |                                      |                3 |              8 |
|  clk_IBUF_BUFG               | keypad4X4_inst0/clk_en2                   |                                      |                5 |              9 |
|  clk_IBUF_BUFG               | display_8x8_0/clk_en_slow                 | display_8x8_0/op_count[9]_i_1_n_0    |                4 |             10 |
|  clk_IBUF_BUFG               | displayed_number0                         | one_second_counter1                  |                4 |             16 |
|  clk_IBUF_BUFG               | done2_reg_n_0                             | one_second_counter1                  |                5 |             20 |
|  clk_IBUF_BUFG               | display_8x8_0/color_data[0]_i_1_n_0       |                                      |                6 |             24 |
|  clk_IBUF_BUFG               | cnter[0]_i_1_n_0                          |                                      |                7 |             27 |
|  clk_IBUF_BUFG               | done2_reg_n_0                             | one_second_counter[0]_i_1_n_0        |                7 |             27 |
|  clk_IBUF_BUFG               | ep[31]_i_1_n_0                            | system_reset_IBUF                    |                8 |             32 |
|  clk_IBUF_BUFG               |                                           |                                      |               14 |             40 |
|  clk_IBUF_BUFG               |                                           | system_reset_IBUF                    |               72 |            147 |
+------------------------------+-------------------------------------------+--------------------------------------+------------------+----------------+


