INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Goktug/UART/UART.srcs/sources_1/imports/Desktop/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Goktug/UART/UART.srcs/sim_1/imports/Desktop/uart_top_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top_TB
