
micro2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000393c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  08003b00  08003b00  00013b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d20  08003d20  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08003d20  08003d20  00013d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d28  08003d28  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d28  08003d28  00013d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d2c  08003d2c  00013d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003d30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  20000068  08003d98  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e8  08003d98  000202e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000989a  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a1d  00000000  00000000  00029975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000870  00000000  00000000  0002b398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000067a  00000000  00000000  0002bc08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000230ed  00000000  00000000  0002c282  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b3af  00000000  00000000  0004f36f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6b96  00000000  00000000  0005a71e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002898  00000000  00000000  001312b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  00133b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000068 	.word	0x20000068
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08003ae8 	.word	0x08003ae8

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	2000006c 	.word	0x2000006c
 8000200:	08003ae8 	.word	0x08003ae8

08000204 <strcmp>:
 8000204:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
 800020c:	2a01      	cmp	r2, #1
 800020e:	bf28      	it	cs
 8000210:	429a      	cmpcs	r2, r3
 8000212:	d0f7      	beq.n	8000204 <strcmp>
 8000214:	1ad0      	subs	r0, r2, r3
 8000216:	4770      	bx	lr

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b970 	b.w	8000510 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	460d      	mov	r5, r1
 8000250:	4604      	mov	r4, r0
 8000252:	460f      	mov	r7, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4694      	mov	ip, r2
 800025c:	d965      	bls.n	800032a <__udivmoddi4+0xe2>
 800025e:	fab2 f382 	clz	r3, r2
 8000262:	b143      	cbz	r3, 8000276 <__udivmoddi4+0x2e>
 8000264:	fa02 fc03 	lsl.w	ip, r2, r3
 8000268:	f1c3 0220 	rsb	r2, r3, #32
 800026c:	409f      	lsls	r7, r3
 800026e:	fa20 f202 	lsr.w	r2, r0, r2
 8000272:	4317      	orrs	r7, r2
 8000274:	409c      	lsls	r4, r3
 8000276:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800027a:	fa1f f58c 	uxth.w	r5, ip
 800027e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000282:	0c22      	lsrs	r2, r4, #16
 8000284:	fb0e 7711 	mls	r7, lr, r1, r7
 8000288:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800028c:	fb01 f005 	mul.w	r0, r1, r5
 8000290:	4290      	cmp	r0, r2
 8000292:	d90a      	bls.n	80002aa <__udivmoddi4+0x62>
 8000294:	eb1c 0202 	adds.w	r2, ip, r2
 8000298:	f101 37ff 	add.w	r7, r1, #4294967295
 800029c:	f080 811c 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002a0:	4290      	cmp	r0, r2
 80002a2:	f240 8119 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002a6:	3902      	subs	r1, #2
 80002a8:	4462      	add	r2, ip
 80002aa:	1a12      	subs	r2, r2, r0
 80002ac:	b2a4      	uxth	r4, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ba:	fb00 f505 	mul.w	r5, r0, r5
 80002be:	42a5      	cmp	r5, r4
 80002c0:	d90a      	bls.n	80002d8 <__udivmoddi4+0x90>
 80002c2:	eb1c 0404 	adds.w	r4, ip, r4
 80002c6:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ca:	f080 8107 	bcs.w	80004dc <__udivmoddi4+0x294>
 80002ce:	42a5      	cmp	r5, r4
 80002d0:	f240 8104 	bls.w	80004dc <__udivmoddi4+0x294>
 80002d4:	4464      	add	r4, ip
 80002d6:	3802      	subs	r0, #2
 80002d8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002dc:	1b64      	subs	r4, r4, r5
 80002de:	2100      	movs	r1, #0
 80002e0:	b11e      	cbz	r6, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40dc      	lsrs	r4, r3
 80002e4:	2300      	movs	r3, #0
 80002e6:	e9c6 4300 	strd	r4, r3, [r6]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d908      	bls.n	8000304 <__udivmoddi4+0xbc>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80ed 	beq.w	80004d2 <__udivmoddi4+0x28a>
 80002f8:	2100      	movs	r1, #0
 80002fa:	e9c6 0500 	strd	r0, r5, [r6]
 80002fe:	4608      	mov	r0, r1
 8000300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000304:	fab3 f183 	clz	r1, r3
 8000308:	2900      	cmp	r1, #0
 800030a:	d149      	bne.n	80003a0 <__udivmoddi4+0x158>
 800030c:	42ab      	cmp	r3, r5
 800030e:	d302      	bcc.n	8000316 <__udivmoddi4+0xce>
 8000310:	4282      	cmp	r2, r0
 8000312:	f200 80f8 	bhi.w	8000506 <__udivmoddi4+0x2be>
 8000316:	1a84      	subs	r4, r0, r2
 8000318:	eb65 0203 	sbc.w	r2, r5, r3
 800031c:	2001      	movs	r0, #1
 800031e:	4617      	mov	r7, r2
 8000320:	2e00      	cmp	r6, #0
 8000322:	d0e2      	beq.n	80002ea <__udivmoddi4+0xa2>
 8000324:	e9c6 4700 	strd	r4, r7, [r6]
 8000328:	e7df      	b.n	80002ea <__udivmoddi4+0xa2>
 800032a:	b902      	cbnz	r2, 800032e <__udivmoddi4+0xe6>
 800032c:	deff      	udf	#255	; 0xff
 800032e:	fab2 f382 	clz	r3, r2
 8000332:	2b00      	cmp	r3, #0
 8000334:	f040 8090 	bne.w	8000458 <__udivmoddi4+0x210>
 8000338:	1a8a      	subs	r2, r1, r2
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2101      	movs	r1, #1
 8000344:	fbb2 f5f7 	udiv	r5, r2, r7
 8000348:	fb07 2015 	mls	r0, r7, r5, r2
 800034c:	0c22      	lsrs	r2, r4, #16
 800034e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000352:	fb0e f005 	mul.w	r0, lr, r5
 8000356:	4290      	cmp	r0, r2
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x124>
 800035a:	eb1c 0202 	adds.w	r2, ip, r2
 800035e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4290      	cmp	r0, r2
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2b8>
 800036a:	4645      	mov	r5, r8
 800036c:	1a12      	subs	r2, r2, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb2 f0f7 	udiv	r0, r2, r7
 8000374:	fb07 2210 	mls	r2, r7, r0, r2
 8000378:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x14e>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 32ff 	add.w	r2, r0, #4294967295
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x14c>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2c2>
 8000394:	4610      	mov	r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800039e:	e79f      	b.n	80002e0 <__udivmoddi4+0x98>
 80003a0:	f1c1 0720 	rsb	r7, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa05 f401 	lsl.w	r4, r5, r1
 80003b2:	fa20 f307 	lsr.w	r3, r0, r7
 80003b6:	40fd      	lsrs	r5, r7
 80003b8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003bc:	4323      	orrs	r3, r4
 80003be:	fbb5 f8f9 	udiv	r8, r5, r9
 80003c2:	fa1f fe8c 	uxth.w	lr, ip
 80003c6:	fb09 5518 	mls	r5, r9, r8, r5
 80003ca:	0c1c      	lsrs	r4, r3, #16
 80003cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003d0:	fb08 f50e 	mul.w	r5, r8, lr
 80003d4:	42a5      	cmp	r5, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	fa00 f001 	lsl.w	r0, r0, r1
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1c 0404 	adds.w	r4, ip, r4
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2b4>
 80003ec:	42a5      	cmp	r5, r4
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2b4>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4464      	add	r4, ip
 80003f8:	1b64      	subs	r4, r4, r5
 80003fa:	b29d      	uxth	r5, r3
 80003fc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000400:	fb09 4413 	mls	r4, r9, r3, r4
 8000404:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000408:	fb03 fe0e 	mul.w	lr, r3, lr
 800040c:	45a6      	cmp	lr, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1c 0404 	adds.w	r4, ip, r4
 8000414:	f103 35ff 	add.w	r5, r3, #4294967295
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2ac>
 800041a:	45a6      	cmp	lr, r4
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2ac>
 800041e:	3b02      	subs	r3, #2
 8000420:	4464      	add	r4, ip
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fba3 9502 	umull	r9, r5, r3, r2
 800042a:	eba4 040e 	sub.w	r4, r4, lr
 800042e:	42ac      	cmp	r4, r5
 8000430:	46c8      	mov	r8, r9
 8000432:	46ae      	mov	lr, r5
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x29c>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x298>
 8000438:	b156      	cbz	r6, 8000450 <__udivmoddi4+0x208>
 800043a:	ebb0 0208 	subs.w	r2, r0, r8
 800043e:	eb64 040e 	sbc.w	r4, r4, lr
 8000442:	fa04 f707 	lsl.w	r7, r4, r7
 8000446:	40ca      	lsrs	r2, r1
 8000448:	40cc      	lsrs	r4, r1
 800044a:	4317      	orrs	r7, r2
 800044c:	e9c6 7400 	strd	r7, r4, [r6]
 8000450:	4618      	mov	r0, r3
 8000452:	2100      	movs	r1, #0
 8000454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000458:	f1c3 0120 	rsb	r1, r3, #32
 800045c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000460:	fa20 f201 	lsr.w	r2, r0, r1
 8000464:	fa25 f101 	lsr.w	r1, r5, r1
 8000468:	409d      	lsls	r5, r3
 800046a:	432a      	orrs	r2, r5
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb1 f0f7 	udiv	r0, r1, r7
 8000478:	fb07 1510 	mls	r5, r7, r0, r1
 800047c:	0c11      	lsrs	r1, r2, #16
 800047e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000482:	fb00 f50e 	mul.w	r5, r0, lr
 8000486:	428d      	cmp	r5, r1
 8000488:	fa04 f403 	lsl.w	r4, r4, r3
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x258>
 800048e:	eb1c 0101 	adds.w	r1, ip, r1
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 8000498:	428d      	cmp	r5, r1
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 800049c:	3802      	subs	r0, #2
 800049e:	4461      	add	r1, ip
 80004a0:	1b49      	subs	r1, r1, r5
 80004a2:	b292      	uxth	r2, r2
 80004a4:	fbb1 f5f7 	udiv	r5, r1, r7
 80004a8:	fb07 1115 	mls	r1, r7, r5, r1
 80004ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b0:	fb05 f10e 	mul.w	r1, r5, lr
 80004b4:	4291      	cmp	r1, r2
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x282>
 80004b8:	eb1c 0202 	adds.w	r2, ip, r2
 80004bc:	f105 38ff 	add.w	r8, r5, #4294967295
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2a8>
 80004c2:	4291      	cmp	r1, r2
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2a8>
 80004c6:	3d02      	subs	r5, #2
 80004c8:	4462      	add	r2, ip
 80004ca:	1a52      	subs	r2, r2, r1
 80004cc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0xfc>
 80004d2:	4631      	mov	r1, r6
 80004d4:	4630      	mov	r0, r6
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xa2>
 80004d8:	4639      	mov	r1, r7
 80004da:	e6e6      	b.n	80002aa <__udivmoddi4+0x62>
 80004dc:	4610      	mov	r0, r2
 80004de:	e6fb      	b.n	80002d8 <__udivmoddi4+0x90>
 80004e0:	4548      	cmp	r0, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ec:	3b01      	subs	r3, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004f0:	4645      	mov	r5, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x282>
 80004f4:	462b      	mov	r3, r5
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x258>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b0>
 8000500:	3d02      	subs	r5, #2
 8000502:	4462      	add	r2, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x124>
 8000506:	4608      	mov	r0, r1
 8000508:	e70a      	b.n	8000320 <__udivmoddi4+0xd8>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x14e>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051a:	f000 fcdb 	bl	8000ed4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051e:	f000 f9b9 	bl	8000894 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000522:	f000 faa1 	bl	8000a68 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000526:	f000 fa75 	bl	8000a14 <MX_USART2_UART_Init>
  MX_ADC3_Init();
 800052a:	f000 fa21 	bl	8000970 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */
	printf("The program has correctly been loaded.\r\n");
 800052e:	4855      	ldr	r0, [pc, #340]	; (8000684 <main+0x170>)
 8000530:	f002 ff02 	bl	8003338 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
      {
      notStartTime = HAL_GetTick();
 8000534:	f000 fd34 	bl	8000fa0 <HAL_GetTick>
 8000538:	4603      	mov	r3, r0
 800053a:	4a53      	ldr	r2, [pc, #332]	; (8000688 <main+0x174>)
 800053c:	6013      	str	r3, [r2, #0]
      int silence_duration = notStartTime - endTime;
 800053e:	4b52      	ldr	r3, [pc, #328]	; (8000688 <main+0x174>)
 8000540:	681a      	ldr	r2, [r3, #0]
 8000542:	4b52      	ldr	r3, [pc, #328]	; (800068c <main+0x178>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	1ad3      	subs	r3, r2, r3
 8000548:	603b      	str	r3, [r7, #0]
      if (!haveConverted && (silence_duration >= PAUSE_THRESHOLD || rx_index >= sizeof(rx_buffer)))
 800054a:	4b51      	ldr	r3, [pc, #324]	; (8000690 <main+0x17c>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	2b00      	cmp	r3, #0
 8000550:	d125      	bne.n	800059e <main+0x8a>
 8000552:	683b      	ldr	r3, [r7, #0]
 8000554:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8000558:	da03      	bge.n	8000562 <main+0x4e>
 800055a:	4b4e      	ldr	r3, [pc, #312]	; (8000694 <main+0x180>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	2b63      	cmp	r3, #99	; 0x63
 8000560:	d91d      	bls.n	800059e <main+0x8a>
      {

          // Decode the Morse code character
          decodeMorse(rx_buffer, rx_index);
 8000562:	4b4c      	ldr	r3, [pc, #304]	; (8000694 <main+0x180>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	4619      	mov	r1, r3
 8000568:	484b      	ldr	r0, [pc, #300]	; (8000698 <main+0x184>)
 800056a:	f000 f8cb 	bl	8000704 <decodeMorse>
          // Reset the message buffer index

          for(int i=0;i<rx_index;i++){
 800056e:	2300      	movs	r3, #0
 8000570:	607b      	str	r3, [r7, #4]
 8000572:	e009      	b.n	8000588 <main+0x74>
              rx_buffer[i] = "";
 8000574:	4b49      	ldr	r3, [pc, #292]	; (800069c <main+0x188>)
 8000576:	b2d9      	uxtb	r1, r3
 8000578:	4a47      	ldr	r2, [pc, #284]	; (8000698 <main+0x184>)
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	4413      	add	r3, r2
 800057e:	460a      	mov	r2, r1
 8000580:	701a      	strb	r2, [r3, #0]
          for(int i=0;i<rx_index;i++){
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	3301      	adds	r3, #1
 8000586:	607b      	str	r3, [r7, #4]
 8000588:	4b42      	ldr	r3, [pc, #264]	; (8000694 <main+0x180>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	687a      	ldr	r2, [r7, #4]
 800058e:	429a      	cmp	r2, r3
 8000590:	dbf0      	blt.n	8000574 <main+0x60>
          }
          rx_index = 0;
 8000592:	4b40      	ldr	r3, [pc, #256]	; (8000694 <main+0x180>)
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
          haveConverted = 1;
 8000598:	4b3d      	ldr	r3, [pc, #244]	; (8000690 <main+0x17c>)
 800059a:	2201      	movs	r2, #1
 800059c:	601a      	str	r2, [r3, #0]
      }
          /* Check for sound signal */
          if (isSoundSignalDetected()) {
 800059e:	f000 f887 	bl	80006b0 <isSoundSignalDetected>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d066      	beq.n	8000676 <main+0x162>
        	  haveConverted = 0;
 80005a8:	4b39      	ldr	r3, [pc, #228]	; (8000690 <main+0x17c>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	601a      	str	r2, [r3, #0]
              //HAL_UART_Transmit(&huart2, (uint8_t *) "bonjour2", 8, 20);
              /* Record start time of signal */

              if(silence_duration>500){
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80005b4:	dd04      	ble.n	80005c0 <main+0xac>
            	  startTime = notStartTime;
 80005b6:	4b34      	ldr	r3, [pc, #208]	; (8000688 <main+0x174>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a39      	ldr	r2, [pc, #228]	; (80006a0 <main+0x18c>)
 80005bc:	6013      	str	r3, [r2, #0]
 80005be:	e014      	b.n	80005ea <main+0xd6>
              } else {
            	  rx_index--;
 80005c0:	4b34      	ldr	r3, [pc, #208]	; (8000694 <main+0x180>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	3b01      	subs	r3, #1
 80005c6:	4a33      	ldr	r2, [pc, #204]	; (8000694 <main+0x180>)
 80005c8:	6013      	str	r3, [r2, #0]
              }
              //int i=0;
              //HAL_ADC_Start(&hadc3);
              //adc_valuePre = adc_value;
			  while (adc_value < THRESHOLD_low || adc_value > THRESHOLD_high) {
 80005ca:	e00e      	b.n	80005ea <main+0xd6>
				  // Check if sound signal ended
				HAL_ADC_Start(&hadc3);
 80005cc:	4835      	ldr	r0, [pc, #212]	; (80006a4 <main+0x190>)
 80005ce:	f000 fd5b 	bl	8001088 <HAL_ADC_Start>
				HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY);
 80005d2:	f04f 31ff 	mov.w	r1, #4294967295
 80005d6:	4833      	ldr	r0, [pc, #204]	; (80006a4 <main+0x190>)
 80005d8:	f000 fe5b 	bl	8001292 <HAL_ADC_PollForConversion>
				adc_value = HAL_ADC_GetValue(&hadc3);//* (5.0 / 1023.0);
 80005dc:	4831      	ldr	r0, [pc, #196]	; (80006a4 <main+0x190>)
 80005de:	f000 fee3 	bl	80013a8 <HAL_ADC_GetValue>
 80005e2:	4603      	mov	r3, r0
 80005e4:	b29a      	uxth	r2, r3
 80005e6:	4b30      	ldr	r3, [pc, #192]	; (80006a8 <main+0x194>)
 80005e8:	801a      	strh	r2, [r3, #0]
			  while (adc_value < THRESHOLD_low || adc_value > THRESHOLD_high) {
 80005ea:	4b2f      	ldr	r3, [pc, #188]	; (80006a8 <main+0x194>)
 80005ec:	881b      	ldrh	r3, [r3, #0]
 80005ee:	f240 5213 	movw	r2, #1299	; 0x513
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d9ea      	bls.n	80005cc <main+0xb8>
 80005f6:	4b2c      	ldr	r3, [pc, #176]	; (80006a8 <main+0x194>)
 80005f8:	881b      	ldrh	r3, [r3, #0]
 80005fa:	f240 62a4 	movw	r2, #1700	; 0x6a4
 80005fe:	4293      	cmp	r3, r2
 8000600:	d8e4      	bhi.n	80005cc <main+0xb8>
				//printf("%d\r\n",adc_value);
			  }


              /* Record end time of signal */
              endTime = HAL_GetTick();
 8000602:	f000 fccd 	bl	8000fa0 <HAL_GetTick>
 8000606:	4603      	mov	r3, r0
 8000608:	4a20      	ldr	r2, [pc, #128]	; (800068c <main+0x178>)
 800060a:	6013      	str	r3, [r2, #0]
              //printf("start : %ld\r\n", startTime);
              //printf("end : %ld\r\n", endTime);
              /* Calculate duration of signal */
              duration = (endTime - startTime);
 800060c:	4b1f      	ldr	r3, [pc, #124]	; (800068c <main+0x178>)
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	4b23      	ldr	r3, [pc, #140]	; (80006a0 <main+0x18c>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	1ad3      	subs	r3, r2, r3
 8000616:	4a25      	ldr	r2, [pc, #148]	; (80006ac <main+0x198>)
 8000618:	6013      	str	r3, [r2, #0]
              if (duration < DOT_THRESHOLD)
 800061a:	4b24      	ldr	r3, [pc, #144]	; (80006ac <main+0x198>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	2b6d      	cmp	r3, #109	; 0x6d
 8000620:	d80a      	bhi.n	8000638 <main+0x124>
              {
            	  rx_buffer[rx_index] = '.';
 8000622:	4b1c      	ldr	r3, [pc, #112]	; (8000694 <main+0x180>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a1c      	ldr	r2, [pc, #112]	; (8000698 <main+0x184>)
 8000628:	212e      	movs	r1, #46	; 0x2e
 800062a:	54d1      	strb	r1, [r2, r3]
            	  rx_index++;
 800062c:	4b19      	ldr	r3, [pc, #100]	; (8000694 <main+0x180>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	3301      	adds	r3, #1
 8000632:	4a18      	ldr	r2, [pc, #96]	; (8000694 <main+0x180>)
 8000634:	6013      	str	r3, [r2, #0]
 8000636:	e01e      	b.n	8000676 <main+0x162>
			  }
			  else if (duration < DASH_THRESHOLD)
 8000638:	4b1c      	ldr	r3, [pc, #112]	; (80006ac <main+0x198>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	f5b3 7f9b 	cmp.w	r3, #310	; 0x136
 8000640:	d20a      	bcs.n	8000658 <main+0x144>
			  {
				  rx_buffer[rx_index] = '-';
 8000642:	4b14      	ldr	r3, [pc, #80]	; (8000694 <main+0x180>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4a14      	ldr	r2, [pc, #80]	; (8000698 <main+0x184>)
 8000648:	212d      	movs	r1, #45	; 0x2d
 800064a:	54d1      	strb	r1, [r2, r3]
				  rx_index++;
 800064c:	4b11      	ldr	r3, [pc, #68]	; (8000694 <main+0x180>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	3301      	adds	r3, #1
 8000652:	4a10      	ldr	r2, [pc, #64]	; (8000694 <main+0x180>)
 8000654:	6013      	str	r3, [r2, #0]
 8000656:	e00e      	b.n	8000676 <main+0x162>
			  }
			  else if (duration < PAUSE_THRESHOLD)
 8000658:	4b14      	ldr	r3, [pc, #80]	; (80006ac <main+0x198>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8000660:	d209      	bcs.n	8000676 <main+0x162>
			  {
				  rx_buffer[rx_index] = ' ';
 8000662:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <main+0x180>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	4a0c      	ldr	r2, [pc, #48]	; (8000698 <main+0x184>)
 8000668:	2120      	movs	r1, #32
 800066a:	54d1      	strb	r1, [r2, r3]
				  rx_index++;
 800066c:	4b09      	ldr	r3, [pc, #36]	; (8000694 <main+0x180>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	3301      	adds	r3, #1
 8000672:	4a08      	ldr	r2, [pc, #32]	; (8000694 <main+0x180>)
 8000674:	6013      	str	r3, [r2, #0]

              // Check if the Morse code character is complete

          }
          //decodeMorse(rx_buffer, rx_index);
          HAL_Delay(2);
 8000676:	2002      	movs	r0, #2
 8000678:	f000 fc9e 	bl	8000fb8 <HAL_Delay>
          HAL_ADC_Stop(&hadc3);
 800067c:	4809      	ldr	r0, [pc, #36]	; (80006a4 <main+0x190>)
 800067e:	f000 fdd5 	bl	800122c <HAL_ADC_Stop>
      {
 8000682:	e757      	b.n	8000534 <main+0x20>
 8000684:	08003b00 	.word	0x08003b00
 8000688:	200000f4 	.word	0x200000f4
 800068c:	200000f8 	.word	0x200000f8
 8000690:	20000100 	.word	0x20000100
 8000694:	200000ec 	.word	0x200000ec
 8000698:	20000084 	.word	0x20000084
 800069c:	08003b28 	.word	0x08003b28
 80006a0:	200000f0 	.word	0x200000f0
 80006a4:	20000104 	.word	0x20000104
 80006a8:	200000e8 	.word	0x200000e8
 80006ac:	200000fc 	.word	0x200000fc

080006b0 <isSoundSignalDetected>:
      }
  }

  /* Function to detect the presence of a sound signal */
  uint8_t isSoundSignalDetected() {
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
	  	HAL_ADC_Start(&hadc3);
 80006b4:	4811      	ldr	r0, [pc, #68]	; (80006fc <isSoundSignalDetected+0x4c>)
 80006b6:	f000 fce7 	bl	8001088 <HAL_ADC_Start>
	  	HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY);
 80006ba:	f04f 31ff 	mov.w	r1, #4294967295
 80006be:	480f      	ldr	r0, [pc, #60]	; (80006fc <isSoundSignalDetected+0x4c>)
 80006c0:	f000 fde7 	bl	8001292 <HAL_ADC_PollForConversion>

	    // Read the analog input from the sound sensor using the ADC
		//HAL_ADC_PollForConversion(&hadc3, 100);
	    adc_value = HAL_ADC_GetValue(&hadc3);//* (5.0 / 1023.0); // Example ADC reading
 80006c4:	480d      	ldr	r0, [pc, #52]	; (80006fc <isSoundSignalDetected+0x4c>)
 80006c6:	f000 fe6f 	bl	80013a8 <HAL_ADC_GetValue>
 80006ca:	4603      	mov	r3, r0
 80006cc:	b29a      	uxth	r2, r3
 80006ce:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <isSoundSignalDetected+0x50>)
 80006d0:	801a      	strh	r2, [r3, #0]

        /* Wait for sound signal to end */
        HAL_ADC_Stop(&hadc3);
 80006d2:	480a      	ldr	r0, [pc, #40]	; (80006fc <isSoundSignalDetected+0x4c>)
 80006d4:	f000 fdaa 	bl	800122c <HAL_ADC_Stop>

	    // Analyze the ADC value to determine if a sound signal is detected
	    if (adc_value < THRESHOLD_low || adc_value > THRESHOLD_high) {
 80006d8:	4b09      	ldr	r3, [pc, #36]	; (8000700 <isSoundSignalDetected+0x50>)
 80006da:	881b      	ldrh	r3, [r3, #0]
 80006dc:	f240 5213 	movw	r2, #1299	; 0x513
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d905      	bls.n	80006f0 <isSoundSignalDetected+0x40>
 80006e4:	4b06      	ldr	r3, [pc, #24]	; (8000700 <isSoundSignalDetected+0x50>)
 80006e6:	881b      	ldrh	r3, [r3, #0]
 80006e8:	f240 62a4 	movw	r2, #1700	; 0x6a4
 80006ec:	4293      	cmp	r3, r2
 80006ee:	d901      	bls.n	80006f4 <isSoundSignalDetected+0x44>
	        return 1; // Sound signal detected
 80006f0:	2301      	movs	r3, #1
 80006f2:	e000      	b.n	80006f6 <isSoundSignalDetected+0x46>
	    } else {
	        return 0; // No sound signal detected
 80006f4:	2300      	movs	r3, #0
	    }
  }
 80006f6:	4618      	mov	r0, r3
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	20000104 	.word	0x20000104
 8000700:	200000e8 	.word	0x200000e8

08000704 <decodeMorse>:
      return 0; // Sound signal ended
  }*/


  void decodeMorse(char *message, int length)
  {
 8000704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000708:	b0b7      	sub	sp, #220	; 0xdc
 800070a:	af00      	add	r7, sp, #0
 800070c:	6078      	str	r0, [r7, #4]
 800070e:	6039      	str	r1, [r7, #0]
 8000710:	466b      	mov	r3, sp
 8000712:	461e      	mov	r6, r3
      //printf("%s\r\n", message);
	  char* morseAlphabet[] = {     "......", ".....-", "....-.", "....--", "...-..", "...-.-", "...--.", "...---", "..-...", "..-..-",
 8000714:	4a53      	ldr	r2, [pc, #332]	; (8000864 <decodeMorse+0x160>)
 8000716:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800071a:	4611      	mov	r1, r2
 800071c:	2290      	movs	r2, #144	; 0x90
 800071e:	4618      	mov	r0, r3
 8000720:	f002 ff65 	bl	80035ee <memcpy>
			    "..-.-.", "..-.--", "..--..", "..--.-", "..----", ".-....", ".-...-", ".-..-.", ".-..--", ".-.-..",
			    ".-.-.-", ".-.--.", ".-.---", ".--...", ".--..-", ".--.-.", ".--.--", ".---..", ".---.-", ".----.",
			    ".-----", "-.....", "-....-", "-...-.", "-...--", "-..-.."};

      char alphabet[] = "ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789";
 8000724:	4b50      	ldr	r3, [pc, #320]	; (8000868 <decodeMorse+0x164>)
 8000726:	f107 040c 	add.w	r4, r7, #12
 800072a:	461d      	mov	r5, r3
 800072c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800072e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000730:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000732:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000734:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000738:	6020      	str	r0, [r4, #0]
 800073a:	3404      	adds	r4, #4
 800073c:	7021      	strb	r1, [r4, #0]

      char decoded_message[length + 1]; // Maximum possible length of decoded message
 800073e:	683b      	ldr	r3, [r7, #0]
 8000740:	1c59      	adds	r1, r3, #1
 8000742:	1e4b      	subs	r3, r1, #1
 8000744:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8000748:	460a      	mov	r2, r1
 800074a:	2300      	movs	r3, #0
 800074c:	4692      	mov	sl, r2
 800074e:	469b      	mov	fp, r3
 8000750:	f04f 0200 	mov.w	r2, #0
 8000754:	f04f 0300 	mov.w	r3, #0
 8000758:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800075c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000760:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000764:	460a      	mov	r2, r1
 8000766:	2300      	movs	r3, #0
 8000768:	4690      	mov	r8, r2
 800076a:	4699      	mov	r9, r3
 800076c:	f04f 0200 	mov.w	r2, #0
 8000770:	f04f 0300 	mov.w	r3, #0
 8000774:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000778:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800077c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000780:	460b      	mov	r3, r1
 8000782:	3307      	adds	r3, #7
 8000784:	08db      	lsrs	r3, r3, #3
 8000786:	00db      	lsls	r3, r3, #3
 8000788:	ebad 0d03 	sub.w	sp, sp, r3
 800078c:	466b      	mov	r3, sp
 800078e:	3300      	adds	r3, #0
 8000790:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      int decoded_index = 0; // Index to keep track of the position in the decoded message
 8000794:	2300      	movs	r3, #0
 8000796:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

      for (int i = 0; i <= length; i++)
 800079a:	2300      	movs	r3, #0
 800079c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80007a0:	e051      	b.n	8000846 <decodeMorse+0x142>
      {
          if (message[i] == ' ' || message[i] == '\0') // Check for space or end of string
 80007a2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	4413      	add	r3, r2
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	2b20      	cmp	r3, #32
 80007ae:	d006      	beq.n	80007be <decodeMorse+0xba>
 80007b0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80007b4:	687a      	ldr	r2, [r7, #4]
 80007b6:	4413      	add	r3, r2
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d131      	bne.n	8000822 <decodeMorse+0x11e>
          {
              // Indicates the end of a Morse code character
              decoded_message[decoded_index] = '\0'; // Null terminate the decoded message
 80007be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80007c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80007c6:	4413      	add	r3, r2
 80007c8:	2200      	movs	r2, #0
 80007ca:	701a      	strb	r2, [r3, #0]
              for (int j = 0; j < sizeof(morseAlphabet) / sizeof(morseAlphabet[0]); j++)
 80007cc:	2300      	movs	r3, #0
 80007ce:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80007d2:	e021      	b.n	8000818 <decodeMorse+0x114>
              {
                  if (strcmp(decoded_message, morseAlphabet[j]) == 0) // Compare using strcmp
 80007d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80007d8:	009b      	lsls	r3, r3, #2
 80007da:	33d8      	adds	r3, #216	; 0xd8
 80007dc:	443b      	add	r3, r7
 80007de:	f853 3ca4 	ldr.w	r3, [r3, #-164]
 80007e2:	4619      	mov	r1, r3
 80007e4:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 80007e8:	f7ff fd0c 	bl	8000204 <strcmp>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d10d      	bne.n	800080e <decodeMorse+0x10a>
                  {
                      // Store the corresponding character
                      printf("%c", alphabet[j]);
 80007f2:	f107 020c 	add.w	r2, r7, #12
 80007f6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80007fa:	4413      	add	r3, r2
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	4618      	mov	r0, r3
 8000800:	f002 fd3e 	bl	8003280 <putchar>
                      decoded_index = 0;
 8000804:	2300      	movs	r3, #0
 8000806:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
                      break;
 800080a:	bf00      	nop
              for (int j = 0; j < sizeof(morseAlphabet) / sizeof(morseAlphabet[0]); j++)
 800080c:	e016      	b.n	800083c <decodeMorse+0x138>
 800080e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8000812:	3301      	adds	r3, #1
 8000814:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8000818:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800081c:	2b23      	cmp	r3, #35	; 0x23
 800081e:	d9d9      	bls.n	80007d4 <decodeMorse+0xd0>
 8000820:	e00c      	b.n	800083c <decodeMorse+0x138>
                  }
              }
          }
          else
          {
              decoded_message[decoded_index++] = message[i];
 8000822:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8000826:	687a      	ldr	r2, [r7, #4]
 8000828:	441a      	add	r2, r3
 800082a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800082e:	1c59      	adds	r1, r3, #1
 8000830:	f8c7 10d4 	str.w	r1, [r7, #212]	; 0xd4
 8000834:	7811      	ldrb	r1, [r2, #0]
 8000836:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800083a:	54d1      	strb	r1, [r2, r3]
      for (int i = 0; i <= length; i++)
 800083c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8000840:	3301      	adds	r3, #1
 8000842:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8000846:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	429a      	cmp	r2, r3
 800084e:	dda8      	ble.n	80007a2 <decodeMorse+0x9e>
          }
      }
      printf("\r\n");
 8000850:	4806      	ldr	r0, [pc, #24]	; (800086c <decodeMorse+0x168>)
 8000852:	f002 fd71 	bl	8003338 <puts>
 8000856:	46b5      	mov	sp, r6
  }
 8000858:	bf00      	nop
 800085a:	37dc      	adds	r7, #220	; 0xdc
 800085c:	46bd      	mov	sp, r7
 800085e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000862:	bf00      	nop
 8000864:	08003c50 	.word	0x08003c50
 8000868:	08003ce0 	.word	0x08003ce0
 800086c:	08003b2c 	.word	0x08003b2c

08000870 <__io_putchar>:



  PUTCHAR_PROTOTYPE
  {
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of
  transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000878:	1d39      	adds	r1, r7, #4
 800087a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800087e:	2201      	movs	r2, #1
 8000880:	4803      	ldr	r0, [pc, #12]	; (8000890 <__io_putchar+0x20>)
 8000882:	f002 f87f 	bl	8002984 <HAL_UART_Transmit>
  return ch;
 8000886:	687b      	ldr	r3, [r7, #4]
  }
 8000888:	4618      	mov	r0, r3
 800088a:	3708      	adds	r7, #8
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	2000014c 	.word	0x2000014c

08000894 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b094      	sub	sp, #80	; 0x50
 8000898:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800089a:	f107 031c 	add.w	r3, r7, #28
 800089e:	2234      	movs	r2, #52	; 0x34
 80008a0:	2100      	movs	r1, #0
 80008a2:	4618      	mov	r0, r3
 80008a4:	f002 fe28 	bl	80034f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a8:	f107 0308 	add.w	r3, r7, #8
 80008ac:	2200      	movs	r2, #0
 80008ae:	601a      	str	r2, [r3, #0]
 80008b0:	605a      	str	r2, [r3, #4]
 80008b2:	609a      	str	r2, [r3, #8]
 80008b4:	60da      	str	r2, [r3, #12]
 80008b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b8:	2300      	movs	r3, #0
 80008ba:	607b      	str	r3, [r7, #4]
 80008bc:	4b2a      	ldr	r3, [pc, #168]	; (8000968 <SystemClock_Config+0xd4>)
 80008be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c0:	4a29      	ldr	r2, [pc, #164]	; (8000968 <SystemClock_Config+0xd4>)
 80008c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008c6:	6413      	str	r3, [r2, #64]	; 0x40
 80008c8:	4b27      	ldr	r3, [pc, #156]	; (8000968 <SystemClock_Config+0xd4>)
 80008ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008d0:	607b      	str	r3, [r7, #4]
 80008d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008d4:	2300      	movs	r3, #0
 80008d6:	603b      	str	r3, [r7, #0]
 80008d8:	4b24      	ldr	r3, [pc, #144]	; (800096c <SystemClock_Config+0xd8>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80008e0:	4a22      	ldr	r2, [pc, #136]	; (800096c <SystemClock_Config+0xd8>)
 80008e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008e6:	6013      	str	r3, [r2, #0]
 80008e8:	4b20      	ldr	r3, [pc, #128]	; (800096c <SystemClock_Config+0xd8>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008f0:	603b      	str	r3, [r7, #0]
 80008f2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008f4:	2302      	movs	r3, #2
 80008f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008f8:	2301      	movs	r3, #1
 80008fa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008fc:	2310      	movs	r3, #16
 80008fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000900:	2302      	movs	r3, #2
 8000902:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000904:	2300      	movs	r3, #0
 8000906:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000908:	2310      	movs	r3, #16
 800090a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800090c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000910:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000912:	2304      	movs	r3, #4
 8000914:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000916:	2302      	movs	r3, #2
 8000918:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800091a:	2302      	movs	r3, #2
 800091c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800091e:	f107 031c 	add.w	r3, r7, #28
 8000922:	4618      	mov	r0, r3
 8000924:	f001 fd40 	bl	80023a8 <HAL_RCC_OscConfig>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800092e:	f000 f90d 	bl	8000b4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000932:	230f      	movs	r3, #15
 8000934:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000936:	2302      	movs	r3, #2
 8000938:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800093a:	2300      	movs	r3, #0
 800093c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800093e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000942:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000944:	2300      	movs	r3, #0
 8000946:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000948:	f107 0308 	add.w	r3, r7, #8
 800094c:	2102      	movs	r1, #2
 800094e:	4618      	mov	r0, r3
 8000950:	f001 f9e0 	bl	8001d14 <HAL_RCC_ClockConfig>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800095a:	f000 f8f7 	bl	8000b4c <Error_Handler>
  }
}
 800095e:	bf00      	nop
 8000960:	3750      	adds	r7, #80	; 0x50
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40023800 	.word	0x40023800
 800096c:	40007000 	.word	0x40007000

08000970 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000976:	463b      	mov	r3, r7
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]
 800097c:	605a      	str	r2, [r3, #4]
 800097e:	609a      	str	r2, [r3, #8]
 8000980:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000982:	4b21      	ldr	r3, [pc, #132]	; (8000a08 <MX_ADC3_Init+0x98>)
 8000984:	4a21      	ldr	r2, [pc, #132]	; (8000a0c <MX_ADC3_Init+0x9c>)
 8000986:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000988:	4b1f      	ldr	r3, [pc, #124]	; (8000a08 <MX_ADC3_Init+0x98>)
 800098a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800098e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000990:	4b1d      	ldr	r3, [pc, #116]	; (8000a08 <MX_ADC3_Init+0x98>)
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8000996:	4b1c      	ldr	r3, [pc, #112]	; (8000a08 <MX_ADC3_Init+0x98>)
 8000998:	2200      	movs	r2, #0
 800099a:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800099c:	4b1a      	ldr	r3, [pc, #104]	; (8000a08 <MX_ADC3_Init+0x98>)
 800099e:	2200      	movs	r2, #0
 80009a0:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80009a2:	4b19      	ldr	r3, [pc, #100]	; (8000a08 <MX_ADC3_Init+0x98>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009aa:	4b17      	ldr	r3, [pc, #92]	; (8000a08 <MX_ADC3_Init+0x98>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009b0:	4b15      	ldr	r3, [pc, #84]	; (8000a08 <MX_ADC3_Init+0x98>)
 80009b2:	4a17      	ldr	r2, [pc, #92]	; (8000a10 <MX_ADC3_Init+0xa0>)
 80009b4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009b6:	4b14      	ldr	r3, [pc, #80]	; (8000a08 <MX_ADC3_Init+0x98>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80009bc:	4b12      	ldr	r3, [pc, #72]	; (8000a08 <MX_ADC3_Init+0x98>)
 80009be:	2201      	movs	r2, #1
 80009c0:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80009c2:	4b11      	ldr	r3, [pc, #68]	; (8000a08 <MX_ADC3_Init+0x98>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009ca:	4b0f      	ldr	r3, [pc, #60]	; (8000a08 <MX_ADC3_Init+0x98>)
 80009cc:	2201      	movs	r2, #1
 80009ce:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80009d0:	480d      	ldr	r0, [pc, #52]	; (8000a08 <MX_ADC3_Init+0x98>)
 80009d2:	f000 fb15 	bl	8001000 <HAL_ADC_Init>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 80009dc:	f000 f8b6 	bl	8000b4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80009e4:	2301      	movs	r3, #1
 80009e6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80009e8:	2300      	movs	r3, #0
 80009ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80009ec:	463b      	mov	r3, r7
 80009ee:	4619      	mov	r1, r3
 80009f0:	4805      	ldr	r0, [pc, #20]	; (8000a08 <MX_ADC3_Init+0x98>)
 80009f2:	f000 fce7 	bl	80013c4 <HAL_ADC_ConfigChannel>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 80009fc:	f000 f8a6 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000a00:	bf00      	nop
 8000a02:	3710      	adds	r7, #16
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	20000104 	.word	0x20000104
 8000a0c:	40012200 	.word	0x40012200
 8000a10:	0f000001 	.word	0x0f000001

08000a14 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a18:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a1a:	4a12      	ldr	r2, [pc, #72]	; (8000a64 <MX_USART2_UART_Init+0x50>)
 8000a1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a1e:	4b10      	ldr	r3, [pc, #64]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a26:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a2c:	4b0c      	ldr	r3, [pc, #48]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a32:	4b0b      	ldr	r3, [pc, #44]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a38:	4b09      	ldr	r3, [pc, #36]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a3a:	220c      	movs	r2, #12
 8000a3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a3e:	4b08      	ldr	r3, [pc, #32]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a44:	4b06      	ldr	r3, [pc, #24]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a4a:	4805      	ldr	r0, [pc, #20]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a4c:	f001 ff4a 	bl	80028e4 <HAL_UART_Init>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a56:	f000 f879 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	2000014c 	.word	0x2000014c
 8000a64:	40004400 	.word	0x40004400

08000a68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b08a      	sub	sp, #40	; 0x28
 8000a6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6e:	f107 0314 	add.w	r3, r7, #20
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
 8000a76:	605a      	str	r2, [r3, #4]
 8000a78:	609a      	str	r2, [r3, #8]
 8000a7a:	60da      	str	r2, [r3, #12]
 8000a7c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	613b      	str	r3, [r7, #16]
 8000a82:	4b2f      	ldr	r3, [pc, #188]	; (8000b40 <MX_GPIO_Init+0xd8>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a86:	4a2e      	ldr	r2, [pc, #184]	; (8000b40 <MX_GPIO_Init+0xd8>)
 8000a88:	f043 0304 	orr.w	r3, r3, #4
 8000a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8e:	4b2c      	ldr	r3, [pc, #176]	; (8000b40 <MX_GPIO_Init+0xd8>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a92:	f003 0304 	and.w	r3, r3, #4
 8000a96:	613b      	str	r3, [r7, #16]
 8000a98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60fb      	str	r3, [r7, #12]
 8000a9e:	4b28      	ldr	r3, [pc, #160]	; (8000b40 <MX_GPIO_Init+0xd8>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	4a27      	ldr	r2, [pc, #156]	; (8000b40 <MX_GPIO_Init+0xd8>)
 8000aa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aaa:	4b25      	ldr	r3, [pc, #148]	; (8000b40 <MX_GPIO_Init+0xd8>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	4b21      	ldr	r3, [pc, #132]	; (8000b40 <MX_GPIO_Init+0xd8>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abe:	4a20      	ldr	r2, [pc, #128]	; (8000b40 <MX_GPIO_Init+0xd8>)
 8000ac0:	f043 0301 	orr.w	r3, r3, #1
 8000ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac6:	4b1e      	ldr	r3, [pc, #120]	; (8000b40 <MX_GPIO_Init+0xd8>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aca:	f003 0301 	and.w	r3, r3, #1
 8000ace:	60bb      	str	r3, [r7, #8]
 8000ad0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	607b      	str	r3, [r7, #4]
 8000ad6:	4b1a      	ldr	r3, [pc, #104]	; (8000b40 <MX_GPIO_Init+0xd8>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	4a19      	ldr	r2, [pc, #100]	; (8000b40 <MX_GPIO_Init+0xd8>)
 8000adc:	f043 0302 	orr.w	r3, r3, #2
 8000ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae2:	4b17      	ldr	r3, [pc, #92]	; (8000b40 <MX_GPIO_Init+0xd8>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	f003 0302 	and.w	r3, r3, #2
 8000aea:	607b      	str	r3, [r7, #4]
 8000aec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000aee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000af2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000af4:	2300      	movs	r3, #0
 8000af6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af8:	2300      	movs	r3, #0
 8000afa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	4619      	mov	r1, r3
 8000b02:	4810      	ldr	r0, [pc, #64]	; (8000b44 <MX_GPIO_Init+0xdc>)
 8000b04:	f000 ff72 	bl	80019ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000b08:	2310      	movs	r3, #16
 8000b0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b0c:	2303      	movs	r3, #3
 8000b0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b14:	f107 0314 	add.w	r3, r7, #20
 8000b18:	4619      	mov	r1, r3
 8000b1a:	480b      	ldr	r0, [pc, #44]	; (8000b48 <MX_GPIO_Init+0xe0>)
 8000b1c:	f000 ff66 	bl	80019ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000b20:	2320      	movs	r3, #32
 8000b22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b24:	2300      	movs	r3, #0
 8000b26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	f107 0314 	add.w	r3, r7, #20
 8000b30:	4619      	mov	r1, r3
 8000b32:	4805      	ldr	r0, [pc, #20]	; (8000b48 <MX_GPIO_Init+0xe0>)
 8000b34:	f000 ff5a 	bl	80019ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b38:	bf00      	nop
 8000b3a:	3728      	adds	r7, #40	; 0x28
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	40023800 	.word	0x40023800
 8000b44:	40020800 	.word	0x40020800
 8000b48:	40020000 	.word	0x40020000

08000b4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b50:	b672      	cpsid	i
}
 8000b52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b54:	e7fe      	b.n	8000b54 <Error_Handler+0x8>
	...

08000b58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b5e:	2300      	movs	r3, #0
 8000b60:	607b      	str	r3, [r7, #4]
 8000b62:	4b10      	ldr	r3, [pc, #64]	; (8000ba4 <HAL_MspInit+0x4c>)
 8000b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b66:	4a0f      	ldr	r2, [pc, #60]	; (8000ba4 <HAL_MspInit+0x4c>)
 8000b68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b6e:	4b0d      	ldr	r3, [pc, #52]	; (8000ba4 <HAL_MspInit+0x4c>)
 8000b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b76:	607b      	str	r3, [r7, #4]
 8000b78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	603b      	str	r3, [r7, #0]
 8000b7e:	4b09      	ldr	r3, [pc, #36]	; (8000ba4 <HAL_MspInit+0x4c>)
 8000b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b82:	4a08      	ldr	r2, [pc, #32]	; (8000ba4 <HAL_MspInit+0x4c>)
 8000b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b88:	6413      	str	r3, [r2, #64]	; 0x40
 8000b8a:	4b06      	ldr	r3, [pc, #24]	; (8000ba4 <HAL_MspInit+0x4c>)
 8000b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b92:	603b      	str	r3, [r7, #0]
 8000b94:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b96:	2007      	movs	r0, #7
 8000b98:	f000 fef4 	bl	8001984 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b9c:	bf00      	nop
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	40023800 	.word	0x40023800

08000ba8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b08a      	sub	sp, #40	; 0x28
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb0:	f107 0314 	add.w	r3, r7, #20
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	601a      	str	r2, [r3, #0]
 8000bb8:	605a      	str	r2, [r3, #4]
 8000bba:	609a      	str	r2, [r3, #8]
 8000bbc:	60da      	str	r2, [r3, #12]
 8000bbe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a17      	ldr	r2, [pc, #92]	; (8000c24 <HAL_ADC_MspInit+0x7c>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d127      	bne.n	8000c1a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	613b      	str	r3, [r7, #16]
 8000bce:	4b16      	ldr	r3, [pc, #88]	; (8000c28 <HAL_ADC_MspInit+0x80>)
 8000bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bd2:	4a15      	ldr	r2, [pc, #84]	; (8000c28 <HAL_ADC_MspInit+0x80>)
 8000bd4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bd8:	6453      	str	r3, [r2, #68]	; 0x44
 8000bda:	4b13      	ldr	r3, [pc, #76]	; (8000c28 <HAL_ADC_MspInit+0x80>)
 8000bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000be2:	613b      	str	r3, [r7, #16]
 8000be4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	60fb      	str	r3, [r7, #12]
 8000bea:	4b0f      	ldr	r3, [pc, #60]	; (8000c28 <HAL_ADC_MspInit+0x80>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	4a0e      	ldr	r2, [pc, #56]	; (8000c28 <HAL_ADC_MspInit+0x80>)
 8000bf0:	f043 0301 	orr.w	r3, r3, #1
 8000bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf6:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <HAL_ADC_MspInit+0x80>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	f003 0301 	and.w	r3, r3, #1
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PA0-WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c02:	2301      	movs	r3, #1
 8000c04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c06:	2303      	movs	r3, #3
 8000c08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0e:	f107 0314 	add.w	r3, r7, #20
 8000c12:	4619      	mov	r1, r3
 8000c14:	4805      	ldr	r0, [pc, #20]	; (8000c2c <HAL_ADC_MspInit+0x84>)
 8000c16:	f000 fee9 	bl	80019ec <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8000c1a:	bf00      	nop
 8000c1c:	3728      	adds	r7, #40	; 0x28
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	40012200 	.word	0x40012200
 8000c28:	40023800 	.word	0x40023800
 8000c2c:	40020000 	.word	0x40020000

08000c30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	; 0x28
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	f107 0314 	add.w	r3, r7, #20
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a19      	ldr	r2, [pc, #100]	; (8000cb4 <HAL_UART_MspInit+0x84>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d12b      	bne.n	8000caa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	613b      	str	r3, [r7, #16]
 8000c56:	4b18      	ldr	r3, [pc, #96]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5a:	4a17      	ldr	r2, [pc, #92]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c60:	6413      	str	r3, [r2, #64]	; 0x40
 8000c62:	4b15      	ldr	r3, [pc, #84]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c6a:	613b      	str	r3, [r7, #16]
 8000c6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	4b11      	ldr	r3, [pc, #68]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c76:	4a10      	ldr	r2, [pc, #64]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c78:	f043 0301 	orr.w	r3, r3, #1
 8000c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c7e:	4b0e      	ldr	r3, [pc, #56]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c82:	f003 0301 	and.w	r3, r3, #1
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c8a:	230c      	movs	r3, #12
 8000c8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c96:	2303      	movs	r3, #3
 8000c98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c9a:	2307      	movs	r3, #7
 8000c9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c9e:	f107 0314 	add.w	r3, r7, #20
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4805      	ldr	r0, [pc, #20]	; (8000cbc <HAL_UART_MspInit+0x8c>)
 8000ca6:	f000 fea1 	bl	80019ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000caa:	bf00      	nop
 8000cac:	3728      	adds	r7, #40	; 0x28
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	40004400 	.word	0x40004400
 8000cb8:	40023800 	.word	0x40023800
 8000cbc:	40020000 	.word	0x40020000

08000cc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cc4:	e7fe      	b.n	8000cc4 <NMI_Handler+0x4>

08000cc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cca:	e7fe      	b.n	8000cca <HardFault_Handler+0x4>

08000ccc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd0:	e7fe      	b.n	8000cd0 <MemManage_Handler+0x4>

08000cd2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cd6:	e7fe      	b.n	8000cd6 <BusFault_Handler+0x4>

08000cd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cdc:	e7fe      	b.n	8000cdc <UsageFault_Handler+0x4>

08000cde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr

08000cec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr

08000cfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cfa:	b480      	push	{r7}
 8000cfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d0c:	f000 f934 	bl	8000f78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d10:	bf00      	nop
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b086      	sub	sp, #24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60f8      	str	r0, [r7, #12]
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d20:	2300      	movs	r3, #0
 8000d22:	617b      	str	r3, [r7, #20]
 8000d24:	e00a      	b.n	8000d3c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d26:	f3af 8000 	nop.w
 8000d2a:	4601      	mov	r1, r0
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	1c5a      	adds	r2, r3, #1
 8000d30:	60ba      	str	r2, [r7, #8]
 8000d32:	b2ca      	uxtb	r2, r1
 8000d34:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	617b      	str	r3, [r7, #20]
 8000d3c:	697a      	ldr	r2, [r7, #20]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	dbf0      	blt.n	8000d26 <_read+0x12>
  }

  return len;
 8000d44:	687b      	ldr	r3, [r7, #4]
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3718      	adds	r7, #24
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}

08000d4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	b086      	sub	sp, #24
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	60f8      	str	r0, [r7, #12]
 8000d56:	60b9      	str	r1, [r7, #8]
 8000d58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	617b      	str	r3, [r7, #20]
 8000d5e:	e009      	b.n	8000d74 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	1c5a      	adds	r2, r3, #1
 8000d64:	60ba      	str	r2, [r7, #8]
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f7ff fd81 	bl	8000870 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	3301      	adds	r3, #1
 8000d72:	617b      	str	r3, [r7, #20]
 8000d74:	697a      	ldr	r2, [r7, #20]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	dbf1      	blt.n	8000d60 <_write+0x12>
  }
  return len;
 8000d7c:	687b      	ldr	r3, [r7, #4]
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3718      	adds	r7, #24
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <_close>:

int _close(int file)
{
 8000d86:	b480      	push	{r7}
 8000d88:	b083      	sub	sp, #12
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	370c      	adds	r7, #12
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	b083      	sub	sp, #12
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
 8000da6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dae:	605a      	str	r2, [r3, #4]
  return 0;
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr

08000dbe <_isatty>:

int _isatty(int file)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	b083      	sub	sp, #12
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000dc6:	2301      	movs	r3, #1
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr

08000dd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000de0:	2300      	movs	r3, #0
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	3714      	adds	r7, #20
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
	...

08000df0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000df8:	4a14      	ldr	r2, [pc, #80]	; (8000e4c <_sbrk+0x5c>)
 8000dfa:	4b15      	ldr	r3, [pc, #84]	; (8000e50 <_sbrk+0x60>)
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e04:	4b13      	ldr	r3, [pc, #76]	; (8000e54 <_sbrk+0x64>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d102      	bne.n	8000e12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e0c:	4b11      	ldr	r3, [pc, #68]	; (8000e54 <_sbrk+0x64>)
 8000e0e:	4a12      	ldr	r2, [pc, #72]	; (8000e58 <_sbrk+0x68>)
 8000e10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e12:	4b10      	ldr	r3, [pc, #64]	; (8000e54 <_sbrk+0x64>)
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4413      	add	r3, r2
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	d207      	bcs.n	8000e30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e20:	f002 fbb8 	bl	8003594 <__errno>
 8000e24:	4603      	mov	r3, r0
 8000e26:	220c      	movs	r2, #12
 8000e28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e2e:	e009      	b.n	8000e44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e30:	4b08      	ldr	r3, [pc, #32]	; (8000e54 <_sbrk+0x64>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e36:	4b07      	ldr	r3, [pc, #28]	; (8000e54 <_sbrk+0x64>)
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	4a05      	ldr	r2, [pc, #20]	; (8000e54 <_sbrk+0x64>)
 8000e40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e42:	68fb      	ldr	r3, [r7, #12]
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3718      	adds	r7, #24
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	20020000 	.word	0x20020000
 8000e50:	00000400 	.word	0x00000400
 8000e54:	20000194 	.word	0x20000194
 8000e58:	200002e8 	.word	0x200002e8

08000e5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e60:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <SystemInit+0x20>)
 8000e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e66:	4a05      	ldr	r2, [pc, #20]	; (8000e7c <SystemInit+0x20>)
 8000e68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	e000ed00 	.word	0xe000ed00

08000e80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000eb8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e84:	f7ff ffea 	bl	8000e5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e88:	480c      	ldr	r0, [pc, #48]	; (8000ebc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e8a:	490d      	ldr	r1, [pc, #52]	; (8000ec0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e8c:	4a0d      	ldr	r2, [pc, #52]	; (8000ec4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e90:	e002      	b.n	8000e98 <LoopCopyDataInit>

08000e92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e96:	3304      	adds	r3, #4

08000e98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e9c:	d3f9      	bcc.n	8000e92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e9e:	4a0a      	ldr	r2, [pc, #40]	; (8000ec8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ea0:	4c0a      	ldr	r4, [pc, #40]	; (8000ecc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ea2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ea4:	e001      	b.n	8000eaa <LoopFillZerobss>

08000ea6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ea6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ea8:	3204      	adds	r2, #4

08000eaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eac:	d3fb      	bcc.n	8000ea6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000eae:	f002 fb77 	bl	80035a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eb2:	f7ff fb2f 	bl	8000514 <main>
  bx  lr    
 8000eb6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000eb8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ebc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ec0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ec4:	08003d30 	.word	0x08003d30
  ldr r2, =_sbss
 8000ec8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000ecc:	200002e8 	.word	0x200002e8

08000ed0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ed0:	e7fe      	b.n	8000ed0 <ADC_IRQHandler>
	...

08000ed4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ed8:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <HAL_Init+0x40>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a0d      	ldr	r2, [pc, #52]	; (8000f14 <HAL_Init+0x40>)
 8000ede:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ee2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ee4:	4b0b      	ldr	r3, [pc, #44]	; (8000f14 <HAL_Init+0x40>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a0a      	ldr	r2, [pc, #40]	; (8000f14 <HAL_Init+0x40>)
 8000eea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000eee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ef0:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <HAL_Init+0x40>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a07      	ldr	r2, [pc, #28]	; (8000f14 <HAL_Init+0x40>)
 8000ef6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000efa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000efc:	2003      	movs	r0, #3
 8000efe:	f000 fd41 	bl	8001984 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f02:	2000      	movs	r0, #0
 8000f04:	f000 f808 	bl	8000f18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f08:	f7ff fe26 	bl	8000b58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f0c:	2300      	movs	r3, #0
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	40023c00 	.word	0x40023c00

08000f18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f20:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <HAL_InitTick+0x54>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	4b12      	ldr	r3, [pc, #72]	; (8000f70 <HAL_InitTick+0x58>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 fd4b 	bl	80019d2 <HAL_SYSTICK_Config>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	e00e      	b.n	8000f64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2b0f      	cmp	r3, #15
 8000f4a:	d80a      	bhi.n	8000f62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	6879      	ldr	r1, [r7, #4]
 8000f50:	f04f 30ff 	mov.w	r0, #4294967295
 8000f54:	f000 fd21 	bl	800199a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f58:	4a06      	ldr	r2, [pc, #24]	; (8000f74 <HAL_InitTick+0x5c>)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	e000      	b.n	8000f64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20000000 	.word	0x20000000
 8000f70:	20000008 	.word	0x20000008
 8000f74:	20000004 	.word	0x20000004

08000f78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f7c:	4b06      	ldr	r3, [pc, #24]	; (8000f98 <HAL_IncTick+0x20>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	461a      	mov	r2, r3
 8000f82:	4b06      	ldr	r3, [pc, #24]	; (8000f9c <HAL_IncTick+0x24>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4413      	add	r3, r2
 8000f88:	4a04      	ldr	r2, [pc, #16]	; (8000f9c <HAL_IncTick+0x24>)
 8000f8a:	6013      	str	r3, [r2, #0]
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	20000008 	.word	0x20000008
 8000f9c:	20000198 	.word	0x20000198

08000fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fa4:	4b03      	ldr	r3, [pc, #12]	; (8000fb4 <HAL_GetTick+0x14>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	20000198 	.word	0x20000198

08000fb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fc0:	f7ff ffee 	bl	8000fa0 <HAL_GetTick>
 8000fc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fd0:	d005      	beq.n	8000fde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fd2:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <HAL_Delay+0x44>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	4413      	add	r3, r2
 8000fdc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fde:	bf00      	nop
 8000fe0:	f7ff ffde 	bl	8000fa0 <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	68fa      	ldr	r2, [r7, #12]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d8f7      	bhi.n	8000fe0 <HAL_Delay+0x28>
  {
  }
}
 8000ff0:	bf00      	nop
 8000ff2:	bf00      	nop
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000008 	.word	0x20000008

08001000 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001008:	2300      	movs	r3, #0
 800100a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d101      	bne.n	8001016 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	e033      	b.n	800107e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101a:	2b00      	cmp	r3, #0
 800101c:	d109      	bne.n	8001032 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f7ff fdc2 	bl	8000ba8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2200      	movs	r2, #0
 8001028:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2200      	movs	r2, #0
 800102e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001036:	f003 0310 	and.w	r3, r3, #16
 800103a:	2b00      	cmp	r3, #0
 800103c:	d118      	bne.n	8001070 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001042:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001046:	f023 0302 	bic.w	r3, r3, #2
 800104a:	f043 0202 	orr.w	r2, r3, #2
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f000 fae8 	bl	8001628 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2200      	movs	r2, #0
 800105c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001062:	f023 0303 	bic.w	r3, r3, #3
 8001066:	f043 0201 	orr.w	r2, r3, #1
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	641a      	str	r2, [r3, #64]	; 0x40
 800106e:	e001      	b.n	8001074 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800107c:	7bfb      	ldrb	r3, [r7, #15]
}
 800107e:	4618      	mov	r0, r3
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
	...

08001088 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001090:	2300      	movs	r3, #0
 8001092:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800109a:	2b01      	cmp	r3, #1
 800109c:	d101      	bne.n	80010a2 <HAL_ADC_Start+0x1a>
 800109e:	2302      	movs	r3, #2
 80010a0:	e0b2      	b.n	8001208 <HAL_ADC_Start+0x180>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2201      	movs	r2, #1
 80010a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	f003 0301 	and.w	r3, r3, #1
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d018      	beq.n	80010ea <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	689a      	ldr	r2, [r3, #8]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f042 0201 	orr.w	r2, r2, #1
 80010c6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010c8:	4b52      	ldr	r3, [pc, #328]	; (8001214 <HAL_ADC_Start+0x18c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a52      	ldr	r2, [pc, #328]	; (8001218 <HAL_ADC_Start+0x190>)
 80010ce:	fba2 2303 	umull	r2, r3, r2, r3
 80010d2:	0c9a      	lsrs	r2, r3, #18
 80010d4:	4613      	mov	r3, r2
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	4413      	add	r3, r2
 80010da:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80010dc:	e002      	b.n	80010e4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	3b01      	subs	r3, #1
 80010e2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d1f9      	bne.n	80010de <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	f003 0301 	and.w	r3, r3, #1
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d17a      	bne.n	80011ee <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001100:	f023 0301 	bic.w	r3, r3, #1
 8001104:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001116:	2b00      	cmp	r3, #0
 8001118:	d007      	beq.n	800112a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001122:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001132:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001136:	d106      	bne.n	8001146 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800113c:	f023 0206 	bic.w	r2, r3, #6
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	645a      	str	r2, [r3, #68]	; 0x44
 8001144:	e002      	b.n	800114c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2200      	movs	r2, #0
 800114a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001154:	4b31      	ldr	r3, [pc, #196]	; (800121c <HAL_ADC_Start+0x194>)
 8001156:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001160:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f003 031f 	and.w	r3, r3, #31
 800116a:	2b00      	cmp	r3, #0
 800116c:	d12a      	bne.n	80011c4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a2b      	ldr	r2, [pc, #172]	; (8001220 <HAL_ADC_Start+0x198>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d015      	beq.n	80011a4 <HAL_ADC_Start+0x11c>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a29      	ldr	r2, [pc, #164]	; (8001224 <HAL_ADC_Start+0x19c>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d105      	bne.n	800118e <HAL_ADC_Start+0x106>
 8001182:	4b26      	ldr	r3, [pc, #152]	; (800121c <HAL_ADC_Start+0x194>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f003 031f 	and.w	r3, r3, #31
 800118a:	2b00      	cmp	r3, #0
 800118c:	d00a      	beq.n	80011a4 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a25      	ldr	r2, [pc, #148]	; (8001228 <HAL_ADC_Start+0x1a0>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d136      	bne.n	8001206 <HAL_ADC_Start+0x17e>
 8001198:	4b20      	ldr	r3, [pc, #128]	; (800121c <HAL_ADC_Start+0x194>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f003 0310 	and.w	r3, r3, #16
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d130      	bne.n	8001206 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d129      	bne.n	8001206 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	689a      	ldr	r2, [r3, #8]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	e020      	b.n	8001206 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a15      	ldr	r2, [pc, #84]	; (8001220 <HAL_ADC_Start+0x198>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d11b      	bne.n	8001206 <HAL_ADC_Start+0x17e>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d114      	bne.n	8001206 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	689a      	ldr	r2, [r3, #8]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	e00b      	b.n	8001206 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f2:	f043 0210 	orr.w	r2, r3, #16
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011fe:	f043 0201 	orr.w	r2, r3, #1
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001206:	2300      	movs	r3, #0
}
 8001208:	4618      	mov	r0, r3
 800120a:	3714      	adds	r7, #20
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	20000000 	.word	0x20000000
 8001218:	431bde83 	.word	0x431bde83
 800121c:	40012300 	.word	0x40012300
 8001220:	40012000 	.word	0x40012000
 8001224:	40012100 	.word	0x40012100
 8001228:	40012200 	.word	0x40012200

0800122c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800123a:	2b01      	cmp	r3, #1
 800123c:	d101      	bne.n	8001242 <HAL_ADC_Stop+0x16>
 800123e:	2302      	movs	r3, #2
 8001240:	e021      	b.n	8001286 <HAL_ADC_Stop+0x5a>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2201      	movs	r2, #1
 8001246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	689a      	ldr	r2, [r3, #8]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f022 0201 	bic.w	r2, r2, #1
 8001258:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	f003 0301 	and.w	r3, r3, #1
 8001264:	2b00      	cmp	r3, #0
 8001266:	d109      	bne.n	800127c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001270:	f023 0301 	bic.w	r3, r3, #1
 8001274:	f043 0201 	orr.w	r2, r3, #1
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2200      	movs	r2, #0
 8001280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr

08001292 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b084      	sub	sp, #16
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
 800129a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800129c:	2300      	movs	r3, #0
 800129e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012ae:	d113      	bne.n	80012d8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80012ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012be:	d10b      	bne.n	80012d8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c4:	f043 0220 	orr.w	r2, r3, #32
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2200      	movs	r2, #0
 80012d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80012d4:	2301      	movs	r3, #1
 80012d6:	e063      	b.n	80013a0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80012d8:	f7ff fe62 	bl	8000fa0 <HAL_GetTick>
 80012dc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80012de:	e021      	b.n	8001324 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012e6:	d01d      	beq.n	8001324 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d007      	beq.n	80012fe <HAL_ADC_PollForConversion+0x6c>
 80012ee:	f7ff fe57 	bl	8000fa0 <HAL_GetTick>
 80012f2:	4602      	mov	r2, r0
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	683a      	ldr	r2, [r7, #0]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d212      	bcs.n	8001324 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f003 0302 	and.w	r3, r3, #2
 8001308:	2b02      	cmp	r3, #2
 800130a:	d00b      	beq.n	8001324 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001310:	f043 0204 	orr.w	r2, r3, #4
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2200      	movs	r2, #0
 800131c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001320:	2303      	movs	r3, #3
 8001322:	e03d      	b.n	80013a0 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	2b02      	cmp	r3, #2
 8001330:	d1d6      	bne.n	80012e0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f06f 0212 	mvn.w	r2, #18
 800133a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001340:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d123      	bne.n	800139e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800135a:	2b00      	cmp	r3, #0
 800135c:	d11f      	bne.n	800139e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001364:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001368:	2b00      	cmp	r3, #0
 800136a:	d006      	beq.n	800137a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001376:	2b00      	cmp	r3, #0
 8001378:	d111      	bne.n	800139e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d105      	bne.n	800139e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001396:	f043 0201 	orr.w	r2, r3, #1
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800139e:	2300      	movs	r3, #0
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
	...

080013c4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b085      	sub	sp, #20
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80013ce:	2300      	movs	r3, #0
 80013d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d101      	bne.n	80013e0 <HAL_ADC_ConfigChannel+0x1c>
 80013dc:	2302      	movs	r3, #2
 80013de:	e113      	b.n	8001608 <HAL_ADC_ConfigChannel+0x244>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2201      	movs	r2, #1
 80013e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2b09      	cmp	r3, #9
 80013ee:	d925      	bls.n	800143c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	68d9      	ldr	r1, [r3, #12]
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	461a      	mov	r2, r3
 80013fe:	4613      	mov	r3, r2
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	4413      	add	r3, r2
 8001404:	3b1e      	subs	r3, #30
 8001406:	2207      	movs	r2, #7
 8001408:	fa02 f303 	lsl.w	r3, r2, r3
 800140c:	43da      	mvns	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	400a      	ands	r2, r1
 8001414:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	68d9      	ldr	r1, [r3, #12]
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	689a      	ldr	r2, [r3, #8]
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	b29b      	uxth	r3, r3
 8001426:	4618      	mov	r0, r3
 8001428:	4603      	mov	r3, r0
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	4403      	add	r3, r0
 800142e:	3b1e      	subs	r3, #30
 8001430:	409a      	lsls	r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	430a      	orrs	r2, r1
 8001438:	60da      	str	r2, [r3, #12]
 800143a:	e022      	b.n	8001482 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	6919      	ldr	r1, [r3, #16]
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	b29b      	uxth	r3, r3
 8001448:	461a      	mov	r2, r3
 800144a:	4613      	mov	r3, r2
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	4413      	add	r3, r2
 8001450:	2207      	movs	r2, #7
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	43da      	mvns	r2, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	400a      	ands	r2, r1
 800145e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	6919      	ldr	r1, [r3, #16]
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	689a      	ldr	r2, [r3, #8]
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	b29b      	uxth	r3, r3
 8001470:	4618      	mov	r0, r3
 8001472:	4603      	mov	r3, r0
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	4403      	add	r3, r0
 8001478:	409a      	lsls	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	430a      	orrs	r2, r1
 8001480:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	2b06      	cmp	r3, #6
 8001488:	d824      	bhi.n	80014d4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	685a      	ldr	r2, [r3, #4]
 8001494:	4613      	mov	r3, r2
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	4413      	add	r3, r2
 800149a:	3b05      	subs	r3, #5
 800149c:	221f      	movs	r2, #31
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	43da      	mvns	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	400a      	ands	r2, r1
 80014aa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	4618      	mov	r0, r3
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	685a      	ldr	r2, [r3, #4]
 80014be:	4613      	mov	r3, r2
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	4413      	add	r3, r2
 80014c4:	3b05      	subs	r3, #5
 80014c6:	fa00 f203 	lsl.w	r2, r0, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	430a      	orrs	r2, r1
 80014d0:	635a      	str	r2, [r3, #52]	; 0x34
 80014d2:	e04c      	b.n	800156e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	2b0c      	cmp	r3, #12
 80014da:	d824      	bhi.n	8001526 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	685a      	ldr	r2, [r3, #4]
 80014e6:	4613      	mov	r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	4413      	add	r3, r2
 80014ec:	3b23      	subs	r3, #35	; 0x23
 80014ee:	221f      	movs	r2, #31
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	43da      	mvns	r2, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	400a      	ands	r2, r1
 80014fc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	b29b      	uxth	r3, r3
 800150a:	4618      	mov	r0, r3
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685a      	ldr	r2, [r3, #4]
 8001510:	4613      	mov	r3, r2
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	4413      	add	r3, r2
 8001516:	3b23      	subs	r3, #35	; 0x23
 8001518:	fa00 f203 	lsl.w	r2, r0, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	430a      	orrs	r2, r1
 8001522:	631a      	str	r2, [r3, #48]	; 0x30
 8001524:	e023      	b.n	800156e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	685a      	ldr	r2, [r3, #4]
 8001530:	4613      	mov	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4413      	add	r3, r2
 8001536:	3b41      	subs	r3, #65	; 0x41
 8001538:	221f      	movs	r2, #31
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	43da      	mvns	r2, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	400a      	ands	r2, r1
 8001546:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	b29b      	uxth	r3, r3
 8001554:	4618      	mov	r0, r3
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	685a      	ldr	r2, [r3, #4]
 800155a:	4613      	mov	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	4413      	add	r3, r2
 8001560:	3b41      	subs	r3, #65	; 0x41
 8001562:	fa00 f203 	lsl.w	r2, r0, r3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	430a      	orrs	r2, r1
 800156c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800156e:	4b29      	ldr	r3, [pc, #164]	; (8001614 <HAL_ADC_ConfigChannel+0x250>)
 8001570:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a28      	ldr	r2, [pc, #160]	; (8001618 <HAL_ADC_ConfigChannel+0x254>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d10f      	bne.n	800159c <HAL_ADC_ConfigChannel+0x1d8>
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2b12      	cmp	r3, #18
 8001582:	d10b      	bne.n	800159c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a1d      	ldr	r2, [pc, #116]	; (8001618 <HAL_ADC_ConfigChannel+0x254>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d12b      	bne.n	80015fe <HAL_ADC_ConfigChannel+0x23a>
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a1c      	ldr	r2, [pc, #112]	; (800161c <HAL_ADC_ConfigChannel+0x258>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d003      	beq.n	80015b8 <HAL_ADC_ConfigChannel+0x1f4>
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b11      	cmp	r3, #17
 80015b6:	d122      	bne.n	80015fe <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a11      	ldr	r2, [pc, #68]	; (800161c <HAL_ADC_ConfigChannel+0x258>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d111      	bne.n	80015fe <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80015da:	4b11      	ldr	r3, [pc, #68]	; (8001620 <HAL_ADC_ConfigChannel+0x25c>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a11      	ldr	r2, [pc, #68]	; (8001624 <HAL_ADC_ConfigChannel+0x260>)
 80015e0:	fba2 2303 	umull	r2, r3, r2, r3
 80015e4:	0c9a      	lsrs	r2, r3, #18
 80015e6:	4613      	mov	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	4413      	add	r3, r2
 80015ec:	005b      	lsls	r3, r3, #1
 80015ee:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80015f0:	e002      	b.n	80015f8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	3b01      	subs	r3, #1
 80015f6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1f9      	bne.n	80015f2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8001606:	2300      	movs	r3, #0
}
 8001608:	4618      	mov	r0, r3
 800160a:	3714      	adds	r7, #20
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr
 8001614:	40012300 	.word	0x40012300
 8001618:	40012000 	.word	0x40012000
 800161c:	10000012 	.word	0x10000012
 8001620:	20000000 	.word	0x20000000
 8001624:	431bde83 	.word	0x431bde83

08001628 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001630:	4b79      	ldr	r3, [pc, #484]	; (8001818 <ADC_Init+0x1f0>)
 8001632:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	685a      	ldr	r2, [r3, #4]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	431a      	orrs	r2, r3
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	685a      	ldr	r2, [r3, #4]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800165c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	6859      	ldr	r1, [r3, #4]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	691b      	ldr	r3, [r3, #16]
 8001668:	021a      	lsls	r2, r3, #8
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	430a      	orrs	r2, r1
 8001670:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	685a      	ldr	r2, [r3, #4]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001680:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	6859      	ldr	r1, [r3, #4]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689a      	ldr	r2, [r3, #8]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	430a      	orrs	r2, r1
 8001692:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	689a      	ldr	r2, [r3, #8]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	6899      	ldr	r1, [r3, #8]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	68da      	ldr	r2, [r3, #12]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	430a      	orrs	r2, r1
 80016b4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ba:	4a58      	ldr	r2, [pc, #352]	; (800181c <ADC_Init+0x1f4>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d022      	beq.n	8001706 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	689a      	ldr	r2, [r3, #8]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80016ce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	6899      	ldr	r1, [r3, #8]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	430a      	orrs	r2, r1
 80016e0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	689a      	ldr	r2, [r3, #8]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80016f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	6899      	ldr	r1, [r3, #8]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	430a      	orrs	r2, r1
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	e00f      	b.n	8001726 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	689a      	ldr	r2, [r3, #8]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001714:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	689a      	ldr	r2, [r3, #8]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001724:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	689a      	ldr	r2, [r3, #8]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f022 0202 	bic.w	r2, r2, #2
 8001734:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	6899      	ldr	r1, [r3, #8]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	7e1b      	ldrb	r3, [r3, #24]
 8001740:	005a      	lsls	r2, r3, #1
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	430a      	orrs	r2, r1
 8001748:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d01b      	beq.n	800178c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	685a      	ldr	r2, [r3, #4]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001762:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	685a      	ldr	r2, [r3, #4]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001772:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	6859      	ldr	r1, [r3, #4]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800177e:	3b01      	subs	r3, #1
 8001780:	035a      	lsls	r2, r3, #13
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	430a      	orrs	r2, r1
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	e007      	b.n	800179c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	685a      	ldr	r2, [r3, #4]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800179a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80017aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	69db      	ldr	r3, [r3, #28]
 80017b6:	3b01      	subs	r3, #1
 80017b8:	051a      	lsls	r2, r3, #20
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	430a      	orrs	r2, r1
 80017c0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	689a      	ldr	r2, [r3, #8]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80017d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	6899      	ldr	r1, [r3, #8]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80017de:	025a      	lsls	r2, r3, #9
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	430a      	orrs	r2, r1
 80017e6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	689a      	ldr	r2, [r3, #8]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	6899      	ldr	r1, [r3, #8]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	695b      	ldr	r3, [r3, #20]
 8001802:	029a      	lsls	r2, r3, #10
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	430a      	orrs	r2, r1
 800180a:	609a      	str	r2, [r3, #8]
}
 800180c:	bf00      	nop
 800180e:	3714      	adds	r7, #20
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr
 8001818:	40012300 	.word	0x40012300
 800181c:	0f000001 	.word	0x0f000001

08001820 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	f003 0307 	and.w	r3, r3, #7
 800182e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001830:	4b0c      	ldr	r3, [pc, #48]	; (8001864 <__NVIC_SetPriorityGrouping+0x44>)
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001836:	68ba      	ldr	r2, [r7, #8]
 8001838:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800183c:	4013      	ands	r3, r2
 800183e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001848:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800184c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001850:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001852:	4a04      	ldr	r2, [pc, #16]	; (8001864 <__NVIC_SetPriorityGrouping+0x44>)
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	60d3      	str	r3, [r2, #12]
}
 8001858:	bf00      	nop
 800185a:	3714      	adds	r7, #20
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr
 8001864:	e000ed00 	.word	0xe000ed00

08001868 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800186c:	4b04      	ldr	r3, [pc, #16]	; (8001880 <__NVIC_GetPriorityGrouping+0x18>)
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	0a1b      	lsrs	r3, r3, #8
 8001872:	f003 0307 	and.w	r3, r3, #7
}
 8001876:	4618      	mov	r0, r3
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	e000ed00 	.word	0xe000ed00

08001884 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	6039      	str	r1, [r7, #0]
 800188e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001894:	2b00      	cmp	r3, #0
 8001896:	db0a      	blt.n	80018ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	b2da      	uxtb	r2, r3
 800189c:	490c      	ldr	r1, [pc, #48]	; (80018d0 <__NVIC_SetPriority+0x4c>)
 800189e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a2:	0112      	lsls	r2, r2, #4
 80018a4:	b2d2      	uxtb	r2, r2
 80018a6:	440b      	add	r3, r1
 80018a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018ac:	e00a      	b.n	80018c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	4908      	ldr	r1, [pc, #32]	; (80018d4 <__NVIC_SetPriority+0x50>)
 80018b4:	79fb      	ldrb	r3, [r7, #7]
 80018b6:	f003 030f 	and.w	r3, r3, #15
 80018ba:	3b04      	subs	r3, #4
 80018bc:	0112      	lsls	r2, r2, #4
 80018be:	b2d2      	uxtb	r2, r2
 80018c0:	440b      	add	r3, r1
 80018c2:	761a      	strb	r2, [r3, #24]
}
 80018c4:	bf00      	nop
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	e000e100 	.word	0xe000e100
 80018d4:	e000ed00 	.word	0xe000ed00

080018d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018d8:	b480      	push	{r7}
 80018da:	b089      	sub	sp, #36	; 0x24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	f1c3 0307 	rsb	r3, r3, #7
 80018f2:	2b04      	cmp	r3, #4
 80018f4:	bf28      	it	cs
 80018f6:	2304      	movcs	r3, #4
 80018f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	3304      	adds	r3, #4
 80018fe:	2b06      	cmp	r3, #6
 8001900:	d902      	bls.n	8001908 <NVIC_EncodePriority+0x30>
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	3b03      	subs	r3, #3
 8001906:	e000      	b.n	800190a <NVIC_EncodePriority+0x32>
 8001908:	2300      	movs	r3, #0
 800190a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800190c:	f04f 32ff 	mov.w	r2, #4294967295
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43da      	mvns	r2, r3
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	401a      	ands	r2, r3
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001920:	f04f 31ff 	mov.w	r1, #4294967295
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	fa01 f303 	lsl.w	r3, r1, r3
 800192a:	43d9      	mvns	r1, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001930:	4313      	orrs	r3, r2
         );
}
 8001932:	4618      	mov	r0, r3
 8001934:	3724      	adds	r7, #36	; 0x24
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
	...

08001940 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	3b01      	subs	r3, #1
 800194c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001950:	d301      	bcc.n	8001956 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001952:	2301      	movs	r3, #1
 8001954:	e00f      	b.n	8001976 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001956:	4a0a      	ldr	r2, [pc, #40]	; (8001980 <SysTick_Config+0x40>)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	3b01      	subs	r3, #1
 800195c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800195e:	210f      	movs	r1, #15
 8001960:	f04f 30ff 	mov.w	r0, #4294967295
 8001964:	f7ff ff8e 	bl	8001884 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001968:	4b05      	ldr	r3, [pc, #20]	; (8001980 <SysTick_Config+0x40>)
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800196e:	4b04      	ldr	r3, [pc, #16]	; (8001980 <SysTick_Config+0x40>)
 8001970:	2207      	movs	r2, #7
 8001972:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001974:	2300      	movs	r3, #0
}
 8001976:	4618      	mov	r0, r3
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	e000e010 	.word	0xe000e010

08001984 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f7ff ff47 	bl	8001820 <__NVIC_SetPriorityGrouping>
}
 8001992:	bf00      	nop
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800199a:	b580      	push	{r7, lr}
 800199c:	b086      	sub	sp, #24
 800199e:	af00      	add	r7, sp, #0
 80019a0:	4603      	mov	r3, r0
 80019a2:	60b9      	str	r1, [r7, #8]
 80019a4:	607a      	str	r2, [r7, #4]
 80019a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019ac:	f7ff ff5c 	bl	8001868 <__NVIC_GetPriorityGrouping>
 80019b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	68b9      	ldr	r1, [r7, #8]
 80019b6:	6978      	ldr	r0, [r7, #20]
 80019b8:	f7ff ff8e 	bl	80018d8 <NVIC_EncodePriority>
 80019bc:	4602      	mov	r2, r0
 80019be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019c2:	4611      	mov	r1, r2
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff ff5d 	bl	8001884 <__NVIC_SetPriority>
}
 80019ca:	bf00      	nop
 80019cc:	3718      	adds	r7, #24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b082      	sub	sp, #8
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f7ff ffb0 	bl	8001940 <SysTick_Config>
 80019e0:	4603      	mov	r3, r0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
	...

080019ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b089      	sub	sp, #36	; 0x24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019f6:	2300      	movs	r3, #0
 80019f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019fa:	2300      	movs	r3, #0
 80019fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019fe:	2300      	movs	r3, #0
 8001a00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
 8001a06:	e165      	b.n	8001cd4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a08:	2201      	movs	r2, #1
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	697a      	ldr	r2, [r7, #20]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a1c:	693a      	ldr	r2, [r7, #16]
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	f040 8154 	bne.w	8001cce <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f003 0303 	and.w	r3, r3, #3
 8001a2e:	2b01      	cmp	r3, #1
 8001a30:	d005      	beq.n	8001a3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d130      	bne.n	8001aa0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	2203      	movs	r2, #3
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	4013      	ands	r3, r2
 8001a54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	68da      	ldr	r2, [r3, #12]
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a62:	69ba      	ldr	r2, [r7, #24]
 8001a64:	4313      	orrs	r3, r2
 8001a66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	69ba      	ldr	r2, [r7, #24]
 8001a6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a74:	2201      	movs	r2, #1
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7c:	43db      	mvns	r3, r3
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	4013      	ands	r3, r2
 8001a82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	091b      	lsrs	r3, r3, #4
 8001a8a:	f003 0201 	and.w	r2, r3, #1
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	fa02 f303 	lsl.w	r3, r2, r3
 8001a94:	69ba      	ldr	r2, [r7, #24]
 8001a96:	4313      	orrs	r3, r2
 8001a98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f003 0303 	and.w	r3, r3, #3
 8001aa8:	2b03      	cmp	r3, #3
 8001aaa:	d017      	beq.n	8001adc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	2203      	movs	r2, #3
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	43db      	mvns	r3, r3
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	689a      	ldr	r2, [r3, #8]
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	69ba      	ldr	r2, [r7, #24]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	69ba      	ldr	r2, [r7, #24]
 8001ada:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f003 0303 	and.w	r3, r3, #3
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d123      	bne.n	8001b30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	08da      	lsrs	r2, r3, #3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	3208      	adds	r2, #8
 8001af0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001af4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	f003 0307 	and.w	r3, r3, #7
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	220f      	movs	r2, #15
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	43db      	mvns	r3, r3
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	691a      	ldr	r2, [r3, #16]
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	f003 0307 	and.w	r3, r3, #7
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	08da      	lsrs	r2, r3, #3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	3208      	adds	r2, #8
 8001b2a:	69b9      	ldr	r1, [r7, #24]
 8001b2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	2203      	movs	r2, #3
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	43db      	mvns	r3, r3
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	4013      	ands	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f003 0203 	and.w	r2, r3, #3
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	f000 80ae 	beq.w	8001cce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	4b5d      	ldr	r3, [pc, #372]	; (8001cec <HAL_GPIO_Init+0x300>)
 8001b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7a:	4a5c      	ldr	r2, [pc, #368]	; (8001cec <HAL_GPIO_Init+0x300>)
 8001b7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b80:	6453      	str	r3, [r2, #68]	; 0x44
 8001b82:	4b5a      	ldr	r3, [pc, #360]	; (8001cec <HAL_GPIO_Init+0x300>)
 8001b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b8a:	60fb      	str	r3, [r7, #12]
 8001b8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b8e:	4a58      	ldr	r2, [pc, #352]	; (8001cf0 <HAL_GPIO_Init+0x304>)
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	089b      	lsrs	r3, r3, #2
 8001b94:	3302      	adds	r3, #2
 8001b96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b9c:	69fb      	ldr	r3, [r7, #28]
 8001b9e:	f003 0303 	and.w	r3, r3, #3
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	220f      	movs	r2, #15
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	43db      	mvns	r3, r3
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	4013      	ands	r3, r2
 8001bb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a4f      	ldr	r2, [pc, #316]	; (8001cf4 <HAL_GPIO_Init+0x308>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d025      	beq.n	8001c06 <HAL_GPIO_Init+0x21a>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4a4e      	ldr	r2, [pc, #312]	; (8001cf8 <HAL_GPIO_Init+0x30c>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d01f      	beq.n	8001c02 <HAL_GPIO_Init+0x216>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4a4d      	ldr	r2, [pc, #308]	; (8001cfc <HAL_GPIO_Init+0x310>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d019      	beq.n	8001bfe <HAL_GPIO_Init+0x212>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4a4c      	ldr	r2, [pc, #304]	; (8001d00 <HAL_GPIO_Init+0x314>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d013      	beq.n	8001bfa <HAL_GPIO_Init+0x20e>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4a4b      	ldr	r2, [pc, #300]	; (8001d04 <HAL_GPIO_Init+0x318>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d00d      	beq.n	8001bf6 <HAL_GPIO_Init+0x20a>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4a4a      	ldr	r2, [pc, #296]	; (8001d08 <HAL_GPIO_Init+0x31c>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d007      	beq.n	8001bf2 <HAL_GPIO_Init+0x206>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4a49      	ldr	r2, [pc, #292]	; (8001d0c <HAL_GPIO_Init+0x320>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d101      	bne.n	8001bee <HAL_GPIO_Init+0x202>
 8001bea:	2306      	movs	r3, #6
 8001bec:	e00c      	b.n	8001c08 <HAL_GPIO_Init+0x21c>
 8001bee:	2307      	movs	r3, #7
 8001bf0:	e00a      	b.n	8001c08 <HAL_GPIO_Init+0x21c>
 8001bf2:	2305      	movs	r3, #5
 8001bf4:	e008      	b.n	8001c08 <HAL_GPIO_Init+0x21c>
 8001bf6:	2304      	movs	r3, #4
 8001bf8:	e006      	b.n	8001c08 <HAL_GPIO_Init+0x21c>
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e004      	b.n	8001c08 <HAL_GPIO_Init+0x21c>
 8001bfe:	2302      	movs	r3, #2
 8001c00:	e002      	b.n	8001c08 <HAL_GPIO_Init+0x21c>
 8001c02:	2301      	movs	r3, #1
 8001c04:	e000      	b.n	8001c08 <HAL_GPIO_Init+0x21c>
 8001c06:	2300      	movs	r3, #0
 8001c08:	69fa      	ldr	r2, [r7, #28]
 8001c0a:	f002 0203 	and.w	r2, r2, #3
 8001c0e:	0092      	lsls	r2, r2, #2
 8001c10:	4093      	lsls	r3, r2
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c18:	4935      	ldr	r1, [pc, #212]	; (8001cf0 <HAL_GPIO_Init+0x304>)
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	089b      	lsrs	r3, r3, #2
 8001c1e:	3302      	adds	r3, #2
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c26:	4b3a      	ldr	r3, [pc, #232]	; (8001d10 <HAL_GPIO_Init+0x324>)
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	4013      	ands	r3, r2
 8001c34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d003      	beq.n	8001c4a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c4a:	4a31      	ldr	r2, [pc, #196]	; (8001d10 <HAL_GPIO_Init+0x324>)
 8001c4c:	69bb      	ldr	r3, [r7, #24]
 8001c4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c50:	4b2f      	ldr	r3, [pc, #188]	; (8001d10 <HAL_GPIO_Init+0x324>)
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	43db      	mvns	r3, r3
 8001c5a:	69ba      	ldr	r2, [r7, #24]
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d003      	beq.n	8001c74 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c74:	4a26      	ldr	r2, [pc, #152]	; (8001d10 <HAL_GPIO_Init+0x324>)
 8001c76:	69bb      	ldr	r3, [r7, #24]
 8001c78:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c7a:	4b25      	ldr	r3, [pc, #148]	; (8001d10 <HAL_GPIO_Init+0x324>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	43db      	mvns	r3, r3
 8001c84:	69ba      	ldr	r2, [r7, #24]
 8001c86:	4013      	ands	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d003      	beq.n	8001c9e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c9e:	4a1c      	ldr	r2, [pc, #112]	; (8001d10 <HAL_GPIO_Init+0x324>)
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ca4:	4b1a      	ldr	r3, [pc, #104]	; (8001d10 <HAL_GPIO_Init+0x324>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	43db      	mvns	r3, r3
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d003      	beq.n	8001cc8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cc8:	4a11      	ldr	r2, [pc, #68]	; (8001d10 <HAL_GPIO_Init+0x324>)
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	61fb      	str	r3, [r7, #28]
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	2b0f      	cmp	r3, #15
 8001cd8:	f67f ae96 	bls.w	8001a08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cdc:	bf00      	nop
 8001cde:	bf00      	nop
 8001ce0:	3724      	adds	r7, #36	; 0x24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	40013800 	.word	0x40013800
 8001cf4:	40020000 	.word	0x40020000
 8001cf8:	40020400 	.word	0x40020400
 8001cfc:	40020800 	.word	0x40020800
 8001d00:	40020c00 	.word	0x40020c00
 8001d04:	40021000 	.word	0x40021000
 8001d08:	40021400 	.word	0x40021400
 8001d0c:	40021800 	.word	0x40021800
 8001d10:	40013c00 	.word	0x40013c00

08001d14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d101      	bne.n	8001d28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e0cc      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d28:	4b68      	ldr	r3, [pc, #416]	; (8001ecc <HAL_RCC_ClockConfig+0x1b8>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 030f 	and.w	r3, r3, #15
 8001d30:	683a      	ldr	r2, [r7, #0]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d90c      	bls.n	8001d50 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d36:	4b65      	ldr	r3, [pc, #404]	; (8001ecc <HAL_RCC_ClockConfig+0x1b8>)
 8001d38:	683a      	ldr	r2, [r7, #0]
 8001d3a:	b2d2      	uxtb	r2, r2
 8001d3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d3e:	4b63      	ldr	r3, [pc, #396]	; (8001ecc <HAL_RCC_ClockConfig+0x1b8>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 030f 	and.w	r3, r3, #15
 8001d46:	683a      	ldr	r2, [r7, #0]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d001      	beq.n	8001d50 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e0b8      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0302 	and.w	r3, r3, #2
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d020      	beq.n	8001d9e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0304 	and.w	r3, r3, #4
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d005      	beq.n	8001d74 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d68:	4b59      	ldr	r3, [pc, #356]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	4a58      	ldr	r2, [pc, #352]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d6e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d72:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0308 	and.w	r3, r3, #8
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d005      	beq.n	8001d8c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d80:	4b53      	ldr	r3, [pc, #332]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	4a52      	ldr	r2, [pc, #328]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d86:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001d8a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d8c:	4b50      	ldr	r3, [pc, #320]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	494d      	ldr	r1, [pc, #308]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d044      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d107      	bne.n	8001dc2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001db2:	4b47      	ldr	r3, [pc, #284]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d119      	bne.n	8001df2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e07f      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d003      	beq.n	8001dd2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dce:	2b03      	cmp	r3, #3
 8001dd0:	d107      	bne.n	8001de2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dd2:	4b3f      	ldr	r3, [pc, #252]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d109      	bne.n	8001df2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e06f      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001de2:	4b3b      	ldr	r3, [pc, #236]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d101      	bne.n	8001df2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e067      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001df2:	4b37      	ldr	r3, [pc, #220]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	f023 0203 	bic.w	r2, r3, #3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	4934      	ldr	r1, [pc, #208]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e00:	4313      	orrs	r3, r2
 8001e02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e04:	f7ff f8cc 	bl	8000fa0 <HAL_GetTick>
 8001e08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e0a:	e00a      	b.n	8001e22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e0c:	f7ff f8c8 	bl	8000fa0 <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e04f      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e22:	4b2b      	ldr	r3, [pc, #172]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f003 020c 	and.w	r2, r3, #12
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d1eb      	bne.n	8001e0c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e34:	4b25      	ldr	r3, [pc, #148]	; (8001ecc <HAL_RCC_ClockConfig+0x1b8>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 030f 	and.w	r3, r3, #15
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d20c      	bcs.n	8001e5c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e42:	4b22      	ldr	r3, [pc, #136]	; (8001ecc <HAL_RCC_ClockConfig+0x1b8>)
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	b2d2      	uxtb	r2, r2
 8001e48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e4a:	4b20      	ldr	r3, [pc, #128]	; (8001ecc <HAL_RCC_ClockConfig+0x1b8>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 030f 	and.w	r3, r3, #15
 8001e52:	683a      	ldr	r2, [r7, #0]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d001      	beq.n	8001e5c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e032      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0304 	and.w	r3, r3, #4
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d008      	beq.n	8001e7a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e68:	4b19      	ldr	r3, [pc, #100]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	4916      	ldr	r1, [pc, #88]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e76:	4313      	orrs	r3, r2
 8001e78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0308 	and.w	r3, r3, #8
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d009      	beq.n	8001e9a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e86:	4b12      	ldr	r3, [pc, #72]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	00db      	lsls	r3, r3, #3
 8001e94:	490e      	ldr	r1, [pc, #56]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e96:	4313      	orrs	r3, r2
 8001e98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e9a:	f000 f855 	bl	8001f48 <HAL_RCC_GetSysClockFreq>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	4b0b      	ldr	r3, [pc, #44]	; (8001ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	091b      	lsrs	r3, r3, #4
 8001ea6:	f003 030f 	and.w	r3, r3, #15
 8001eaa:	490a      	ldr	r1, [pc, #40]	; (8001ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8001eac:	5ccb      	ldrb	r3, [r1, r3]
 8001eae:	fa22 f303 	lsr.w	r3, r2, r3
 8001eb2:	4a09      	ldr	r2, [pc, #36]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001eb6:	4b09      	ldr	r3, [pc, #36]	; (8001edc <HAL_RCC_ClockConfig+0x1c8>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff f82c 	bl	8000f18 <HAL_InitTick>

  return HAL_OK;
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	40023c00 	.word	0x40023c00
 8001ed0:	40023800 	.word	0x40023800
 8001ed4:	08003d08 	.word	0x08003d08
 8001ed8:	20000000 	.word	0x20000000
 8001edc:	20000004 	.word	0x20000004

08001ee0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ee4:	4b03      	ldr	r3, [pc, #12]	; (8001ef4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	20000000 	.word	0x20000000

08001ef8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001efc:	f7ff fff0 	bl	8001ee0 <HAL_RCC_GetHCLKFreq>
 8001f00:	4602      	mov	r2, r0
 8001f02:	4b05      	ldr	r3, [pc, #20]	; (8001f18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	0a9b      	lsrs	r3, r3, #10
 8001f08:	f003 0307 	and.w	r3, r3, #7
 8001f0c:	4903      	ldr	r1, [pc, #12]	; (8001f1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f0e:	5ccb      	ldrb	r3, [r1, r3]
 8001f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	08003d18 	.word	0x08003d18

08001f20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001f24:	f7ff ffdc 	bl	8001ee0 <HAL_RCC_GetHCLKFreq>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	4b05      	ldr	r3, [pc, #20]	; (8001f40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	0b5b      	lsrs	r3, r3, #13
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	4903      	ldr	r1, [pc, #12]	; (8001f44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f36:	5ccb      	ldrb	r3, [r1, r3]
 8001f38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40023800 	.word	0x40023800
 8001f44:	08003d18 	.word	0x08003d18

08001f48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f4c:	b0ae      	sub	sp, #184	; 0xb8
 8001f4e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001f56:	2300      	movs	r3, #0
 8001f58:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001f62:	2300      	movs	r3, #0
 8001f64:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f6e:	4bcb      	ldr	r3, [pc, #812]	; (800229c <HAL_RCC_GetSysClockFreq+0x354>)
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	f003 030c 	and.w	r3, r3, #12
 8001f76:	2b0c      	cmp	r3, #12
 8001f78:	f200 8206 	bhi.w	8002388 <HAL_RCC_GetSysClockFreq+0x440>
 8001f7c:	a201      	add	r2, pc, #4	; (adr r2, 8001f84 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f82:	bf00      	nop
 8001f84:	08001fb9 	.word	0x08001fb9
 8001f88:	08002389 	.word	0x08002389
 8001f8c:	08002389 	.word	0x08002389
 8001f90:	08002389 	.word	0x08002389
 8001f94:	08001fc1 	.word	0x08001fc1
 8001f98:	08002389 	.word	0x08002389
 8001f9c:	08002389 	.word	0x08002389
 8001fa0:	08002389 	.word	0x08002389
 8001fa4:	08001fc9 	.word	0x08001fc9
 8001fa8:	08002389 	.word	0x08002389
 8001fac:	08002389 	.word	0x08002389
 8001fb0:	08002389 	.word	0x08002389
 8001fb4:	080021b9 	.word	0x080021b9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001fb8:	4bb9      	ldr	r3, [pc, #740]	; (80022a0 <HAL_RCC_GetSysClockFreq+0x358>)
 8001fba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001fbe:	e1e7      	b.n	8002390 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001fc0:	4bb8      	ldr	r3, [pc, #736]	; (80022a4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001fc2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001fc6:	e1e3      	b.n	8002390 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001fc8:	4bb4      	ldr	r3, [pc, #720]	; (800229c <HAL_RCC_GetSysClockFreq+0x354>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001fd0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001fd4:	4bb1      	ldr	r3, [pc, #708]	; (800229c <HAL_RCC_GetSysClockFreq+0x354>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d071      	beq.n	80020c4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fe0:	4bae      	ldr	r3, [pc, #696]	; (800229c <HAL_RCC_GetSysClockFreq+0x354>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	099b      	lsrs	r3, r3, #6
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001fec:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001ff0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001ff4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ff8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002002:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002006:	4622      	mov	r2, r4
 8002008:	462b      	mov	r3, r5
 800200a:	f04f 0000 	mov.w	r0, #0
 800200e:	f04f 0100 	mov.w	r1, #0
 8002012:	0159      	lsls	r1, r3, #5
 8002014:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002018:	0150      	lsls	r0, r2, #5
 800201a:	4602      	mov	r2, r0
 800201c:	460b      	mov	r3, r1
 800201e:	4621      	mov	r1, r4
 8002020:	1a51      	subs	r1, r2, r1
 8002022:	6439      	str	r1, [r7, #64]	; 0x40
 8002024:	4629      	mov	r1, r5
 8002026:	eb63 0301 	sbc.w	r3, r3, r1
 800202a:	647b      	str	r3, [r7, #68]	; 0x44
 800202c:	f04f 0200 	mov.w	r2, #0
 8002030:	f04f 0300 	mov.w	r3, #0
 8002034:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002038:	4649      	mov	r1, r9
 800203a:	018b      	lsls	r3, r1, #6
 800203c:	4641      	mov	r1, r8
 800203e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002042:	4641      	mov	r1, r8
 8002044:	018a      	lsls	r2, r1, #6
 8002046:	4641      	mov	r1, r8
 8002048:	1a51      	subs	r1, r2, r1
 800204a:	63b9      	str	r1, [r7, #56]	; 0x38
 800204c:	4649      	mov	r1, r9
 800204e:	eb63 0301 	sbc.w	r3, r3, r1
 8002052:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002054:	f04f 0200 	mov.w	r2, #0
 8002058:	f04f 0300 	mov.w	r3, #0
 800205c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002060:	4649      	mov	r1, r9
 8002062:	00cb      	lsls	r3, r1, #3
 8002064:	4641      	mov	r1, r8
 8002066:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800206a:	4641      	mov	r1, r8
 800206c:	00ca      	lsls	r2, r1, #3
 800206e:	4610      	mov	r0, r2
 8002070:	4619      	mov	r1, r3
 8002072:	4603      	mov	r3, r0
 8002074:	4622      	mov	r2, r4
 8002076:	189b      	adds	r3, r3, r2
 8002078:	633b      	str	r3, [r7, #48]	; 0x30
 800207a:	462b      	mov	r3, r5
 800207c:	460a      	mov	r2, r1
 800207e:	eb42 0303 	adc.w	r3, r2, r3
 8002082:	637b      	str	r3, [r7, #52]	; 0x34
 8002084:	f04f 0200 	mov.w	r2, #0
 8002088:	f04f 0300 	mov.w	r3, #0
 800208c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002090:	4629      	mov	r1, r5
 8002092:	024b      	lsls	r3, r1, #9
 8002094:	4621      	mov	r1, r4
 8002096:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800209a:	4621      	mov	r1, r4
 800209c:	024a      	lsls	r2, r1, #9
 800209e:	4610      	mov	r0, r2
 80020a0:	4619      	mov	r1, r3
 80020a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80020a6:	2200      	movs	r2, #0
 80020a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80020ac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80020b0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80020b4:	f7fe f8b0 	bl	8000218 <__aeabi_uldivmod>
 80020b8:	4602      	mov	r2, r0
 80020ba:	460b      	mov	r3, r1
 80020bc:	4613      	mov	r3, r2
 80020be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80020c2:	e067      	b.n	8002194 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020c4:	4b75      	ldr	r3, [pc, #468]	; (800229c <HAL_RCC_GetSysClockFreq+0x354>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	099b      	lsrs	r3, r3, #6
 80020ca:	2200      	movs	r2, #0
 80020cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80020d0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80020d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80020d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020dc:	67bb      	str	r3, [r7, #120]	; 0x78
 80020de:	2300      	movs	r3, #0
 80020e0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80020e2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80020e6:	4622      	mov	r2, r4
 80020e8:	462b      	mov	r3, r5
 80020ea:	f04f 0000 	mov.w	r0, #0
 80020ee:	f04f 0100 	mov.w	r1, #0
 80020f2:	0159      	lsls	r1, r3, #5
 80020f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020f8:	0150      	lsls	r0, r2, #5
 80020fa:	4602      	mov	r2, r0
 80020fc:	460b      	mov	r3, r1
 80020fe:	4621      	mov	r1, r4
 8002100:	1a51      	subs	r1, r2, r1
 8002102:	62b9      	str	r1, [r7, #40]	; 0x28
 8002104:	4629      	mov	r1, r5
 8002106:	eb63 0301 	sbc.w	r3, r3, r1
 800210a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800210c:	f04f 0200 	mov.w	r2, #0
 8002110:	f04f 0300 	mov.w	r3, #0
 8002114:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002118:	4649      	mov	r1, r9
 800211a:	018b      	lsls	r3, r1, #6
 800211c:	4641      	mov	r1, r8
 800211e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002122:	4641      	mov	r1, r8
 8002124:	018a      	lsls	r2, r1, #6
 8002126:	4641      	mov	r1, r8
 8002128:	ebb2 0a01 	subs.w	sl, r2, r1
 800212c:	4649      	mov	r1, r9
 800212e:	eb63 0b01 	sbc.w	fp, r3, r1
 8002132:	f04f 0200 	mov.w	r2, #0
 8002136:	f04f 0300 	mov.w	r3, #0
 800213a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800213e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002142:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002146:	4692      	mov	sl, r2
 8002148:	469b      	mov	fp, r3
 800214a:	4623      	mov	r3, r4
 800214c:	eb1a 0303 	adds.w	r3, sl, r3
 8002150:	623b      	str	r3, [r7, #32]
 8002152:	462b      	mov	r3, r5
 8002154:	eb4b 0303 	adc.w	r3, fp, r3
 8002158:	627b      	str	r3, [r7, #36]	; 0x24
 800215a:	f04f 0200 	mov.w	r2, #0
 800215e:	f04f 0300 	mov.w	r3, #0
 8002162:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002166:	4629      	mov	r1, r5
 8002168:	028b      	lsls	r3, r1, #10
 800216a:	4621      	mov	r1, r4
 800216c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002170:	4621      	mov	r1, r4
 8002172:	028a      	lsls	r2, r1, #10
 8002174:	4610      	mov	r0, r2
 8002176:	4619      	mov	r1, r3
 8002178:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800217c:	2200      	movs	r2, #0
 800217e:	673b      	str	r3, [r7, #112]	; 0x70
 8002180:	677a      	str	r2, [r7, #116]	; 0x74
 8002182:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002186:	f7fe f847 	bl	8000218 <__aeabi_uldivmod>
 800218a:	4602      	mov	r2, r0
 800218c:	460b      	mov	r3, r1
 800218e:	4613      	mov	r3, r2
 8002190:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002194:	4b41      	ldr	r3, [pc, #260]	; (800229c <HAL_RCC_GetSysClockFreq+0x354>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	0c1b      	lsrs	r3, r3, #16
 800219a:	f003 0303 	and.w	r3, r3, #3
 800219e:	3301      	adds	r3, #1
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80021a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80021aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80021ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80021b6:	e0eb      	b.n	8002390 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021b8:	4b38      	ldr	r3, [pc, #224]	; (800229c <HAL_RCC_GetSysClockFreq+0x354>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80021c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021c4:	4b35      	ldr	r3, [pc, #212]	; (800229c <HAL_RCC_GetSysClockFreq+0x354>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d06b      	beq.n	80022a8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021d0:	4b32      	ldr	r3, [pc, #200]	; (800229c <HAL_RCC_GetSysClockFreq+0x354>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	099b      	lsrs	r3, r3, #6
 80021d6:	2200      	movs	r2, #0
 80021d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80021da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80021dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80021de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021e2:	663b      	str	r3, [r7, #96]	; 0x60
 80021e4:	2300      	movs	r3, #0
 80021e6:	667b      	str	r3, [r7, #100]	; 0x64
 80021e8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80021ec:	4622      	mov	r2, r4
 80021ee:	462b      	mov	r3, r5
 80021f0:	f04f 0000 	mov.w	r0, #0
 80021f4:	f04f 0100 	mov.w	r1, #0
 80021f8:	0159      	lsls	r1, r3, #5
 80021fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021fe:	0150      	lsls	r0, r2, #5
 8002200:	4602      	mov	r2, r0
 8002202:	460b      	mov	r3, r1
 8002204:	4621      	mov	r1, r4
 8002206:	1a51      	subs	r1, r2, r1
 8002208:	61b9      	str	r1, [r7, #24]
 800220a:	4629      	mov	r1, r5
 800220c:	eb63 0301 	sbc.w	r3, r3, r1
 8002210:	61fb      	str	r3, [r7, #28]
 8002212:	f04f 0200 	mov.w	r2, #0
 8002216:	f04f 0300 	mov.w	r3, #0
 800221a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800221e:	4659      	mov	r1, fp
 8002220:	018b      	lsls	r3, r1, #6
 8002222:	4651      	mov	r1, sl
 8002224:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002228:	4651      	mov	r1, sl
 800222a:	018a      	lsls	r2, r1, #6
 800222c:	4651      	mov	r1, sl
 800222e:	ebb2 0801 	subs.w	r8, r2, r1
 8002232:	4659      	mov	r1, fp
 8002234:	eb63 0901 	sbc.w	r9, r3, r1
 8002238:	f04f 0200 	mov.w	r2, #0
 800223c:	f04f 0300 	mov.w	r3, #0
 8002240:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002244:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002248:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800224c:	4690      	mov	r8, r2
 800224e:	4699      	mov	r9, r3
 8002250:	4623      	mov	r3, r4
 8002252:	eb18 0303 	adds.w	r3, r8, r3
 8002256:	613b      	str	r3, [r7, #16]
 8002258:	462b      	mov	r3, r5
 800225a:	eb49 0303 	adc.w	r3, r9, r3
 800225e:	617b      	str	r3, [r7, #20]
 8002260:	f04f 0200 	mov.w	r2, #0
 8002264:	f04f 0300 	mov.w	r3, #0
 8002268:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800226c:	4629      	mov	r1, r5
 800226e:	024b      	lsls	r3, r1, #9
 8002270:	4621      	mov	r1, r4
 8002272:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002276:	4621      	mov	r1, r4
 8002278:	024a      	lsls	r2, r1, #9
 800227a:	4610      	mov	r0, r2
 800227c:	4619      	mov	r1, r3
 800227e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002282:	2200      	movs	r2, #0
 8002284:	65bb      	str	r3, [r7, #88]	; 0x58
 8002286:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002288:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800228c:	f7fd ffc4 	bl	8000218 <__aeabi_uldivmod>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	4613      	mov	r3, r2
 8002296:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800229a:	e065      	b.n	8002368 <HAL_RCC_GetSysClockFreq+0x420>
 800229c:	40023800 	.word	0x40023800
 80022a0:	00f42400 	.word	0x00f42400
 80022a4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022a8:	4b3d      	ldr	r3, [pc, #244]	; (80023a0 <HAL_RCC_GetSysClockFreq+0x458>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	099b      	lsrs	r3, r3, #6
 80022ae:	2200      	movs	r2, #0
 80022b0:	4618      	mov	r0, r3
 80022b2:	4611      	mov	r1, r2
 80022b4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80022b8:	653b      	str	r3, [r7, #80]	; 0x50
 80022ba:	2300      	movs	r3, #0
 80022bc:	657b      	str	r3, [r7, #84]	; 0x54
 80022be:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80022c2:	4642      	mov	r2, r8
 80022c4:	464b      	mov	r3, r9
 80022c6:	f04f 0000 	mov.w	r0, #0
 80022ca:	f04f 0100 	mov.w	r1, #0
 80022ce:	0159      	lsls	r1, r3, #5
 80022d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022d4:	0150      	lsls	r0, r2, #5
 80022d6:	4602      	mov	r2, r0
 80022d8:	460b      	mov	r3, r1
 80022da:	4641      	mov	r1, r8
 80022dc:	1a51      	subs	r1, r2, r1
 80022de:	60b9      	str	r1, [r7, #8]
 80022e0:	4649      	mov	r1, r9
 80022e2:	eb63 0301 	sbc.w	r3, r3, r1
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	f04f 0200 	mov.w	r2, #0
 80022ec:	f04f 0300 	mov.w	r3, #0
 80022f0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80022f4:	4659      	mov	r1, fp
 80022f6:	018b      	lsls	r3, r1, #6
 80022f8:	4651      	mov	r1, sl
 80022fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80022fe:	4651      	mov	r1, sl
 8002300:	018a      	lsls	r2, r1, #6
 8002302:	4651      	mov	r1, sl
 8002304:	1a54      	subs	r4, r2, r1
 8002306:	4659      	mov	r1, fp
 8002308:	eb63 0501 	sbc.w	r5, r3, r1
 800230c:	f04f 0200 	mov.w	r2, #0
 8002310:	f04f 0300 	mov.w	r3, #0
 8002314:	00eb      	lsls	r3, r5, #3
 8002316:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800231a:	00e2      	lsls	r2, r4, #3
 800231c:	4614      	mov	r4, r2
 800231e:	461d      	mov	r5, r3
 8002320:	4643      	mov	r3, r8
 8002322:	18e3      	adds	r3, r4, r3
 8002324:	603b      	str	r3, [r7, #0]
 8002326:	464b      	mov	r3, r9
 8002328:	eb45 0303 	adc.w	r3, r5, r3
 800232c:	607b      	str	r3, [r7, #4]
 800232e:	f04f 0200 	mov.w	r2, #0
 8002332:	f04f 0300 	mov.w	r3, #0
 8002336:	e9d7 4500 	ldrd	r4, r5, [r7]
 800233a:	4629      	mov	r1, r5
 800233c:	028b      	lsls	r3, r1, #10
 800233e:	4621      	mov	r1, r4
 8002340:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002344:	4621      	mov	r1, r4
 8002346:	028a      	lsls	r2, r1, #10
 8002348:	4610      	mov	r0, r2
 800234a:	4619      	mov	r1, r3
 800234c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002350:	2200      	movs	r2, #0
 8002352:	64bb      	str	r3, [r7, #72]	; 0x48
 8002354:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002356:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800235a:	f7fd ff5d 	bl	8000218 <__aeabi_uldivmod>
 800235e:	4602      	mov	r2, r0
 8002360:	460b      	mov	r3, r1
 8002362:	4613      	mov	r3, r2
 8002364:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002368:	4b0d      	ldr	r3, [pc, #52]	; (80023a0 <HAL_RCC_GetSysClockFreq+0x458>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	0f1b      	lsrs	r3, r3, #28
 800236e:	f003 0307 	and.w	r3, r3, #7
 8002372:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8002376:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800237a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800237e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002382:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002386:	e003      	b.n	8002390 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002388:	4b06      	ldr	r3, [pc, #24]	; (80023a4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800238a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800238e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002390:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002394:	4618      	mov	r0, r3
 8002396:	37b8      	adds	r7, #184	; 0xb8
 8002398:	46bd      	mov	sp, r7
 800239a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800239e:	bf00      	nop
 80023a0:	40023800 	.word	0x40023800
 80023a4:	00f42400 	.word	0x00f42400

080023a8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d101      	bne.n	80023ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e28d      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0301 	and.w	r3, r3, #1
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	f000 8083 	beq.w	80024ce <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80023c8:	4b94      	ldr	r3, [pc, #592]	; (800261c <HAL_RCC_OscConfig+0x274>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f003 030c 	and.w	r3, r3, #12
 80023d0:	2b04      	cmp	r3, #4
 80023d2:	d019      	beq.n	8002408 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80023d4:	4b91      	ldr	r3, [pc, #580]	; (800261c <HAL_RCC_OscConfig+0x274>)
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80023dc:	2b08      	cmp	r3, #8
 80023de:	d106      	bne.n	80023ee <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80023e0:	4b8e      	ldr	r3, [pc, #568]	; (800261c <HAL_RCC_OscConfig+0x274>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023ec:	d00c      	beq.n	8002408 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023ee:	4b8b      	ldr	r3, [pc, #556]	; (800261c <HAL_RCC_OscConfig+0x274>)
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80023f6:	2b0c      	cmp	r3, #12
 80023f8:	d112      	bne.n	8002420 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023fa:	4b88      	ldr	r3, [pc, #544]	; (800261c <HAL_RCC_OscConfig+0x274>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002402:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002406:	d10b      	bne.n	8002420 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002408:	4b84      	ldr	r3, [pc, #528]	; (800261c <HAL_RCC_OscConfig+0x274>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d05b      	beq.n	80024cc <HAL_RCC_OscConfig+0x124>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d157      	bne.n	80024cc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e25a      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002428:	d106      	bne.n	8002438 <HAL_RCC_OscConfig+0x90>
 800242a:	4b7c      	ldr	r3, [pc, #496]	; (800261c <HAL_RCC_OscConfig+0x274>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a7b      	ldr	r2, [pc, #492]	; (800261c <HAL_RCC_OscConfig+0x274>)
 8002430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002434:	6013      	str	r3, [r2, #0]
 8002436:	e01d      	b.n	8002474 <HAL_RCC_OscConfig+0xcc>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002440:	d10c      	bne.n	800245c <HAL_RCC_OscConfig+0xb4>
 8002442:	4b76      	ldr	r3, [pc, #472]	; (800261c <HAL_RCC_OscConfig+0x274>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a75      	ldr	r2, [pc, #468]	; (800261c <HAL_RCC_OscConfig+0x274>)
 8002448:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800244c:	6013      	str	r3, [r2, #0]
 800244e:	4b73      	ldr	r3, [pc, #460]	; (800261c <HAL_RCC_OscConfig+0x274>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a72      	ldr	r2, [pc, #456]	; (800261c <HAL_RCC_OscConfig+0x274>)
 8002454:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002458:	6013      	str	r3, [r2, #0]
 800245a:	e00b      	b.n	8002474 <HAL_RCC_OscConfig+0xcc>
 800245c:	4b6f      	ldr	r3, [pc, #444]	; (800261c <HAL_RCC_OscConfig+0x274>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a6e      	ldr	r2, [pc, #440]	; (800261c <HAL_RCC_OscConfig+0x274>)
 8002462:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002466:	6013      	str	r3, [r2, #0]
 8002468:	4b6c      	ldr	r3, [pc, #432]	; (800261c <HAL_RCC_OscConfig+0x274>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a6b      	ldr	r2, [pc, #428]	; (800261c <HAL_RCC_OscConfig+0x274>)
 800246e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002472:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d013      	beq.n	80024a4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800247c:	f7fe fd90 	bl	8000fa0 <HAL_GetTick>
 8002480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002482:	e008      	b.n	8002496 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002484:	f7fe fd8c 	bl	8000fa0 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	2b64      	cmp	r3, #100	; 0x64
 8002490:	d901      	bls.n	8002496 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e21f      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002496:	4b61      	ldr	r3, [pc, #388]	; (800261c <HAL_RCC_OscConfig+0x274>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d0f0      	beq.n	8002484 <HAL_RCC_OscConfig+0xdc>
 80024a2:	e014      	b.n	80024ce <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a4:	f7fe fd7c 	bl	8000fa0 <HAL_GetTick>
 80024a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024aa:	e008      	b.n	80024be <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024ac:	f7fe fd78 	bl	8000fa0 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	2b64      	cmp	r3, #100	; 0x64
 80024b8:	d901      	bls.n	80024be <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e20b      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024be:	4b57      	ldr	r3, [pc, #348]	; (800261c <HAL_RCC_OscConfig+0x274>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d1f0      	bne.n	80024ac <HAL_RCC_OscConfig+0x104>
 80024ca:	e000      	b.n	80024ce <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d06f      	beq.n	80025ba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80024da:	4b50      	ldr	r3, [pc, #320]	; (800261c <HAL_RCC_OscConfig+0x274>)
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f003 030c 	and.w	r3, r3, #12
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d017      	beq.n	8002516 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80024e6:	4b4d      	ldr	r3, [pc, #308]	; (800261c <HAL_RCC_OscConfig+0x274>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80024ee:	2b08      	cmp	r3, #8
 80024f0:	d105      	bne.n	80024fe <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80024f2:	4b4a      	ldr	r3, [pc, #296]	; (800261c <HAL_RCC_OscConfig+0x274>)
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d00b      	beq.n	8002516 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024fe:	4b47      	ldr	r3, [pc, #284]	; (800261c <HAL_RCC_OscConfig+0x274>)
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002506:	2b0c      	cmp	r3, #12
 8002508:	d11c      	bne.n	8002544 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800250a:	4b44      	ldr	r3, [pc, #272]	; (800261c <HAL_RCC_OscConfig+0x274>)
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d116      	bne.n	8002544 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002516:	4b41      	ldr	r3, [pc, #260]	; (800261c <HAL_RCC_OscConfig+0x274>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	2b00      	cmp	r3, #0
 8002520:	d005      	beq.n	800252e <HAL_RCC_OscConfig+0x186>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	2b01      	cmp	r3, #1
 8002528:	d001      	beq.n	800252e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e1d3      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800252e:	4b3b      	ldr	r3, [pc, #236]	; (800261c <HAL_RCC_OscConfig+0x274>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	00db      	lsls	r3, r3, #3
 800253c:	4937      	ldr	r1, [pc, #220]	; (800261c <HAL_RCC_OscConfig+0x274>)
 800253e:	4313      	orrs	r3, r2
 8002540:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002542:	e03a      	b.n	80025ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d020      	beq.n	800258e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800254c:	4b34      	ldr	r3, [pc, #208]	; (8002620 <HAL_RCC_OscConfig+0x278>)
 800254e:	2201      	movs	r2, #1
 8002550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002552:	f7fe fd25 	bl	8000fa0 <HAL_GetTick>
 8002556:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002558:	e008      	b.n	800256c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800255a:	f7fe fd21 	bl	8000fa0 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d901      	bls.n	800256c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e1b4      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800256c:	4b2b      	ldr	r3, [pc, #172]	; (800261c <HAL_RCC_OscConfig+0x274>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	2b00      	cmp	r3, #0
 8002576:	d0f0      	beq.n	800255a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002578:	4b28      	ldr	r3, [pc, #160]	; (800261c <HAL_RCC_OscConfig+0x274>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	691b      	ldr	r3, [r3, #16]
 8002584:	00db      	lsls	r3, r3, #3
 8002586:	4925      	ldr	r1, [pc, #148]	; (800261c <HAL_RCC_OscConfig+0x274>)
 8002588:	4313      	orrs	r3, r2
 800258a:	600b      	str	r3, [r1, #0]
 800258c:	e015      	b.n	80025ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800258e:	4b24      	ldr	r3, [pc, #144]	; (8002620 <HAL_RCC_OscConfig+0x278>)
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002594:	f7fe fd04 	bl	8000fa0 <HAL_GetTick>
 8002598:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800259c:	f7fe fd00 	bl	8000fa0 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e193      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ae:	4b1b      	ldr	r3, [pc, #108]	; (800261c <HAL_RCC_OscConfig+0x274>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1f0      	bne.n	800259c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0308 	and.w	r3, r3, #8
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d036      	beq.n	8002634 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d016      	beq.n	80025fc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025ce:	4b15      	ldr	r3, [pc, #84]	; (8002624 <HAL_RCC_OscConfig+0x27c>)
 80025d0:	2201      	movs	r2, #1
 80025d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025d4:	f7fe fce4 	bl	8000fa0 <HAL_GetTick>
 80025d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025da:	e008      	b.n	80025ee <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025dc:	f7fe fce0 	bl	8000fa0 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d901      	bls.n	80025ee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e173      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ee:	4b0b      	ldr	r3, [pc, #44]	; (800261c <HAL_RCC_OscConfig+0x274>)
 80025f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d0f0      	beq.n	80025dc <HAL_RCC_OscConfig+0x234>
 80025fa:	e01b      	b.n	8002634 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025fc:	4b09      	ldr	r3, [pc, #36]	; (8002624 <HAL_RCC_OscConfig+0x27c>)
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002602:	f7fe fccd 	bl	8000fa0 <HAL_GetTick>
 8002606:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002608:	e00e      	b.n	8002628 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800260a:	f7fe fcc9 	bl	8000fa0 <HAL_GetTick>
 800260e:	4602      	mov	r2, r0
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	2b02      	cmp	r3, #2
 8002616:	d907      	bls.n	8002628 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002618:	2303      	movs	r3, #3
 800261a:	e15c      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
 800261c:	40023800 	.word	0x40023800
 8002620:	42470000 	.word	0x42470000
 8002624:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002628:	4b8a      	ldr	r3, [pc, #552]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 800262a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d1ea      	bne.n	800260a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b00      	cmp	r3, #0
 800263e:	f000 8097 	beq.w	8002770 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002642:	2300      	movs	r3, #0
 8002644:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002646:	4b83      	ldr	r3, [pc, #524]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 8002648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d10f      	bne.n	8002672 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002652:	2300      	movs	r3, #0
 8002654:	60bb      	str	r3, [r7, #8]
 8002656:	4b7f      	ldr	r3, [pc, #508]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 8002658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265a:	4a7e      	ldr	r2, [pc, #504]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 800265c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002660:	6413      	str	r3, [r2, #64]	; 0x40
 8002662:	4b7c      	ldr	r3, [pc, #496]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800266a:	60bb      	str	r3, [r7, #8]
 800266c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800266e:	2301      	movs	r3, #1
 8002670:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002672:	4b79      	ldr	r3, [pc, #484]	; (8002858 <HAL_RCC_OscConfig+0x4b0>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800267a:	2b00      	cmp	r3, #0
 800267c:	d118      	bne.n	80026b0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800267e:	4b76      	ldr	r3, [pc, #472]	; (8002858 <HAL_RCC_OscConfig+0x4b0>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a75      	ldr	r2, [pc, #468]	; (8002858 <HAL_RCC_OscConfig+0x4b0>)
 8002684:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002688:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800268a:	f7fe fc89 	bl	8000fa0 <HAL_GetTick>
 800268e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002690:	e008      	b.n	80026a4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002692:	f7fe fc85 	bl	8000fa0 <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d901      	bls.n	80026a4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e118      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026a4:	4b6c      	ldr	r3, [pc, #432]	; (8002858 <HAL_RCC_OscConfig+0x4b0>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d0f0      	beq.n	8002692 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d106      	bne.n	80026c6 <HAL_RCC_OscConfig+0x31e>
 80026b8:	4b66      	ldr	r3, [pc, #408]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 80026ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026bc:	4a65      	ldr	r2, [pc, #404]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 80026be:	f043 0301 	orr.w	r3, r3, #1
 80026c2:	6713      	str	r3, [r2, #112]	; 0x70
 80026c4:	e01c      	b.n	8002700 <HAL_RCC_OscConfig+0x358>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	2b05      	cmp	r3, #5
 80026cc:	d10c      	bne.n	80026e8 <HAL_RCC_OscConfig+0x340>
 80026ce:	4b61      	ldr	r3, [pc, #388]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 80026d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026d2:	4a60      	ldr	r2, [pc, #384]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 80026d4:	f043 0304 	orr.w	r3, r3, #4
 80026d8:	6713      	str	r3, [r2, #112]	; 0x70
 80026da:	4b5e      	ldr	r3, [pc, #376]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 80026dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026de:	4a5d      	ldr	r2, [pc, #372]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 80026e0:	f043 0301 	orr.w	r3, r3, #1
 80026e4:	6713      	str	r3, [r2, #112]	; 0x70
 80026e6:	e00b      	b.n	8002700 <HAL_RCC_OscConfig+0x358>
 80026e8:	4b5a      	ldr	r3, [pc, #360]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 80026ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ec:	4a59      	ldr	r2, [pc, #356]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 80026ee:	f023 0301 	bic.w	r3, r3, #1
 80026f2:	6713      	str	r3, [r2, #112]	; 0x70
 80026f4:	4b57      	ldr	r3, [pc, #348]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 80026f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026f8:	4a56      	ldr	r2, [pc, #344]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 80026fa:	f023 0304 	bic.w	r3, r3, #4
 80026fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d015      	beq.n	8002734 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002708:	f7fe fc4a 	bl	8000fa0 <HAL_GetTick>
 800270c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800270e:	e00a      	b.n	8002726 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002710:	f7fe fc46 	bl	8000fa0 <HAL_GetTick>
 8002714:	4602      	mov	r2, r0
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	f241 3288 	movw	r2, #5000	; 0x1388
 800271e:	4293      	cmp	r3, r2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e0d7      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002726:	4b4b      	ldr	r3, [pc, #300]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 8002728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0ee      	beq.n	8002710 <HAL_RCC_OscConfig+0x368>
 8002732:	e014      	b.n	800275e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002734:	f7fe fc34 	bl	8000fa0 <HAL_GetTick>
 8002738:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800273a:	e00a      	b.n	8002752 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800273c:	f7fe fc30 	bl	8000fa0 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	f241 3288 	movw	r2, #5000	; 0x1388
 800274a:	4293      	cmp	r3, r2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e0c1      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002752:	4b40      	ldr	r3, [pc, #256]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 8002754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1ee      	bne.n	800273c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800275e:	7dfb      	ldrb	r3, [r7, #23]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d105      	bne.n	8002770 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002764:	4b3b      	ldr	r3, [pc, #236]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 8002766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002768:	4a3a      	ldr	r2, [pc, #232]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 800276a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800276e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	2b00      	cmp	r3, #0
 8002776:	f000 80ad 	beq.w	80028d4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800277a:	4b36      	ldr	r3, [pc, #216]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	f003 030c 	and.w	r3, r3, #12
 8002782:	2b08      	cmp	r3, #8
 8002784:	d060      	beq.n	8002848 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	2b02      	cmp	r3, #2
 800278c:	d145      	bne.n	800281a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800278e:	4b33      	ldr	r3, [pc, #204]	; (800285c <HAL_RCC_OscConfig+0x4b4>)
 8002790:	2200      	movs	r2, #0
 8002792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002794:	f7fe fc04 	bl	8000fa0 <HAL_GetTick>
 8002798:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800279a:	e008      	b.n	80027ae <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800279c:	f7fe fc00 	bl	8000fa0 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e093      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ae:	4b29      	ldr	r3, [pc, #164]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1f0      	bne.n	800279c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69da      	ldr	r2, [r3, #28]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a1b      	ldr	r3, [r3, #32]
 80027c2:	431a      	orrs	r2, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c8:	019b      	lsls	r3, r3, #6
 80027ca:	431a      	orrs	r2, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d0:	085b      	lsrs	r3, r3, #1
 80027d2:	3b01      	subs	r3, #1
 80027d4:	041b      	lsls	r3, r3, #16
 80027d6:	431a      	orrs	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027dc:	061b      	lsls	r3, r3, #24
 80027de:	431a      	orrs	r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e4:	071b      	lsls	r3, r3, #28
 80027e6:	491b      	ldr	r1, [pc, #108]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 80027e8:	4313      	orrs	r3, r2
 80027ea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027ec:	4b1b      	ldr	r3, [pc, #108]	; (800285c <HAL_RCC_OscConfig+0x4b4>)
 80027ee:	2201      	movs	r2, #1
 80027f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f2:	f7fe fbd5 	bl	8000fa0 <HAL_GetTick>
 80027f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027f8:	e008      	b.n	800280c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027fa:	f7fe fbd1 	bl	8000fa0 <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	2b02      	cmp	r3, #2
 8002806:	d901      	bls.n	800280c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e064      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800280c:	4b11      	ldr	r3, [pc, #68]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d0f0      	beq.n	80027fa <HAL_RCC_OscConfig+0x452>
 8002818:	e05c      	b.n	80028d4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800281a:	4b10      	ldr	r3, [pc, #64]	; (800285c <HAL_RCC_OscConfig+0x4b4>)
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002820:	f7fe fbbe 	bl	8000fa0 <HAL_GetTick>
 8002824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002826:	e008      	b.n	800283a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002828:	f7fe fbba 	bl	8000fa0 <HAL_GetTick>
 800282c:	4602      	mov	r2, r0
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	1ad3      	subs	r3, r2, r3
 8002832:	2b02      	cmp	r3, #2
 8002834:	d901      	bls.n	800283a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002836:	2303      	movs	r3, #3
 8002838:	e04d      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800283a:	4b06      	ldr	r3, [pc, #24]	; (8002854 <HAL_RCC_OscConfig+0x4ac>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d1f0      	bne.n	8002828 <HAL_RCC_OscConfig+0x480>
 8002846:	e045      	b.n	80028d4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d107      	bne.n	8002860 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e040      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
 8002854:	40023800 	.word	0x40023800
 8002858:	40007000 	.word	0x40007000
 800285c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002860:	4b1f      	ldr	r3, [pc, #124]	; (80028e0 <HAL_RCC_OscConfig+0x538>)
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d030      	beq.n	80028d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002878:	429a      	cmp	r2, r3
 800287a:	d129      	bne.n	80028d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002886:	429a      	cmp	r2, r3
 8002888:	d122      	bne.n	80028d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800288a:	68fa      	ldr	r2, [r7, #12]
 800288c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002890:	4013      	ands	r3, r2
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002896:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002898:	4293      	cmp	r3, r2
 800289a:	d119      	bne.n	80028d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a6:	085b      	lsrs	r3, r3, #1
 80028a8:	3b01      	subs	r3, #1
 80028aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d10f      	bne.n	80028d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028bc:	429a      	cmp	r2, r3
 80028be:	d107      	bne.n	80028d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d001      	beq.n	80028d4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e000      	b.n	80028d6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3718      	adds	r7, #24
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40023800 	.word	0x40023800

080028e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d101      	bne.n	80028f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e042      	b.n	800297c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d106      	bne.n	8002910 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7fe f990 	bl	8000c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2224      	movs	r2, #36	; 0x24
 8002914:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	68da      	ldr	r2, [r3, #12]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002926:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f000 f973 	bl	8002c14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	691a      	ldr	r2, [r3, #16]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800293c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	695a      	ldr	r2, [r3, #20]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800294c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	68da      	ldr	r2, [r3, #12]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800295c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2220      	movs	r2, #32
 8002968:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2220      	movs	r2, #32
 8002970:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3708      	adds	r7, #8
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b08a      	sub	sp, #40	; 0x28
 8002988:	af02      	add	r7, sp, #8
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	603b      	str	r3, [r7, #0]
 8002990:	4613      	mov	r3, r2
 8002992:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002994:	2300      	movs	r3, #0
 8002996:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	2b20      	cmp	r3, #32
 80029a2:	d175      	bne.n	8002a90 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d002      	beq.n	80029b0 <HAL_UART_Transmit+0x2c>
 80029aa:	88fb      	ldrh	r3, [r7, #6]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e06e      	b.n	8002a92 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2200      	movs	r2, #0
 80029b8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2221      	movs	r2, #33	; 0x21
 80029be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029c2:	f7fe faed 	bl	8000fa0 <HAL_GetTick>
 80029c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	88fa      	ldrh	r2, [r7, #6]
 80029cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	88fa      	ldrh	r2, [r7, #6]
 80029d2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029dc:	d108      	bne.n	80029f0 <HAL_UART_Transmit+0x6c>
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	691b      	ldr	r3, [r3, #16]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d104      	bne.n	80029f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	61bb      	str	r3, [r7, #24]
 80029ee:	e003      	b.n	80029f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029f4:	2300      	movs	r3, #0
 80029f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029f8:	e02e      	b.n	8002a58 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	9300      	str	r3, [sp, #0]
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	2200      	movs	r2, #0
 8002a02:	2180      	movs	r1, #128	; 0x80
 8002a04:	68f8      	ldr	r0, [r7, #12]
 8002a06:	f000 f848 	bl	8002a9a <UART_WaitOnFlagUntilTimeout>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d005      	beq.n	8002a1c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2220      	movs	r2, #32
 8002a14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	e03a      	b.n	8002a92 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002a1c:	69fb      	ldr	r3, [r7, #28]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10b      	bne.n	8002a3a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	461a      	mov	r2, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a30:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	3302      	adds	r3, #2
 8002a36:	61bb      	str	r3, [r7, #24]
 8002a38:	e007      	b.n	8002a4a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	781a      	ldrb	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	3301      	adds	r3, #1
 8002a48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	3b01      	subs	r3, #1
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a5c:	b29b      	uxth	r3, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d1cb      	bne.n	80029fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	2140      	movs	r1, #64	; 0x40
 8002a6c:	68f8      	ldr	r0, [r7, #12]
 8002a6e:	f000 f814 	bl	8002a9a <UART_WaitOnFlagUntilTimeout>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d005      	beq.n	8002a84 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2220      	movs	r2, #32
 8002a7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e006      	b.n	8002a92 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2220      	movs	r2, #32
 8002a88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	e000      	b.n	8002a92 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002a90:	2302      	movs	r3, #2
  }
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3720      	adds	r7, #32
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b086      	sub	sp, #24
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	60f8      	str	r0, [r7, #12]
 8002aa2:	60b9      	str	r1, [r7, #8]
 8002aa4:	603b      	str	r3, [r7, #0]
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002aaa:	e03b      	b.n	8002b24 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aac:	6a3b      	ldr	r3, [r7, #32]
 8002aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ab2:	d037      	beq.n	8002b24 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ab4:	f7fe fa74 	bl	8000fa0 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	6a3a      	ldr	r2, [r7, #32]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d302      	bcc.n	8002aca <UART_WaitOnFlagUntilTimeout+0x30>
 8002ac4:	6a3b      	ldr	r3, [r7, #32]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e03a      	b.n	8002b44 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	f003 0304 	and.w	r3, r3, #4
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d023      	beq.n	8002b24 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	2b80      	cmp	r3, #128	; 0x80
 8002ae0:	d020      	beq.n	8002b24 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	2b40      	cmp	r3, #64	; 0x40
 8002ae6:	d01d      	beq.n	8002b24 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0308 	and.w	r3, r3, #8
 8002af2:	2b08      	cmp	r3, #8
 8002af4:	d116      	bne.n	8002b24 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002af6:	2300      	movs	r3, #0
 8002af8:	617b      	str	r3, [r7, #20]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	617b      	str	r3, [r7, #20]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	617b      	str	r3, [r7, #20]
 8002b0a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b0c:	68f8      	ldr	r0, [r7, #12]
 8002b0e:	f000 f81d 	bl	8002b4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2208      	movs	r2, #8
 8002b16:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e00f      	b.n	8002b44 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	68ba      	ldr	r2, [r7, #8]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	bf0c      	ite	eq
 8002b34:	2301      	moveq	r3, #1
 8002b36:	2300      	movne	r3, #0
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	79fb      	ldrb	r3, [r7, #7]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d0b4      	beq.n	8002aac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3718      	adds	r7, #24
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b095      	sub	sp, #84	; 0x54
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	330c      	adds	r3, #12
 8002b5a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b5e:	e853 3f00 	ldrex	r3, [r3]
 8002b62:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b66:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	330c      	adds	r3, #12
 8002b72:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002b74:	643a      	str	r2, [r7, #64]	; 0x40
 8002b76:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b78:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002b7a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b7c:	e841 2300 	strex	r3, r2, [r1]
 8002b80:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1e5      	bne.n	8002b54 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	3314      	adds	r3, #20
 8002b8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b90:	6a3b      	ldr	r3, [r7, #32]
 8002b92:	e853 3f00 	ldrex	r3, [r3]
 8002b96:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	f023 0301 	bic.w	r3, r3, #1
 8002b9e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	3314      	adds	r3, #20
 8002ba6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002ba8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002baa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002bae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bb0:	e841 2300 	strex	r3, r2, [r1]
 8002bb4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1e5      	bne.n	8002b88 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d119      	bne.n	8002bf8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	330c      	adds	r3, #12
 8002bca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	e853 3f00 	ldrex	r3, [r3]
 8002bd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	f023 0310 	bic.w	r3, r3, #16
 8002bda:	647b      	str	r3, [r7, #68]	; 0x44
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	330c      	adds	r3, #12
 8002be2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002be4:	61ba      	str	r2, [r7, #24]
 8002be6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002be8:	6979      	ldr	r1, [r7, #20]
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	e841 2300 	strex	r3, r2, [r1]
 8002bf0:	613b      	str	r3, [r7, #16]
   return(result);
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d1e5      	bne.n	8002bc4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2220      	movs	r2, #32
 8002bfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002c06:	bf00      	nop
 8002c08:	3754      	adds	r7, #84	; 0x54
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
	...

08002c14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c18:	b0c0      	sub	sp, #256	; 0x100
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	691b      	ldr	r3, [r3, #16]
 8002c28:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c30:	68d9      	ldr	r1, [r3, #12]
 8002c32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	ea40 0301 	orr.w	r3, r0, r1
 8002c3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c42:	689a      	ldr	r2, [r3, #8]
 8002c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c50:	695b      	ldr	r3, [r3, #20]
 8002c52:	431a      	orrs	r2, r3
 8002c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002c6c:	f021 010c 	bic.w	r1, r1, #12
 8002c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002c7a:	430b      	orrs	r3, r1
 8002c7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002c8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c8e:	6999      	ldr	r1, [r3, #24]
 8002c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	ea40 0301 	orr.w	r3, r0, r1
 8002c9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	4b8f      	ldr	r3, [pc, #572]	; (8002ee0 <UART_SetConfig+0x2cc>)
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d005      	beq.n	8002cb4 <UART_SetConfig+0xa0>
 8002ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	4b8d      	ldr	r3, [pc, #564]	; (8002ee4 <UART_SetConfig+0x2d0>)
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d104      	bne.n	8002cbe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002cb4:	f7ff f934 	bl	8001f20 <HAL_RCC_GetPCLK2Freq>
 8002cb8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002cbc:	e003      	b.n	8002cc6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002cbe:	f7ff f91b 	bl	8001ef8 <HAL_RCC_GetPCLK1Freq>
 8002cc2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cca:	69db      	ldr	r3, [r3, #28]
 8002ccc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002cd0:	f040 810c 	bne.w	8002eec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002cd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002cde:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002ce2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002ce6:	4622      	mov	r2, r4
 8002ce8:	462b      	mov	r3, r5
 8002cea:	1891      	adds	r1, r2, r2
 8002cec:	65b9      	str	r1, [r7, #88]	; 0x58
 8002cee:	415b      	adcs	r3, r3
 8002cf0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002cf2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002cf6:	4621      	mov	r1, r4
 8002cf8:	eb12 0801 	adds.w	r8, r2, r1
 8002cfc:	4629      	mov	r1, r5
 8002cfe:	eb43 0901 	adc.w	r9, r3, r1
 8002d02:	f04f 0200 	mov.w	r2, #0
 8002d06:	f04f 0300 	mov.w	r3, #0
 8002d0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d16:	4690      	mov	r8, r2
 8002d18:	4699      	mov	r9, r3
 8002d1a:	4623      	mov	r3, r4
 8002d1c:	eb18 0303 	adds.w	r3, r8, r3
 8002d20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002d24:	462b      	mov	r3, r5
 8002d26:	eb49 0303 	adc.w	r3, r9, r3
 8002d2a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002d2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002d3a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002d3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002d42:	460b      	mov	r3, r1
 8002d44:	18db      	adds	r3, r3, r3
 8002d46:	653b      	str	r3, [r7, #80]	; 0x50
 8002d48:	4613      	mov	r3, r2
 8002d4a:	eb42 0303 	adc.w	r3, r2, r3
 8002d4e:	657b      	str	r3, [r7, #84]	; 0x54
 8002d50:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002d54:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002d58:	f7fd fa5e 	bl	8000218 <__aeabi_uldivmod>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	460b      	mov	r3, r1
 8002d60:	4b61      	ldr	r3, [pc, #388]	; (8002ee8 <UART_SetConfig+0x2d4>)
 8002d62:	fba3 2302 	umull	r2, r3, r3, r2
 8002d66:	095b      	lsrs	r3, r3, #5
 8002d68:	011c      	lsls	r4, r3, #4
 8002d6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002d74:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002d78:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002d7c:	4642      	mov	r2, r8
 8002d7e:	464b      	mov	r3, r9
 8002d80:	1891      	adds	r1, r2, r2
 8002d82:	64b9      	str	r1, [r7, #72]	; 0x48
 8002d84:	415b      	adcs	r3, r3
 8002d86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d88:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002d8c:	4641      	mov	r1, r8
 8002d8e:	eb12 0a01 	adds.w	sl, r2, r1
 8002d92:	4649      	mov	r1, r9
 8002d94:	eb43 0b01 	adc.w	fp, r3, r1
 8002d98:	f04f 0200 	mov.w	r2, #0
 8002d9c:	f04f 0300 	mov.w	r3, #0
 8002da0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002da4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002da8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002dac:	4692      	mov	sl, r2
 8002dae:	469b      	mov	fp, r3
 8002db0:	4643      	mov	r3, r8
 8002db2:	eb1a 0303 	adds.w	r3, sl, r3
 8002db6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002dba:	464b      	mov	r3, r9
 8002dbc:	eb4b 0303 	adc.w	r3, fp, r3
 8002dc0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002dd0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002dd4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002dd8:	460b      	mov	r3, r1
 8002dda:	18db      	adds	r3, r3, r3
 8002ddc:	643b      	str	r3, [r7, #64]	; 0x40
 8002dde:	4613      	mov	r3, r2
 8002de0:	eb42 0303 	adc.w	r3, r2, r3
 8002de4:	647b      	str	r3, [r7, #68]	; 0x44
 8002de6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002dea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002dee:	f7fd fa13 	bl	8000218 <__aeabi_uldivmod>
 8002df2:	4602      	mov	r2, r0
 8002df4:	460b      	mov	r3, r1
 8002df6:	4611      	mov	r1, r2
 8002df8:	4b3b      	ldr	r3, [pc, #236]	; (8002ee8 <UART_SetConfig+0x2d4>)
 8002dfa:	fba3 2301 	umull	r2, r3, r3, r1
 8002dfe:	095b      	lsrs	r3, r3, #5
 8002e00:	2264      	movs	r2, #100	; 0x64
 8002e02:	fb02 f303 	mul.w	r3, r2, r3
 8002e06:	1acb      	subs	r3, r1, r3
 8002e08:	00db      	lsls	r3, r3, #3
 8002e0a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002e0e:	4b36      	ldr	r3, [pc, #216]	; (8002ee8 <UART_SetConfig+0x2d4>)
 8002e10:	fba3 2302 	umull	r2, r3, r3, r2
 8002e14:	095b      	lsrs	r3, r3, #5
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002e1c:	441c      	add	r4, r3
 8002e1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e22:	2200      	movs	r2, #0
 8002e24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002e28:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002e2c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002e30:	4642      	mov	r2, r8
 8002e32:	464b      	mov	r3, r9
 8002e34:	1891      	adds	r1, r2, r2
 8002e36:	63b9      	str	r1, [r7, #56]	; 0x38
 8002e38:	415b      	adcs	r3, r3
 8002e3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002e40:	4641      	mov	r1, r8
 8002e42:	1851      	adds	r1, r2, r1
 8002e44:	6339      	str	r1, [r7, #48]	; 0x30
 8002e46:	4649      	mov	r1, r9
 8002e48:	414b      	adcs	r3, r1
 8002e4a:	637b      	str	r3, [r7, #52]	; 0x34
 8002e4c:	f04f 0200 	mov.w	r2, #0
 8002e50:	f04f 0300 	mov.w	r3, #0
 8002e54:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002e58:	4659      	mov	r1, fp
 8002e5a:	00cb      	lsls	r3, r1, #3
 8002e5c:	4651      	mov	r1, sl
 8002e5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e62:	4651      	mov	r1, sl
 8002e64:	00ca      	lsls	r2, r1, #3
 8002e66:	4610      	mov	r0, r2
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	4642      	mov	r2, r8
 8002e6e:	189b      	adds	r3, r3, r2
 8002e70:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002e74:	464b      	mov	r3, r9
 8002e76:	460a      	mov	r2, r1
 8002e78:	eb42 0303 	adc.w	r3, r2, r3
 8002e7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002e8c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002e90:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002e94:	460b      	mov	r3, r1
 8002e96:	18db      	adds	r3, r3, r3
 8002e98:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	eb42 0303 	adc.w	r3, r2, r3
 8002ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ea2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002ea6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002eaa:	f7fd f9b5 	bl	8000218 <__aeabi_uldivmod>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	460b      	mov	r3, r1
 8002eb2:	4b0d      	ldr	r3, [pc, #52]	; (8002ee8 <UART_SetConfig+0x2d4>)
 8002eb4:	fba3 1302 	umull	r1, r3, r3, r2
 8002eb8:	095b      	lsrs	r3, r3, #5
 8002eba:	2164      	movs	r1, #100	; 0x64
 8002ebc:	fb01 f303 	mul.w	r3, r1, r3
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	00db      	lsls	r3, r3, #3
 8002ec4:	3332      	adds	r3, #50	; 0x32
 8002ec6:	4a08      	ldr	r2, [pc, #32]	; (8002ee8 <UART_SetConfig+0x2d4>)
 8002ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ecc:	095b      	lsrs	r3, r3, #5
 8002ece:	f003 0207 	and.w	r2, r3, #7
 8002ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4422      	add	r2, r4
 8002eda:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002edc:	e106      	b.n	80030ec <UART_SetConfig+0x4d8>
 8002ede:	bf00      	nop
 8002ee0:	40011000 	.word	0x40011000
 8002ee4:	40011400 	.word	0x40011400
 8002ee8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002eec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002ef6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002efa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002efe:	4642      	mov	r2, r8
 8002f00:	464b      	mov	r3, r9
 8002f02:	1891      	adds	r1, r2, r2
 8002f04:	6239      	str	r1, [r7, #32]
 8002f06:	415b      	adcs	r3, r3
 8002f08:	627b      	str	r3, [r7, #36]	; 0x24
 8002f0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f0e:	4641      	mov	r1, r8
 8002f10:	1854      	adds	r4, r2, r1
 8002f12:	4649      	mov	r1, r9
 8002f14:	eb43 0501 	adc.w	r5, r3, r1
 8002f18:	f04f 0200 	mov.w	r2, #0
 8002f1c:	f04f 0300 	mov.w	r3, #0
 8002f20:	00eb      	lsls	r3, r5, #3
 8002f22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f26:	00e2      	lsls	r2, r4, #3
 8002f28:	4614      	mov	r4, r2
 8002f2a:	461d      	mov	r5, r3
 8002f2c:	4643      	mov	r3, r8
 8002f2e:	18e3      	adds	r3, r4, r3
 8002f30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002f34:	464b      	mov	r3, r9
 8002f36:	eb45 0303 	adc.w	r3, r5, r3
 8002f3a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002f4a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002f4e:	f04f 0200 	mov.w	r2, #0
 8002f52:	f04f 0300 	mov.w	r3, #0
 8002f56:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002f5a:	4629      	mov	r1, r5
 8002f5c:	008b      	lsls	r3, r1, #2
 8002f5e:	4621      	mov	r1, r4
 8002f60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f64:	4621      	mov	r1, r4
 8002f66:	008a      	lsls	r2, r1, #2
 8002f68:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002f6c:	f7fd f954 	bl	8000218 <__aeabi_uldivmod>
 8002f70:	4602      	mov	r2, r0
 8002f72:	460b      	mov	r3, r1
 8002f74:	4b60      	ldr	r3, [pc, #384]	; (80030f8 <UART_SetConfig+0x4e4>)
 8002f76:	fba3 2302 	umull	r2, r3, r3, r2
 8002f7a:	095b      	lsrs	r3, r3, #5
 8002f7c:	011c      	lsls	r4, r3, #4
 8002f7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f82:	2200      	movs	r2, #0
 8002f84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002f88:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002f8c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002f90:	4642      	mov	r2, r8
 8002f92:	464b      	mov	r3, r9
 8002f94:	1891      	adds	r1, r2, r2
 8002f96:	61b9      	str	r1, [r7, #24]
 8002f98:	415b      	adcs	r3, r3
 8002f9a:	61fb      	str	r3, [r7, #28]
 8002f9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fa0:	4641      	mov	r1, r8
 8002fa2:	1851      	adds	r1, r2, r1
 8002fa4:	6139      	str	r1, [r7, #16]
 8002fa6:	4649      	mov	r1, r9
 8002fa8:	414b      	adcs	r3, r1
 8002faa:	617b      	str	r3, [r7, #20]
 8002fac:	f04f 0200 	mov.w	r2, #0
 8002fb0:	f04f 0300 	mov.w	r3, #0
 8002fb4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002fb8:	4659      	mov	r1, fp
 8002fba:	00cb      	lsls	r3, r1, #3
 8002fbc:	4651      	mov	r1, sl
 8002fbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002fc2:	4651      	mov	r1, sl
 8002fc4:	00ca      	lsls	r2, r1, #3
 8002fc6:	4610      	mov	r0, r2
 8002fc8:	4619      	mov	r1, r3
 8002fca:	4603      	mov	r3, r0
 8002fcc:	4642      	mov	r2, r8
 8002fce:	189b      	adds	r3, r3, r2
 8002fd0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002fd4:	464b      	mov	r3, r9
 8002fd6:	460a      	mov	r2, r1
 8002fd8:	eb42 0303 	adc.w	r3, r2, r3
 8002fdc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	67bb      	str	r3, [r7, #120]	; 0x78
 8002fea:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002fec:	f04f 0200 	mov.w	r2, #0
 8002ff0:	f04f 0300 	mov.w	r3, #0
 8002ff4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002ff8:	4649      	mov	r1, r9
 8002ffa:	008b      	lsls	r3, r1, #2
 8002ffc:	4641      	mov	r1, r8
 8002ffe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003002:	4641      	mov	r1, r8
 8003004:	008a      	lsls	r2, r1, #2
 8003006:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800300a:	f7fd f905 	bl	8000218 <__aeabi_uldivmod>
 800300e:	4602      	mov	r2, r0
 8003010:	460b      	mov	r3, r1
 8003012:	4611      	mov	r1, r2
 8003014:	4b38      	ldr	r3, [pc, #224]	; (80030f8 <UART_SetConfig+0x4e4>)
 8003016:	fba3 2301 	umull	r2, r3, r3, r1
 800301a:	095b      	lsrs	r3, r3, #5
 800301c:	2264      	movs	r2, #100	; 0x64
 800301e:	fb02 f303 	mul.w	r3, r2, r3
 8003022:	1acb      	subs	r3, r1, r3
 8003024:	011b      	lsls	r3, r3, #4
 8003026:	3332      	adds	r3, #50	; 0x32
 8003028:	4a33      	ldr	r2, [pc, #204]	; (80030f8 <UART_SetConfig+0x4e4>)
 800302a:	fba2 2303 	umull	r2, r3, r2, r3
 800302e:	095b      	lsrs	r3, r3, #5
 8003030:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003034:	441c      	add	r4, r3
 8003036:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800303a:	2200      	movs	r2, #0
 800303c:	673b      	str	r3, [r7, #112]	; 0x70
 800303e:	677a      	str	r2, [r7, #116]	; 0x74
 8003040:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003044:	4642      	mov	r2, r8
 8003046:	464b      	mov	r3, r9
 8003048:	1891      	adds	r1, r2, r2
 800304a:	60b9      	str	r1, [r7, #8]
 800304c:	415b      	adcs	r3, r3
 800304e:	60fb      	str	r3, [r7, #12]
 8003050:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003054:	4641      	mov	r1, r8
 8003056:	1851      	adds	r1, r2, r1
 8003058:	6039      	str	r1, [r7, #0]
 800305a:	4649      	mov	r1, r9
 800305c:	414b      	adcs	r3, r1
 800305e:	607b      	str	r3, [r7, #4]
 8003060:	f04f 0200 	mov.w	r2, #0
 8003064:	f04f 0300 	mov.w	r3, #0
 8003068:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800306c:	4659      	mov	r1, fp
 800306e:	00cb      	lsls	r3, r1, #3
 8003070:	4651      	mov	r1, sl
 8003072:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003076:	4651      	mov	r1, sl
 8003078:	00ca      	lsls	r2, r1, #3
 800307a:	4610      	mov	r0, r2
 800307c:	4619      	mov	r1, r3
 800307e:	4603      	mov	r3, r0
 8003080:	4642      	mov	r2, r8
 8003082:	189b      	adds	r3, r3, r2
 8003084:	66bb      	str	r3, [r7, #104]	; 0x68
 8003086:	464b      	mov	r3, r9
 8003088:	460a      	mov	r2, r1
 800308a:	eb42 0303 	adc.w	r3, r2, r3
 800308e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	663b      	str	r3, [r7, #96]	; 0x60
 800309a:	667a      	str	r2, [r7, #100]	; 0x64
 800309c:	f04f 0200 	mov.w	r2, #0
 80030a0:	f04f 0300 	mov.w	r3, #0
 80030a4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80030a8:	4649      	mov	r1, r9
 80030aa:	008b      	lsls	r3, r1, #2
 80030ac:	4641      	mov	r1, r8
 80030ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030b2:	4641      	mov	r1, r8
 80030b4:	008a      	lsls	r2, r1, #2
 80030b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80030ba:	f7fd f8ad 	bl	8000218 <__aeabi_uldivmod>
 80030be:	4602      	mov	r2, r0
 80030c0:	460b      	mov	r3, r1
 80030c2:	4b0d      	ldr	r3, [pc, #52]	; (80030f8 <UART_SetConfig+0x4e4>)
 80030c4:	fba3 1302 	umull	r1, r3, r3, r2
 80030c8:	095b      	lsrs	r3, r3, #5
 80030ca:	2164      	movs	r1, #100	; 0x64
 80030cc:	fb01 f303 	mul.w	r3, r1, r3
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	011b      	lsls	r3, r3, #4
 80030d4:	3332      	adds	r3, #50	; 0x32
 80030d6:	4a08      	ldr	r2, [pc, #32]	; (80030f8 <UART_SetConfig+0x4e4>)
 80030d8:	fba2 2303 	umull	r2, r3, r2, r3
 80030dc:	095b      	lsrs	r3, r3, #5
 80030de:	f003 020f 	and.w	r2, r3, #15
 80030e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4422      	add	r2, r4
 80030ea:	609a      	str	r2, [r3, #8]
}
 80030ec:	bf00      	nop
 80030ee:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80030f2:	46bd      	mov	sp, r7
 80030f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030f8:	51eb851f 	.word	0x51eb851f

080030fc <std>:
 80030fc:	2300      	movs	r3, #0
 80030fe:	b510      	push	{r4, lr}
 8003100:	4604      	mov	r4, r0
 8003102:	e9c0 3300 	strd	r3, r3, [r0]
 8003106:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800310a:	6083      	str	r3, [r0, #8]
 800310c:	8181      	strh	r1, [r0, #12]
 800310e:	6643      	str	r3, [r0, #100]	; 0x64
 8003110:	81c2      	strh	r2, [r0, #14]
 8003112:	6183      	str	r3, [r0, #24]
 8003114:	4619      	mov	r1, r3
 8003116:	2208      	movs	r2, #8
 8003118:	305c      	adds	r0, #92	; 0x5c
 800311a:	f000 f9ed 	bl	80034f8 <memset>
 800311e:	4b0d      	ldr	r3, [pc, #52]	; (8003154 <std+0x58>)
 8003120:	6263      	str	r3, [r4, #36]	; 0x24
 8003122:	4b0d      	ldr	r3, [pc, #52]	; (8003158 <std+0x5c>)
 8003124:	62a3      	str	r3, [r4, #40]	; 0x28
 8003126:	4b0d      	ldr	r3, [pc, #52]	; (800315c <std+0x60>)
 8003128:	62e3      	str	r3, [r4, #44]	; 0x2c
 800312a:	4b0d      	ldr	r3, [pc, #52]	; (8003160 <std+0x64>)
 800312c:	6323      	str	r3, [r4, #48]	; 0x30
 800312e:	4b0d      	ldr	r3, [pc, #52]	; (8003164 <std+0x68>)
 8003130:	6224      	str	r4, [r4, #32]
 8003132:	429c      	cmp	r4, r3
 8003134:	d006      	beq.n	8003144 <std+0x48>
 8003136:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800313a:	4294      	cmp	r4, r2
 800313c:	d002      	beq.n	8003144 <std+0x48>
 800313e:	33d0      	adds	r3, #208	; 0xd0
 8003140:	429c      	cmp	r4, r3
 8003142:	d105      	bne.n	8003150 <std+0x54>
 8003144:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800314c:	f000 ba4c 	b.w	80035e8 <__retarget_lock_init_recursive>
 8003150:	bd10      	pop	{r4, pc}
 8003152:	bf00      	nop
 8003154:	08003349 	.word	0x08003349
 8003158:	0800336b 	.word	0x0800336b
 800315c:	080033a3 	.word	0x080033a3
 8003160:	080033c7 	.word	0x080033c7
 8003164:	2000019c 	.word	0x2000019c

08003168 <stdio_exit_handler>:
 8003168:	4a02      	ldr	r2, [pc, #8]	; (8003174 <stdio_exit_handler+0xc>)
 800316a:	4903      	ldr	r1, [pc, #12]	; (8003178 <stdio_exit_handler+0x10>)
 800316c:	4803      	ldr	r0, [pc, #12]	; (800317c <stdio_exit_handler+0x14>)
 800316e:	f000 b869 	b.w	8003244 <_fwalk_sglue>
 8003172:	bf00      	nop
 8003174:	2000000c 	.word	0x2000000c
 8003178:	08003909 	.word	0x08003909
 800317c:	20000018 	.word	0x20000018

08003180 <cleanup_stdio>:
 8003180:	6841      	ldr	r1, [r0, #4]
 8003182:	4b0c      	ldr	r3, [pc, #48]	; (80031b4 <cleanup_stdio+0x34>)
 8003184:	4299      	cmp	r1, r3
 8003186:	b510      	push	{r4, lr}
 8003188:	4604      	mov	r4, r0
 800318a:	d001      	beq.n	8003190 <cleanup_stdio+0x10>
 800318c:	f000 fbbc 	bl	8003908 <_fflush_r>
 8003190:	68a1      	ldr	r1, [r4, #8]
 8003192:	4b09      	ldr	r3, [pc, #36]	; (80031b8 <cleanup_stdio+0x38>)
 8003194:	4299      	cmp	r1, r3
 8003196:	d002      	beq.n	800319e <cleanup_stdio+0x1e>
 8003198:	4620      	mov	r0, r4
 800319a:	f000 fbb5 	bl	8003908 <_fflush_r>
 800319e:	68e1      	ldr	r1, [r4, #12]
 80031a0:	4b06      	ldr	r3, [pc, #24]	; (80031bc <cleanup_stdio+0x3c>)
 80031a2:	4299      	cmp	r1, r3
 80031a4:	d004      	beq.n	80031b0 <cleanup_stdio+0x30>
 80031a6:	4620      	mov	r0, r4
 80031a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031ac:	f000 bbac 	b.w	8003908 <_fflush_r>
 80031b0:	bd10      	pop	{r4, pc}
 80031b2:	bf00      	nop
 80031b4:	2000019c 	.word	0x2000019c
 80031b8:	20000204 	.word	0x20000204
 80031bc:	2000026c 	.word	0x2000026c

080031c0 <global_stdio_init.part.0>:
 80031c0:	b510      	push	{r4, lr}
 80031c2:	4b0b      	ldr	r3, [pc, #44]	; (80031f0 <global_stdio_init.part.0+0x30>)
 80031c4:	4c0b      	ldr	r4, [pc, #44]	; (80031f4 <global_stdio_init.part.0+0x34>)
 80031c6:	4a0c      	ldr	r2, [pc, #48]	; (80031f8 <global_stdio_init.part.0+0x38>)
 80031c8:	601a      	str	r2, [r3, #0]
 80031ca:	4620      	mov	r0, r4
 80031cc:	2200      	movs	r2, #0
 80031ce:	2104      	movs	r1, #4
 80031d0:	f7ff ff94 	bl	80030fc <std>
 80031d4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80031d8:	2201      	movs	r2, #1
 80031da:	2109      	movs	r1, #9
 80031dc:	f7ff ff8e 	bl	80030fc <std>
 80031e0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80031e4:	2202      	movs	r2, #2
 80031e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031ea:	2112      	movs	r1, #18
 80031ec:	f7ff bf86 	b.w	80030fc <std>
 80031f0:	200002d4 	.word	0x200002d4
 80031f4:	2000019c 	.word	0x2000019c
 80031f8:	08003169 	.word	0x08003169

080031fc <__sfp_lock_acquire>:
 80031fc:	4801      	ldr	r0, [pc, #4]	; (8003204 <__sfp_lock_acquire+0x8>)
 80031fe:	f000 b9f4 	b.w	80035ea <__retarget_lock_acquire_recursive>
 8003202:	bf00      	nop
 8003204:	200002dd 	.word	0x200002dd

08003208 <__sfp_lock_release>:
 8003208:	4801      	ldr	r0, [pc, #4]	; (8003210 <__sfp_lock_release+0x8>)
 800320a:	f000 b9ef 	b.w	80035ec <__retarget_lock_release_recursive>
 800320e:	bf00      	nop
 8003210:	200002dd 	.word	0x200002dd

08003214 <__sinit>:
 8003214:	b510      	push	{r4, lr}
 8003216:	4604      	mov	r4, r0
 8003218:	f7ff fff0 	bl	80031fc <__sfp_lock_acquire>
 800321c:	6a23      	ldr	r3, [r4, #32]
 800321e:	b11b      	cbz	r3, 8003228 <__sinit+0x14>
 8003220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003224:	f7ff bff0 	b.w	8003208 <__sfp_lock_release>
 8003228:	4b04      	ldr	r3, [pc, #16]	; (800323c <__sinit+0x28>)
 800322a:	6223      	str	r3, [r4, #32]
 800322c:	4b04      	ldr	r3, [pc, #16]	; (8003240 <__sinit+0x2c>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d1f5      	bne.n	8003220 <__sinit+0xc>
 8003234:	f7ff ffc4 	bl	80031c0 <global_stdio_init.part.0>
 8003238:	e7f2      	b.n	8003220 <__sinit+0xc>
 800323a:	bf00      	nop
 800323c:	08003181 	.word	0x08003181
 8003240:	200002d4 	.word	0x200002d4

08003244 <_fwalk_sglue>:
 8003244:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003248:	4607      	mov	r7, r0
 800324a:	4688      	mov	r8, r1
 800324c:	4614      	mov	r4, r2
 800324e:	2600      	movs	r6, #0
 8003250:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003254:	f1b9 0901 	subs.w	r9, r9, #1
 8003258:	d505      	bpl.n	8003266 <_fwalk_sglue+0x22>
 800325a:	6824      	ldr	r4, [r4, #0]
 800325c:	2c00      	cmp	r4, #0
 800325e:	d1f7      	bne.n	8003250 <_fwalk_sglue+0xc>
 8003260:	4630      	mov	r0, r6
 8003262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003266:	89ab      	ldrh	r3, [r5, #12]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d907      	bls.n	800327c <_fwalk_sglue+0x38>
 800326c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003270:	3301      	adds	r3, #1
 8003272:	d003      	beq.n	800327c <_fwalk_sglue+0x38>
 8003274:	4629      	mov	r1, r5
 8003276:	4638      	mov	r0, r7
 8003278:	47c0      	blx	r8
 800327a:	4306      	orrs	r6, r0
 800327c:	3568      	adds	r5, #104	; 0x68
 800327e:	e7e9      	b.n	8003254 <_fwalk_sglue+0x10>

08003280 <putchar>:
 8003280:	4b02      	ldr	r3, [pc, #8]	; (800328c <putchar+0xc>)
 8003282:	4601      	mov	r1, r0
 8003284:	6818      	ldr	r0, [r3, #0]
 8003286:	6882      	ldr	r2, [r0, #8]
 8003288:	f000 bbc8 	b.w	8003a1c <_putc_r>
 800328c:	20000064 	.word	0x20000064

08003290 <_puts_r>:
 8003290:	6a03      	ldr	r3, [r0, #32]
 8003292:	b570      	push	{r4, r5, r6, lr}
 8003294:	6884      	ldr	r4, [r0, #8]
 8003296:	4605      	mov	r5, r0
 8003298:	460e      	mov	r6, r1
 800329a:	b90b      	cbnz	r3, 80032a0 <_puts_r+0x10>
 800329c:	f7ff ffba 	bl	8003214 <__sinit>
 80032a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80032a2:	07db      	lsls	r3, r3, #31
 80032a4:	d405      	bmi.n	80032b2 <_puts_r+0x22>
 80032a6:	89a3      	ldrh	r3, [r4, #12]
 80032a8:	0598      	lsls	r0, r3, #22
 80032aa:	d402      	bmi.n	80032b2 <_puts_r+0x22>
 80032ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80032ae:	f000 f99c 	bl	80035ea <__retarget_lock_acquire_recursive>
 80032b2:	89a3      	ldrh	r3, [r4, #12]
 80032b4:	0719      	lsls	r1, r3, #28
 80032b6:	d513      	bpl.n	80032e0 <_puts_r+0x50>
 80032b8:	6923      	ldr	r3, [r4, #16]
 80032ba:	b18b      	cbz	r3, 80032e0 <_puts_r+0x50>
 80032bc:	3e01      	subs	r6, #1
 80032be:	68a3      	ldr	r3, [r4, #8]
 80032c0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80032c4:	3b01      	subs	r3, #1
 80032c6:	60a3      	str	r3, [r4, #8]
 80032c8:	b9e9      	cbnz	r1, 8003306 <_puts_r+0x76>
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	da2e      	bge.n	800332c <_puts_r+0x9c>
 80032ce:	4622      	mov	r2, r4
 80032d0:	210a      	movs	r1, #10
 80032d2:	4628      	mov	r0, r5
 80032d4:	f000 f87b 	bl	80033ce <__swbuf_r>
 80032d8:	3001      	adds	r0, #1
 80032da:	d007      	beq.n	80032ec <_puts_r+0x5c>
 80032dc:	250a      	movs	r5, #10
 80032de:	e007      	b.n	80032f0 <_puts_r+0x60>
 80032e0:	4621      	mov	r1, r4
 80032e2:	4628      	mov	r0, r5
 80032e4:	f000 f8b0 	bl	8003448 <__swsetup_r>
 80032e8:	2800      	cmp	r0, #0
 80032ea:	d0e7      	beq.n	80032bc <_puts_r+0x2c>
 80032ec:	f04f 35ff 	mov.w	r5, #4294967295
 80032f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80032f2:	07da      	lsls	r2, r3, #31
 80032f4:	d405      	bmi.n	8003302 <_puts_r+0x72>
 80032f6:	89a3      	ldrh	r3, [r4, #12]
 80032f8:	059b      	lsls	r3, r3, #22
 80032fa:	d402      	bmi.n	8003302 <_puts_r+0x72>
 80032fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80032fe:	f000 f975 	bl	80035ec <__retarget_lock_release_recursive>
 8003302:	4628      	mov	r0, r5
 8003304:	bd70      	pop	{r4, r5, r6, pc}
 8003306:	2b00      	cmp	r3, #0
 8003308:	da04      	bge.n	8003314 <_puts_r+0x84>
 800330a:	69a2      	ldr	r2, [r4, #24]
 800330c:	429a      	cmp	r2, r3
 800330e:	dc06      	bgt.n	800331e <_puts_r+0x8e>
 8003310:	290a      	cmp	r1, #10
 8003312:	d004      	beq.n	800331e <_puts_r+0x8e>
 8003314:	6823      	ldr	r3, [r4, #0]
 8003316:	1c5a      	adds	r2, r3, #1
 8003318:	6022      	str	r2, [r4, #0]
 800331a:	7019      	strb	r1, [r3, #0]
 800331c:	e7cf      	b.n	80032be <_puts_r+0x2e>
 800331e:	4622      	mov	r2, r4
 8003320:	4628      	mov	r0, r5
 8003322:	f000 f854 	bl	80033ce <__swbuf_r>
 8003326:	3001      	adds	r0, #1
 8003328:	d1c9      	bne.n	80032be <_puts_r+0x2e>
 800332a:	e7df      	b.n	80032ec <_puts_r+0x5c>
 800332c:	6823      	ldr	r3, [r4, #0]
 800332e:	250a      	movs	r5, #10
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	6022      	str	r2, [r4, #0]
 8003334:	701d      	strb	r5, [r3, #0]
 8003336:	e7db      	b.n	80032f0 <_puts_r+0x60>

08003338 <puts>:
 8003338:	4b02      	ldr	r3, [pc, #8]	; (8003344 <puts+0xc>)
 800333a:	4601      	mov	r1, r0
 800333c:	6818      	ldr	r0, [r3, #0]
 800333e:	f7ff bfa7 	b.w	8003290 <_puts_r>
 8003342:	bf00      	nop
 8003344:	20000064 	.word	0x20000064

08003348 <__sread>:
 8003348:	b510      	push	{r4, lr}
 800334a:	460c      	mov	r4, r1
 800334c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003350:	f000 f8fc 	bl	800354c <_read_r>
 8003354:	2800      	cmp	r0, #0
 8003356:	bfab      	itete	ge
 8003358:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800335a:	89a3      	ldrhlt	r3, [r4, #12]
 800335c:	181b      	addge	r3, r3, r0
 800335e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003362:	bfac      	ite	ge
 8003364:	6563      	strge	r3, [r4, #84]	; 0x54
 8003366:	81a3      	strhlt	r3, [r4, #12]
 8003368:	bd10      	pop	{r4, pc}

0800336a <__swrite>:
 800336a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800336e:	461f      	mov	r7, r3
 8003370:	898b      	ldrh	r3, [r1, #12]
 8003372:	05db      	lsls	r3, r3, #23
 8003374:	4605      	mov	r5, r0
 8003376:	460c      	mov	r4, r1
 8003378:	4616      	mov	r6, r2
 800337a:	d505      	bpl.n	8003388 <__swrite+0x1e>
 800337c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003380:	2302      	movs	r3, #2
 8003382:	2200      	movs	r2, #0
 8003384:	f000 f8d0 	bl	8003528 <_lseek_r>
 8003388:	89a3      	ldrh	r3, [r4, #12]
 800338a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800338e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003392:	81a3      	strh	r3, [r4, #12]
 8003394:	4632      	mov	r2, r6
 8003396:	463b      	mov	r3, r7
 8003398:	4628      	mov	r0, r5
 800339a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800339e:	f000 b8e7 	b.w	8003570 <_write_r>

080033a2 <__sseek>:
 80033a2:	b510      	push	{r4, lr}
 80033a4:	460c      	mov	r4, r1
 80033a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033aa:	f000 f8bd 	bl	8003528 <_lseek_r>
 80033ae:	1c43      	adds	r3, r0, #1
 80033b0:	89a3      	ldrh	r3, [r4, #12]
 80033b2:	bf15      	itete	ne
 80033b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80033b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80033ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80033be:	81a3      	strheq	r3, [r4, #12]
 80033c0:	bf18      	it	ne
 80033c2:	81a3      	strhne	r3, [r4, #12]
 80033c4:	bd10      	pop	{r4, pc}

080033c6 <__sclose>:
 80033c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033ca:	f000 b89d 	b.w	8003508 <_close_r>

080033ce <__swbuf_r>:
 80033ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033d0:	460e      	mov	r6, r1
 80033d2:	4614      	mov	r4, r2
 80033d4:	4605      	mov	r5, r0
 80033d6:	b118      	cbz	r0, 80033e0 <__swbuf_r+0x12>
 80033d8:	6a03      	ldr	r3, [r0, #32]
 80033da:	b90b      	cbnz	r3, 80033e0 <__swbuf_r+0x12>
 80033dc:	f7ff ff1a 	bl	8003214 <__sinit>
 80033e0:	69a3      	ldr	r3, [r4, #24]
 80033e2:	60a3      	str	r3, [r4, #8]
 80033e4:	89a3      	ldrh	r3, [r4, #12]
 80033e6:	071a      	lsls	r2, r3, #28
 80033e8:	d525      	bpl.n	8003436 <__swbuf_r+0x68>
 80033ea:	6923      	ldr	r3, [r4, #16]
 80033ec:	b31b      	cbz	r3, 8003436 <__swbuf_r+0x68>
 80033ee:	6823      	ldr	r3, [r4, #0]
 80033f0:	6922      	ldr	r2, [r4, #16]
 80033f2:	1a98      	subs	r0, r3, r2
 80033f4:	6963      	ldr	r3, [r4, #20]
 80033f6:	b2f6      	uxtb	r6, r6
 80033f8:	4283      	cmp	r3, r0
 80033fa:	4637      	mov	r7, r6
 80033fc:	dc04      	bgt.n	8003408 <__swbuf_r+0x3a>
 80033fe:	4621      	mov	r1, r4
 8003400:	4628      	mov	r0, r5
 8003402:	f000 fa81 	bl	8003908 <_fflush_r>
 8003406:	b9e0      	cbnz	r0, 8003442 <__swbuf_r+0x74>
 8003408:	68a3      	ldr	r3, [r4, #8]
 800340a:	3b01      	subs	r3, #1
 800340c:	60a3      	str	r3, [r4, #8]
 800340e:	6823      	ldr	r3, [r4, #0]
 8003410:	1c5a      	adds	r2, r3, #1
 8003412:	6022      	str	r2, [r4, #0]
 8003414:	701e      	strb	r6, [r3, #0]
 8003416:	6962      	ldr	r2, [r4, #20]
 8003418:	1c43      	adds	r3, r0, #1
 800341a:	429a      	cmp	r2, r3
 800341c:	d004      	beq.n	8003428 <__swbuf_r+0x5a>
 800341e:	89a3      	ldrh	r3, [r4, #12]
 8003420:	07db      	lsls	r3, r3, #31
 8003422:	d506      	bpl.n	8003432 <__swbuf_r+0x64>
 8003424:	2e0a      	cmp	r6, #10
 8003426:	d104      	bne.n	8003432 <__swbuf_r+0x64>
 8003428:	4621      	mov	r1, r4
 800342a:	4628      	mov	r0, r5
 800342c:	f000 fa6c 	bl	8003908 <_fflush_r>
 8003430:	b938      	cbnz	r0, 8003442 <__swbuf_r+0x74>
 8003432:	4638      	mov	r0, r7
 8003434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003436:	4621      	mov	r1, r4
 8003438:	4628      	mov	r0, r5
 800343a:	f000 f805 	bl	8003448 <__swsetup_r>
 800343e:	2800      	cmp	r0, #0
 8003440:	d0d5      	beq.n	80033ee <__swbuf_r+0x20>
 8003442:	f04f 37ff 	mov.w	r7, #4294967295
 8003446:	e7f4      	b.n	8003432 <__swbuf_r+0x64>

08003448 <__swsetup_r>:
 8003448:	b538      	push	{r3, r4, r5, lr}
 800344a:	4b2a      	ldr	r3, [pc, #168]	; (80034f4 <__swsetup_r+0xac>)
 800344c:	4605      	mov	r5, r0
 800344e:	6818      	ldr	r0, [r3, #0]
 8003450:	460c      	mov	r4, r1
 8003452:	b118      	cbz	r0, 800345c <__swsetup_r+0x14>
 8003454:	6a03      	ldr	r3, [r0, #32]
 8003456:	b90b      	cbnz	r3, 800345c <__swsetup_r+0x14>
 8003458:	f7ff fedc 	bl	8003214 <__sinit>
 800345c:	89a3      	ldrh	r3, [r4, #12]
 800345e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003462:	0718      	lsls	r0, r3, #28
 8003464:	d422      	bmi.n	80034ac <__swsetup_r+0x64>
 8003466:	06d9      	lsls	r1, r3, #27
 8003468:	d407      	bmi.n	800347a <__swsetup_r+0x32>
 800346a:	2309      	movs	r3, #9
 800346c:	602b      	str	r3, [r5, #0]
 800346e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003472:	81a3      	strh	r3, [r4, #12]
 8003474:	f04f 30ff 	mov.w	r0, #4294967295
 8003478:	e034      	b.n	80034e4 <__swsetup_r+0x9c>
 800347a:	0758      	lsls	r0, r3, #29
 800347c:	d512      	bpl.n	80034a4 <__swsetup_r+0x5c>
 800347e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003480:	b141      	cbz	r1, 8003494 <__swsetup_r+0x4c>
 8003482:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003486:	4299      	cmp	r1, r3
 8003488:	d002      	beq.n	8003490 <__swsetup_r+0x48>
 800348a:	4628      	mov	r0, r5
 800348c:	f000 f8be 	bl	800360c <_free_r>
 8003490:	2300      	movs	r3, #0
 8003492:	6363      	str	r3, [r4, #52]	; 0x34
 8003494:	89a3      	ldrh	r3, [r4, #12]
 8003496:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800349a:	81a3      	strh	r3, [r4, #12]
 800349c:	2300      	movs	r3, #0
 800349e:	6063      	str	r3, [r4, #4]
 80034a0:	6923      	ldr	r3, [r4, #16]
 80034a2:	6023      	str	r3, [r4, #0]
 80034a4:	89a3      	ldrh	r3, [r4, #12]
 80034a6:	f043 0308 	orr.w	r3, r3, #8
 80034aa:	81a3      	strh	r3, [r4, #12]
 80034ac:	6923      	ldr	r3, [r4, #16]
 80034ae:	b94b      	cbnz	r3, 80034c4 <__swsetup_r+0x7c>
 80034b0:	89a3      	ldrh	r3, [r4, #12]
 80034b2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80034b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034ba:	d003      	beq.n	80034c4 <__swsetup_r+0x7c>
 80034bc:	4621      	mov	r1, r4
 80034be:	4628      	mov	r0, r5
 80034c0:	f000 fa70 	bl	80039a4 <__smakebuf_r>
 80034c4:	89a0      	ldrh	r0, [r4, #12]
 80034c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80034ca:	f010 0301 	ands.w	r3, r0, #1
 80034ce:	d00a      	beq.n	80034e6 <__swsetup_r+0x9e>
 80034d0:	2300      	movs	r3, #0
 80034d2:	60a3      	str	r3, [r4, #8]
 80034d4:	6963      	ldr	r3, [r4, #20]
 80034d6:	425b      	negs	r3, r3
 80034d8:	61a3      	str	r3, [r4, #24]
 80034da:	6923      	ldr	r3, [r4, #16]
 80034dc:	b943      	cbnz	r3, 80034f0 <__swsetup_r+0xa8>
 80034de:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80034e2:	d1c4      	bne.n	800346e <__swsetup_r+0x26>
 80034e4:	bd38      	pop	{r3, r4, r5, pc}
 80034e6:	0781      	lsls	r1, r0, #30
 80034e8:	bf58      	it	pl
 80034ea:	6963      	ldrpl	r3, [r4, #20]
 80034ec:	60a3      	str	r3, [r4, #8]
 80034ee:	e7f4      	b.n	80034da <__swsetup_r+0x92>
 80034f0:	2000      	movs	r0, #0
 80034f2:	e7f7      	b.n	80034e4 <__swsetup_r+0x9c>
 80034f4:	20000064 	.word	0x20000064

080034f8 <memset>:
 80034f8:	4402      	add	r2, r0
 80034fa:	4603      	mov	r3, r0
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d100      	bne.n	8003502 <memset+0xa>
 8003500:	4770      	bx	lr
 8003502:	f803 1b01 	strb.w	r1, [r3], #1
 8003506:	e7f9      	b.n	80034fc <memset+0x4>

08003508 <_close_r>:
 8003508:	b538      	push	{r3, r4, r5, lr}
 800350a:	4d06      	ldr	r5, [pc, #24]	; (8003524 <_close_r+0x1c>)
 800350c:	2300      	movs	r3, #0
 800350e:	4604      	mov	r4, r0
 8003510:	4608      	mov	r0, r1
 8003512:	602b      	str	r3, [r5, #0]
 8003514:	f7fd fc37 	bl	8000d86 <_close>
 8003518:	1c43      	adds	r3, r0, #1
 800351a:	d102      	bne.n	8003522 <_close_r+0x1a>
 800351c:	682b      	ldr	r3, [r5, #0]
 800351e:	b103      	cbz	r3, 8003522 <_close_r+0x1a>
 8003520:	6023      	str	r3, [r4, #0]
 8003522:	bd38      	pop	{r3, r4, r5, pc}
 8003524:	200002d8 	.word	0x200002d8

08003528 <_lseek_r>:
 8003528:	b538      	push	{r3, r4, r5, lr}
 800352a:	4d07      	ldr	r5, [pc, #28]	; (8003548 <_lseek_r+0x20>)
 800352c:	4604      	mov	r4, r0
 800352e:	4608      	mov	r0, r1
 8003530:	4611      	mov	r1, r2
 8003532:	2200      	movs	r2, #0
 8003534:	602a      	str	r2, [r5, #0]
 8003536:	461a      	mov	r2, r3
 8003538:	f7fd fc4c 	bl	8000dd4 <_lseek>
 800353c:	1c43      	adds	r3, r0, #1
 800353e:	d102      	bne.n	8003546 <_lseek_r+0x1e>
 8003540:	682b      	ldr	r3, [r5, #0]
 8003542:	b103      	cbz	r3, 8003546 <_lseek_r+0x1e>
 8003544:	6023      	str	r3, [r4, #0]
 8003546:	bd38      	pop	{r3, r4, r5, pc}
 8003548:	200002d8 	.word	0x200002d8

0800354c <_read_r>:
 800354c:	b538      	push	{r3, r4, r5, lr}
 800354e:	4d07      	ldr	r5, [pc, #28]	; (800356c <_read_r+0x20>)
 8003550:	4604      	mov	r4, r0
 8003552:	4608      	mov	r0, r1
 8003554:	4611      	mov	r1, r2
 8003556:	2200      	movs	r2, #0
 8003558:	602a      	str	r2, [r5, #0]
 800355a:	461a      	mov	r2, r3
 800355c:	f7fd fbda 	bl	8000d14 <_read>
 8003560:	1c43      	adds	r3, r0, #1
 8003562:	d102      	bne.n	800356a <_read_r+0x1e>
 8003564:	682b      	ldr	r3, [r5, #0]
 8003566:	b103      	cbz	r3, 800356a <_read_r+0x1e>
 8003568:	6023      	str	r3, [r4, #0]
 800356a:	bd38      	pop	{r3, r4, r5, pc}
 800356c:	200002d8 	.word	0x200002d8

08003570 <_write_r>:
 8003570:	b538      	push	{r3, r4, r5, lr}
 8003572:	4d07      	ldr	r5, [pc, #28]	; (8003590 <_write_r+0x20>)
 8003574:	4604      	mov	r4, r0
 8003576:	4608      	mov	r0, r1
 8003578:	4611      	mov	r1, r2
 800357a:	2200      	movs	r2, #0
 800357c:	602a      	str	r2, [r5, #0]
 800357e:	461a      	mov	r2, r3
 8003580:	f7fd fbe5 	bl	8000d4e <_write>
 8003584:	1c43      	adds	r3, r0, #1
 8003586:	d102      	bne.n	800358e <_write_r+0x1e>
 8003588:	682b      	ldr	r3, [r5, #0]
 800358a:	b103      	cbz	r3, 800358e <_write_r+0x1e>
 800358c:	6023      	str	r3, [r4, #0]
 800358e:	bd38      	pop	{r3, r4, r5, pc}
 8003590:	200002d8 	.word	0x200002d8

08003594 <__errno>:
 8003594:	4b01      	ldr	r3, [pc, #4]	; (800359c <__errno+0x8>)
 8003596:	6818      	ldr	r0, [r3, #0]
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	20000064 	.word	0x20000064

080035a0 <__libc_init_array>:
 80035a0:	b570      	push	{r4, r5, r6, lr}
 80035a2:	4d0d      	ldr	r5, [pc, #52]	; (80035d8 <__libc_init_array+0x38>)
 80035a4:	4c0d      	ldr	r4, [pc, #52]	; (80035dc <__libc_init_array+0x3c>)
 80035a6:	1b64      	subs	r4, r4, r5
 80035a8:	10a4      	asrs	r4, r4, #2
 80035aa:	2600      	movs	r6, #0
 80035ac:	42a6      	cmp	r6, r4
 80035ae:	d109      	bne.n	80035c4 <__libc_init_array+0x24>
 80035b0:	4d0b      	ldr	r5, [pc, #44]	; (80035e0 <__libc_init_array+0x40>)
 80035b2:	4c0c      	ldr	r4, [pc, #48]	; (80035e4 <__libc_init_array+0x44>)
 80035b4:	f000 fa98 	bl	8003ae8 <_init>
 80035b8:	1b64      	subs	r4, r4, r5
 80035ba:	10a4      	asrs	r4, r4, #2
 80035bc:	2600      	movs	r6, #0
 80035be:	42a6      	cmp	r6, r4
 80035c0:	d105      	bne.n	80035ce <__libc_init_array+0x2e>
 80035c2:	bd70      	pop	{r4, r5, r6, pc}
 80035c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80035c8:	4798      	blx	r3
 80035ca:	3601      	adds	r6, #1
 80035cc:	e7ee      	b.n	80035ac <__libc_init_array+0xc>
 80035ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80035d2:	4798      	blx	r3
 80035d4:	3601      	adds	r6, #1
 80035d6:	e7f2      	b.n	80035be <__libc_init_array+0x1e>
 80035d8:	08003d28 	.word	0x08003d28
 80035dc:	08003d28 	.word	0x08003d28
 80035e0:	08003d28 	.word	0x08003d28
 80035e4:	08003d2c 	.word	0x08003d2c

080035e8 <__retarget_lock_init_recursive>:
 80035e8:	4770      	bx	lr

080035ea <__retarget_lock_acquire_recursive>:
 80035ea:	4770      	bx	lr

080035ec <__retarget_lock_release_recursive>:
 80035ec:	4770      	bx	lr

080035ee <memcpy>:
 80035ee:	440a      	add	r2, r1
 80035f0:	4291      	cmp	r1, r2
 80035f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80035f6:	d100      	bne.n	80035fa <memcpy+0xc>
 80035f8:	4770      	bx	lr
 80035fa:	b510      	push	{r4, lr}
 80035fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003600:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003604:	4291      	cmp	r1, r2
 8003606:	d1f9      	bne.n	80035fc <memcpy+0xe>
 8003608:	bd10      	pop	{r4, pc}
	...

0800360c <_free_r>:
 800360c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800360e:	2900      	cmp	r1, #0
 8003610:	d044      	beq.n	800369c <_free_r+0x90>
 8003612:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003616:	9001      	str	r0, [sp, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	f1a1 0404 	sub.w	r4, r1, #4
 800361e:	bfb8      	it	lt
 8003620:	18e4      	addlt	r4, r4, r3
 8003622:	f000 f8df 	bl	80037e4 <__malloc_lock>
 8003626:	4a1e      	ldr	r2, [pc, #120]	; (80036a0 <_free_r+0x94>)
 8003628:	9801      	ldr	r0, [sp, #4]
 800362a:	6813      	ldr	r3, [r2, #0]
 800362c:	b933      	cbnz	r3, 800363c <_free_r+0x30>
 800362e:	6063      	str	r3, [r4, #4]
 8003630:	6014      	str	r4, [r2, #0]
 8003632:	b003      	add	sp, #12
 8003634:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003638:	f000 b8da 	b.w	80037f0 <__malloc_unlock>
 800363c:	42a3      	cmp	r3, r4
 800363e:	d908      	bls.n	8003652 <_free_r+0x46>
 8003640:	6825      	ldr	r5, [r4, #0]
 8003642:	1961      	adds	r1, r4, r5
 8003644:	428b      	cmp	r3, r1
 8003646:	bf01      	itttt	eq
 8003648:	6819      	ldreq	r1, [r3, #0]
 800364a:	685b      	ldreq	r3, [r3, #4]
 800364c:	1949      	addeq	r1, r1, r5
 800364e:	6021      	streq	r1, [r4, #0]
 8003650:	e7ed      	b.n	800362e <_free_r+0x22>
 8003652:	461a      	mov	r2, r3
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	b10b      	cbz	r3, 800365c <_free_r+0x50>
 8003658:	42a3      	cmp	r3, r4
 800365a:	d9fa      	bls.n	8003652 <_free_r+0x46>
 800365c:	6811      	ldr	r1, [r2, #0]
 800365e:	1855      	adds	r5, r2, r1
 8003660:	42a5      	cmp	r5, r4
 8003662:	d10b      	bne.n	800367c <_free_r+0x70>
 8003664:	6824      	ldr	r4, [r4, #0]
 8003666:	4421      	add	r1, r4
 8003668:	1854      	adds	r4, r2, r1
 800366a:	42a3      	cmp	r3, r4
 800366c:	6011      	str	r1, [r2, #0]
 800366e:	d1e0      	bne.n	8003632 <_free_r+0x26>
 8003670:	681c      	ldr	r4, [r3, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	6053      	str	r3, [r2, #4]
 8003676:	440c      	add	r4, r1
 8003678:	6014      	str	r4, [r2, #0]
 800367a:	e7da      	b.n	8003632 <_free_r+0x26>
 800367c:	d902      	bls.n	8003684 <_free_r+0x78>
 800367e:	230c      	movs	r3, #12
 8003680:	6003      	str	r3, [r0, #0]
 8003682:	e7d6      	b.n	8003632 <_free_r+0x26>
 8003684:	6825      	ldr	r5, [r4, #0]
 8003686:	1961      	adds	r1, r4, r5
 8003688:	428b      	cmp	r3, r1
 800368a:	bf04      	itt	eq
 800368c:	6819      	ldreq	r1, [r3, #0]
 800368e:	685b      	ldreq	r3, [r3, #4]
 8003690:	6063      	str	r3, [r4, #4]
 8003692:	bf04      	itt	eq
 8003694:	1949      	addeq	r1, r1, r5
 8003696:	6021      	streq	r1, [r4, #0]
 8003698:	6054      	str	r4, [r2, #4]
 800369a:	e7ca      	b.n	8003632 <_free_r+0x26>
 800369c:	b003      	add	sp, #12
 800369e:	bd30      	pop	{r4, r5, pc}
 80036a0:	200002e0 	.word	0x200002e0

080036a4 <sbrk_aligned>:
 80036a4:	b570      	push	{r4, r5, r6, lr}
 80036a6:	4e0e      	ldr	r6, [pc, #56]	; (80036e0 <sbrk_aligned+0x3c>)
 80036a8:	460c      	mov	r4, r1
 80036aa:	6831      	ldr	r1, [r6, #0]
 80036ac:	4605      	mov	r5, r0
 80036ae:	b911      	cbnz	r1, 80036b6 <sbrk_aligned+0x12>
 80036b0:	f000 fa0a 	bl	8003ac8 <_sbrk_r>
 80036b4:	6030      	str	r0, [r6, #0]
 80036b6:	4621      	mov	r1, r4
 80036b8:	4628      	mov	r0, r5
 80036ba:	f000 fa05 	bl	8003ac8 <_sbrk_r>
 80036be:	1c43      	adds	r3, r0, #1
 80036c0:	d00a      	beq.n	80036d8 <sbrk_aligned+0x34>
 80036c2:	1cc4      	adds	r4, r0, #3
 80036c4:	f024 0403 	bic.w	r4, r4, #3
 80036c8:	42a0      	cmp	r0, r4
 80036ca:	d007      	beq.n	80036dc <sbrk_aligned+0x38>
 80036cc:	1a21      	subs	r1, r4, r0
 80036ce:	4628      	mov	r0, r5
 80036d0:	f000 f9fa 	bl	8003ac8 <_sbrk_r>
 80036d4:	3001      	adds	r0, #1
 80036d6:	d101      	bne.n	80036dc <sbrk_aligned+0x38>
 80036d8:	f04f 34ff 	mov.w	r4, #4294967295
 80036dc:	4620      	mov	r0, r4
 80036de:	bd70      	pop	{r4, r5, r6, pc}
 80036e0:	200002e4 	.word	0x200002e4

080036e4 <_malloc_r>:
 80036e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80036e8:	1ccd      	adds	r5, r1, #3
 80036ea:	f025 0503 	bic.w	r5, r5, #3
 80036ee:	3508      	adds	r5, #8
 80036f0:	2d0c      	cmp	r5, #12
 80036f2:	bf38      	it	cc
 80036f4:	250c      	movcc	r5, #12
 80036f6:	2d00      	cmp	r5, #0
 80036f8:	4607      	mov	r7, r0
 80036fa:	db01      	blt.n	8003700 <_malloc_r+0x1c>
 80036fc:	42a9      	cmp	r1, r5
 80036fe:	d905      	bls.n	800370c <_malloc_r+0x28>
 8003700:	230c      	movs	r3, #12
 8003702:	603b      	str	r3, [r7, #0]
 8003704:	2600      	movs	r6, #0
 8003706:	4630      	mov	r0, r6
 8003708:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800370c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80037e0 <_malloc_r+0xfc>
 8003710:	f000 f868 	bl	80037e4 <__malloc_lock>
 8003714:	f8d8 3000 	ldr.w	r3, [r8]
 8003718:	461c      	mov	r4, r3
 800371a:	bb5c      	cbnz	r4, 8003774 <_malloc_r+0x90>
 800371c:	4629      	mov	r1, r5
 800371e:	4638      	mov	r0, r7
 8003720:	f7ff ffc0 	bl	80036a4 <sbrk_aligned>
 8003724:	1c43      	adds	r3, r0, #1
 8003726:	4604      	mov	r4, r0
 8003728:	d155      	bne.n	80037d6 <_malloc_r+0xf2>
 800372a:	f8d8 4000 	ldr.w	r4, [r8]
 800372e:	4626      	mov	r6, r4
 8003730:	2e00      	cmp	r6, #0
 8003732:	d145      	bne.n	80037c0 <_malloc_r+0xdc>
 8003734:	2c00      	cmp	r4, #0
 8003736:	d048      	beq.n	80037ca <_malloc_r+0xe6>
 8003738:	6823      	ldr	r3, [r4, #0]
 800373a:	4631      	mov	r1, r6
 800373c:	4638      	mov	r0, r7
 800373e:	eb04 0903 	add.w	r9, r4, r3
 8003742:	f000 f9c1 	bl	8003ac8 <_sbrk_r>
 8003746:	4581      	cmp	r9, r0
 8003748:	d13f      	bne.n	80037ca <_malloc_r+0xe6>
 800374a:	6821      	ldr	r1, [r4, #0]
 800374c:	1a6d      	subs	r5, r5, r1
 800374e:	4629      	mov	r1, r5
 8003750:	4638      	mov	r0, r7
 8003752:	f7ff ffa7 	bl	80036a4 <sbrk_aligned>
 8003756:	3001      	adds	r0, #1
 8003758:	d037      	beq.n	80037ca <_malloc_r+0xe6>
 800375a:	6823      	ldr	r3, [r4, #0]
 800375c:	442b      	add	r3, r5
 800375e:	6023      	str	r3, [r4, #0]
 8003760:	f8d8 3000 	ldr.w	r3, [r8]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d038      	beq.n	80037da <_malloc_r+0xf6>
 8003768:	685a      	ldr	r2, [r3, #4]
 800376a:	42a2      	cmp	r2, r4
 800376c:	d12b      	bne.n	80037c6 <_malloc_r+0xe2>
 800376e:	2200      	movs	r2, #0
 8003770:	605a      	str	r2, [r3, #4]
 8003772:	e00f      	b.n	8003794 <_malloc_r+0xb0>
 8003774:	6822      	ldr	r2, [r4, #0]
 8003776:	1b52      	subs	r2, r2, r5
 8003778:	d41f      	bmi.n	80037ba <_malloc_r+0xd6>
 800377a:	2a0b      	cmp	r2, #11
 800377c:	d917      	bls.n	80037ae <_malloc_r+0xca>
 800377e:	1961      	adds	r1, r4, r5
 8003780:	42a3      	cmp	r3, r4
 8003782:	6025      	str	r5, [r4, #0]
 8003784:	bf18      	it	ne
 8003786:	6059      	strne	r1, [r3, #4]
 8003788:	6863      	ldr	r3, [r4, #4]
 800378a:	bf08      	it	eq
 800378c:	f8c8 1000 	streq.w	r1, [r8]
 8003790:	5162      	str	r2, [r4, r5]
 8003792:	604b      	str	r3, [r1, #4]
 8003794:	4638      	mov	r0, r7
 8003796:	f104 060b 	add.w	r6, r4, #11
 800379a:	f000 f829 	bl	80037f0 <__malloc_unlock>
 800379e:	f026 0607 	bic.w	r6, r6, #7
 80037a2:	1d23      	adds	r3, r4, #4
 80037a4:	1af2      	subs	r2, r6, r3
 80037a6:	d0ae      	beq.n	8003706 <_malloc_r+0x22>
 80037a8:	1b9b      	subs	r3, r3, r6
 80037aa:	50a3      	str	r3, [r4, r2]
 80037ac:	e7ab      	b.n	8003706 <_malloc_r+0x22>
 80037ae:	42a3      	cmp	r3, r4
 80037b0:	6862      	ldr	r2, [r4, #4]
 80037b2:	d1dd      	bne.n	8003770 <_malloc_r+0x8c>
 80037b4:	f8c8 2000 	str.w	r2, [r8]
 80037b8:	e7ec      	b.n	8003794 <_malloc_r+0xb0>
 80037ba:	4623      	mov	r3, r4
 80037bc:	6864      	ldr	r4, [r4, #4]
 80037be:	e7ac      	b.n	800371a <_malloc_r+0x36>
 80037c0:	4634      	mov	r4, r6
 80037c2:	6876      	ldr	r6, [r6, #4]
 80037c4:	e7b4      	b.n	8003730 <_malloc_r+0x4c>
 80037c6:	4613      	mov	r3, r2
 80037c8:	e7cc      	b.n	8003764 <_malloc_r+0x80>
 80037ca:	230c      	movs	r3, #12
 80037cc:	603b      	str	r3, [r7, #0]
 80037ce:	4638      	mov	r0, r7
 80037d0:	f000 f80e 	bl	80037f0 <__malloc_unlock>
 80037d4:	e797      	b.n	8003706 <_malloc_r+0x22>
 80037d6:	6025      	str	r5, [r4, #0]
 80037d8:	e7dc      	b.n	8003794 <_malloc_r+0xb0>
 80037da:	605b      	str	r3, [r3, #4]
 80037dc:	deff      	udf	#255	; 0xff
 80037de:	bf00      	nop
 80037e0:	200002e0 	.word	0x200002e0

080037e4 <__malloc_lock>:
 80037e4:	4801      	ldr	r0, [pc, #4]	; (80037ec <__malloc_lock+0x8>)
 80037e6:	f7ff bf00 	b.w	80035ea <__retarget_lock_acquire_recursive>
 80037ea:	bf00      	nop
 80037ec:	200002dc 	.word	0x200002dc

080037f0 <__malloc_unlock>:
 80037f0:	4801      	ldr	r0, [pc, #4]	; (80037f8 <__malloc_unlock+0x8>)
 80037f2:	f7ff befb 	b.w	80035ec <__retarget_lock_release_recursive>
 80037f6:	bf00      	nop
 80037f8:	200002dc 	.word	0x200002dc

080037fc <__sflush_r>:
 80037fc:	898a      	ldrh	r2, [r1, #12]
 80037fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003802:	4605      	mov	r5, r0
 8003804:	0710      	lsls	r0, r2, #28
 8003806:	460c      	mov	r4, r1
 8003808:	d458      	bmi.n	80038bc <__sflush_r+0xc0>
 800380a:	684b      	ldr	r3, [r1, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	dc05      	bgt.n	800381c <__sflush_r+0x20>
 8003810:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003812:	2b00      	cmp	r3, #0
 8003814:	dc02      	bgt.n	800381c <__sflush_r+0x20>
 8003816:	2000      	movs	r0, #0
 8003818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800381c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800381e:	2e00      	cmp	r6, #0
 8003820:	d0f9      	beq.n	8003816 <__sflush_r+0x1a>
 8003822:	2300      	movs	r3, #0
 8003824:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003828:	682f      	ldr	r7, [r5, #0]
 800382a:	6a21      	ldr	r1, [r4, #32]
 800382c:	602b      	str	r3, [r5, #0]
 800382e:	d032      	beq.n	8003896 <__sflush_r+0x9a>
 8003830:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003832:	89a3      	ldrh	r3, [r4, #12]
 8003834:	075a      	lsls	r2, r3, #29
 8003836:	d505      	bpl.n	8003844 <__sflush_r+0x48>
 8003838:	6863      	ldr	r3, [r4, #4]
 800383a:	1ac0      	subs	r0, r0, r3
 800383c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800383e:	b10b      	cbz	r3, 8003844 <__sflush_r+0x48>
 8003840:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003842:	1ac0      	subs	r0, r0, r3
 8003844:	2300      	movs	r3, #0
 8003846:	4602      	mov	r2, r0
 8003848:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800384a:	6a21      	ldr	r1, [r4, #32]
 800384c:	4628      	mov	r0, r5
 800384e:	47b0      	blx	r6
 8003850:	1c43      	adds	r3, r0, #1
 8003852:	89a3      	ldrh	r3, [r4, #12]
 8003854:	d106      	bne.n	8003864 <__sflush_r+0x68>
 8003856:	6829      	ldr	r1, [r5, #0]
 8003858:	291d      	cmp	r1, #29
 800385a:	d82b      	bhi.n	80038b4 <__sflush_r+0xb8>
 800385c:	4a29      	ldr	r2, [pc, #164]	; (8003904 <__sflush_r+0x108>)
 800385e:	410a      	asrs	r2, r1
 8003860:	07d6      	lsls	r6, r2, #31
 8003862:	d427      	bmi.n	80038b4 <__sflush_r+0xb8>
 8003864:	2200      	movs	r2, #0
 8003866:	6062      	str	r2, [r4, #4]
 8003868:	04d9      	lsls	r1, r3, #19
 800386a:	6922      	ldr	r2, [r4, #16]
 800386c:	6022      	str	r2, [r4, #0]
 800386e:	d504      	bpl.n	800387a <__sflush_r+0x7e>
 8003870:	1c42      	adds	r2, r0, #1
 8003872:	d101      	bne.n	8003878 <__sflush_r+0x7c>
 8003874:	682b      	ldr	r3, [r5, #0]
 8003876:	b903      	cbnz	r3, 800387a <__sflush_r+0x7e>
 8003878:	6560      	str	r0, [r4, #84]	; 0x54
 800387a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800387c:	602f      	str	r7, [r5, #0]
 800387e:	2900      	cmp	r1, #0
 8003880:	d0c9      	beq.n	8003816 <__sflush_r+0x1a>
 8003882:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003886:	4299      	cmp	r1, r3
 8003888:	d002      	beq.n	8003890 <__sflush_r+0x94>
 800388a:	4628      	mov	r0, r5
 800388c:	f7ff febe 	bl	800360c <_free_r>
 8003890:	2000      	movs	r0, #0
 8003892:	6360      	str	r0, [r4, #52]	; 0x34
 8003894:	e7c0      	b.n	8003818 <__sflush_r+0x1c>
 8003896:	2301      	movs	r3, #1
 8003898:	4628      	mov	r0, r5
 800389a:	47b0      	blx	r6
 800389c:	1c41      	adds	r1, r0, #1
 800389e:	d1c8      	bne.n	8003832 <__sflush_r+0x36>
 80038a0:	682b      	ldr	r3, [r5, #0]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d0c5      	beq.n	8003832 <__sflush_r+0x36>
 80038a6:	2b1d      	cmp	r3, #29
 80038a8:	d001      	beq.n	80038ae <__sflush_r+0xb2>
 80038aa:	2b16      	cmp	r3, #22
 80038ac:	d101      	bne.n	80038b2 <__sflush_r+0xb6>
 80038ae:	602f      	str	r7, [r5, #0]
 80038b0:	e7b1      	b.n	8003816 <__sflush_r+0x1a>
 80038b2:	89a3      	ldrh	r3, [r4, #12]
 80038b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038b8:	81a3      	strh	r3, [r4, #12]
 80038ba:	e7ad      	b.n	8003818 <__sflush_r+0x1c>
 80038bc:	690f      	ldr	r7, [r1, #16]
 80038be:	2f00      	cmp	r7, #0
 80038c0:	d0a9      	beq.n	8003816 <__sflush_r+0x1a>
 80038c2:	0793      	lsls	r3, r2, #30
 80038c4:	680e      	ldr	r6, [r1, #0]
 80038c6:	bf08      	it	eq
 80038c8:	694b      	ldreq	r3, [r1, #20]
 80038ca:	600f      	str	r7, [r1, #0]
 80038cc:	bf18      	it	ne
 80038ce:	2300      	movne	r3, #0
 80038d0:	eba6 0807 	sub.w	r8, r6, r7
 80038d4:	608b      	str	r3, [r1, #8]
 80038d6:	f1b8 0f00 	cmp.w	r8, #0
 80038da:	dd9c      	ble.n	8003816 <__sflush_r+0x1a>
 80038dc:	6a21      	ldr	r1, [r4, #32]
 80038de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80038e0:	4643      	mov	r3, r8
 80038e2:	463a      	mov	r2, r7
 80038e4:	4628      	mov	r0, r5
 80038e6:	47b0      	blx	r6
 80038e8:	2800      	cmp	r0, #0
 80038ea:	dc06      	bgt.n	80038fa <__sflush_r+0xfe>
 80038ec:	89a3      	ldrh	r3, [r4, #12]
 80038ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038f2:	81a3      	strh	r3, [r4, #12]
 80038f4:	f04f 30ff 	mov.w	r0, #4294967295
 80038f8:	e78e      	b.n	8003818 <__sflush_r+0x1c>
 80038fa:	4407      	add	r7, r0
 80038fc:	eba8 0800 	sub.w	r8, r8, r0
 8003900:	e7e9      	b.n	80038d6 <__sflush_r+0xda>
 8003902:	bf00      	nop
 8003904:	dfbffffe 	.word	0xdfbffffe

08003908 <_fflush_r>:
 8003908:	b538      	push	{r3, r4, r5, lr}
 800390a:	690b      	ldr	r3, [r1, #16]
 800390c:	4605      	mov	r5, r0
 800390e:	460c      	mov	r4, r1
 8003910:	b913      	cbnz	r3, 8003918 <_fflush_r+0x10>
 8003912:	2500      	movs	r5, #0
 8003914:	4628      	mov	r0, r5
 8003916:	bd38      	pop	{r3, r4, r5, pc}
 8003918:	b118      	cbz	r0, 8003922 <_fflush_r+0x1a>
 800391a:	6a03      	ldr	r3, [r0, #32]
 800391c:	b90b      	cbnz	r3, 8003922 <_fflush_r+0x1a>
 800391e:	f7ff fc79 	bl	8003214 <__sinit>
 8003922:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d0f3      	beq.n	8003912 <_fflush_r+0xa>
 800392a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800392c:	07d0      	lsls	r0, r2, #31
 800392e:	d404      	bmi.n	800393a <_fflush_r+0x32>
 8003930:	0599      	lsls	r1, r3, #22
 8003932:	d402      	bmi.n	800393a <_fflush_r+0x32>
 8003934:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003936:	f7ff fe58 	bl	80035ea <__retarget_lock_acquire_recursive>
 800393a:	4628      	mov	r0, r5
 800393c:	4621      	mov	r1, r4
 800393e:	f7ff ff5d 	bl	80037fc <__sflush_r>
 8003942:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003944:	07da      	lsls	r2, r3, #31
 8003946:	4605      	mov	r5, r0
 8003948:	d4e4      	bmi.n	8003914 <_fflush_r+0xc>
 800394a:	89a3      	ldrh	r3, [r4, #12]
 800394c:	059b      	lsls	r3, r3, #22
 800394e:	d4e1      	bmi.n	8003914 <_fflush_r+0xc>
 8003950:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003952:	f7ff fe4b 	bl	80035ec <__retarget_lock_release_recursive>
 8003956:	e7dd      	b.n	8003914 <_fflush_r+0xc>

08003958 <__swhatbuf_r>:
 8003958:	b570      	push	{r4, r5, r6, lr}
 800395a:	460c      	mov	r4, r1
 800395c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003960:	2900      	cmp	r1, #0
 8003962:	b096      	sub	sp, #88	; 0x58
 8003964:	4615      	mov	r5, r2
 8003966:	461e      	mov	r6, r3
 8003968:	da0d      	bge.n	8003986 <__swhatbuf_r+0x2e>
 800396a:	89a3      	ldrh	r3, [r4, #12]
 800396c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003970:	f04f 0100 	mov.w	r1, #0
 8003974:	bf0c      	ite	eq
 8003976:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800397a:	2340      	movne	r3, #64	; 0x40
 800397c:	2000      	movs	r0, #0
 800397e:	6031      	str	r1, [r6, #0]
 8003980:	602b      	str	r3, [r5, #0]
 8003982:	b016      	add	sp, #88	; 0x58
 8003984:	bd70      	pop	{r4, r5, r6, pc}
 8003986:	466a      	mov	r2, sp
 8003988:	f000 f87c 	bl	8003a84 <_fstat_r>
 800398c:	2800      	cmp	r0, #0
 800398e:	dbec      	blt.n	800396a <__swhatbuf_r+0x12>
 8003990:	9901      	ldr	r1, [sp, #4]
 8003992:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003996:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800399a:	4259      	negs	r1, r3
 800399c:	4159      	adcs	r1, r3
 800399e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039a2:	e7eb      	b.n	800397c <__swhatbuf_r+0x24>

080039a4 <__smakebuf_r>:
 80039a4:	898b      	ldrh	r3, [r1, #12]
 80039a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80039a8:	079d      	lsls	r5, r3, #30
 80039aa:	4606      	mov	r6, r0
 80039ac:	460c      	mov	r4, r1
 80039ae:	d507      	bpl.n	80039c0 <__smakebuf_r+0x1c>
 80039b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80039b4:	6023      	str	r3, [r4, #0]
 80039b6:	6123      	str	r3, [r4, #16]
 80039b8:	2301      	movs	r3, #1
 80039ba:	6163      	str	r3, [r4, #20]
 80039bc:	b002      	add	sp, #8
 80039be:	bd70      	pop	{r4, r5, r6, pc}
 80039c0:	ab01      	add	r3, sp, #4
 80039c2:	466a      	mov	r2, sp
 80039c4:	f7ff ffc8 	bl	8003958 <__swhatbuf_r>
 80039c8:	9900      	ldr	r1, [sp, #0]
 80039ca:	4605      	mov	r5, r0
 80039cc:	4630      	mov	r0, r6
 80039ce:	f7ff fe89 	bl	80036e4 <_malloc_r>
 80039d2:	b948      	cbnz	r0, 80039e8 <__smakebuf_r+0x44>
 80039d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039d8:	059a      	lsls	r2, r3, #22
 80039da:	d4ef      	bmi.n	80039bc <__smakebuf_r+0x18>
 80039dc:	f023 0303 	bic.w	r3, r3, #3
 80039e0:	f043 0302 	orr.w	r3, r3, #2
 80039e4:	81a3      	strh	r3, [r4, #12]
 80039e6:	e7e3      	b.n	80039b0 <__smakebuf_r+0xc>
 80039e8:	89a3      	ldrh	r3, [r4, #12]
 80039ea:	6020      	str	r0, [r4, #0]
 80039ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039f0:	81a3      	strh	r3, [r4, #12]
 80039f2:	9b00      	ldr	r3, [sp, #0]
 80039f4:	6163      	str	r3, [r4, #20]
 80039f6:	9b01      	ldr	r3, [sp, #4]
 80039f8:	6120      	str	r0, [r4, #16]
 80039fa:	b15b      	cbz	r3, 8003a14 <__smakebuf_r+0x70>
 80039fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a00:	4630      	mov	r0, r6
 8003a02:	f000 f851 	bl	8003aa8 <_isatty_r>
 8003a06:	b128      	cbz	r0, 8003a14 <__smakebuf_r+0x70>
 8003a08:	89a3      	ldrh	r3, [r4, #12]
 8003a0a:	f023 0303 	bic.w	r3, r3, #3
 8003a0e:	f043 0301 	orr.w	r3, r3, #1
 8003a12:	81a3      	strh	r3, [r4, #12]
 8003a14:	89a3      	ldrh	r3, [r4, #12]
 8003a16:	431d      	orrs	r5, r3
 8003a18:	81a5      	strh	r5, [r4, #12]
 8003a1a:	e7cf      	b.n	80039bc <__smakebuf_r+0x18>

08003a1c <_putc_r>:
 8003a1c:	b570      	push	{r4, r5, r6, lr}
 8003a1e:	460d      	mov	r5, r1
 8003a20:	4614      	mov	r4, r2
 8003a22:	4606      	mov	r6, r0
 8003a24:	b118      	cbz	r0, 8003a2e <_putc_r+0x12>
 8003a26:	6a03      	ldr	r3, [r0, #32]
 8003a28:	b90b      	cbnz	r3, 8003a2e <_putc_r+0x12>
 8003a2a:	f7ff fbf3 	bl	8003214 <__sinit>
 8003a2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a30:	07d8      	lsls	r0, r3, #31
 8003a32:	d405      	bmi.n	8003a40 <_putc_r+0x24>
 8003a34:	89a3      	ldrh	r3, [r4, #12]
 8003a36:	0599      	lsls	r1, r3, #22
 8003a38:	d402      	bmi.n	8003a40 <_putc_r+0x24>
 8003a3a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a3c:	f7ff fdd5 	bl	80035ea <__retarget_lock_acquire_recursive>
 8003a40:	68a3      	ldr	r3, [r4, #8]
 8003a42:	3b01      	subs	r3, #1
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	60a3      	str	r3, [r4, #8]
 8003a48:	da05      	bge.n	8003a56 <_putc_r+0x3a>
 8003a4a:	69a2      	ldr	r2, [r4, #24]
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	db12      	blt.n	8003a76 <_putc_r+0x5a>
 8003a50:	b2eb      	uxtb	r3, r5
 8003a52:	2b0a      	cmp	r3, #10
 8003a54:	d00f      	beq.n	8003a76 <_putc_r+0x5a>
 8003a56:	6823      	ldr	r3, [r4, #0]
 8003a58:	1c5a      	adds	r2, r3, #1
 8003a5a:	6022      	str	r2, [r4, #0]
 8003a5c:	701d      	strb	r5, [r3, #0]
 8003a5e:	b2ed      	uxtb	r5, r5
 8003a60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a62:	07da      	lsls	r2, r3, #31
 8003a64:	d405      	bmi.n	8003a72 <_putc_r+0x56>
 8003a66:	89a3      	ldrh	r3, [r4, #12]
 8003a68:	059b      	lsls	r3, r3, #22
 8003a6a:	d402      	bmi.n	8003a72 <_putc_r+0x56>
 8003a6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a6e:	f7ff fdbd 	bl	80035ec <__retarget_lock_release_recursive>
 8003a72:	4628      	mov	r0, r5
 8003a74:	bd70      	pop	{r4, r5, r6, pc}
 8003a76:	4629      	mov	r1, r5
 8003a78:	4622      	mov	r2, r4
 8003a7a:	4630      	mov	r0, r6
 8003a7c:	f7ff fca7 	bl	80033ce <__swbuf_r>
 8003a80:	4605      	mov	r5, r0
 8003a82:	e7ed      	b.n	8003a60 <_putc_r+0x44>

08003a84 <_fstat_r>:
 8003a84:	b538      	push	{r3, r4, r5, lr}
 8003a86:	4d07      	ldr	r5, [pc, #28]	; (8003aa4 <_fstat_r+0x20>)
 8003a88:	2300      	movs	r3, #0
 8003a8a:	4604      	mov	r4, r0
 8003a8c:	4608      	mov	r0, r1
 8003a8e:	4611      	mov	r1, r2
 8003a90:	602b      	str	r3, [r5, #0]
 8003a92:	f7fd f984 	bl	8000d9e <_fstat>
 8003a96:	1c43      	adds	r3, r0, #1
 8003a98:	d102      	bne.n	8003aa0 <_fstat_r+0x1c>
 8003a9a:	682b      	ldr	r3, [r5, #0]
 8003a9c:	b103      	cbz	r3, 8003aa0 <_fstat_r+0x1c>
 8003a9e:	6023      	str	r3, [r4, #0]
 8003aa0:	bd38      	pop	{r3, r4, r5, pc}
 8003aa2:	bf00      	nop
 8003aa4:	200002d8 	.word	0x200002d8

08003aa8 <_isatty_r>:
 8003aa8:	b538      	push	{r3, r4, r5, lr}
 8003aaa:	4d06      	ldr	r5, [pc, #24]	; (8003ac4 <_isatty_r+0x1c>)
 8003aac:	2300      	movs	r3, #0
 8003aae:	4604      	mov	r4, r0
 8003ab0:	4608      	mov	r0, r1
 8003ab2:	602b      	str	r3, [r5, #0]
 8003ab4:	f7fd f983 	bl	8000dbe <_isatty>
 8003ab8:	1c43      	adds	r3, r0, #1
 8003aba:	d102      	bne.n	8003ac2 <_isatty_r+0x1a>
 8003abc:	682b      	ldr	r3, [r5, #0]
 8003abe:	b103      	cbz	r3, 8003ac2 <_isatty_r+0x1a>
 8003ac0:	6023      	str	r3, [r4, #0]
 8003ac2:	bd38      	pop	{r3, r4, r5, pc}
 8003ac4:	200002d8 	.word	0x200002d8

08003ac8 <_sbrk_r>:
 8003ac8:	b538      	push	{r3, r4, r5, lr}
 8003aca:	4d06      	ldr	r5, [pc, #24]	; (8003ae4 <_sbrk_r+0x1c>)
 8003acc:	2300      	movs	r3, #0
 8003ace:	4604      	mov	r4, r0
 8003ad0:	4608      	mov	r0, r1
 8003ad2:	602b      	str	r3, [r5, #0]
 8003ad4:	f7fd f98c 	bl	8000df0 <_sbrk>
 8003ad8:	1c43      	adds	r3, r0, #1
 8003ada:	d102      	bne.n	8003ae2 <_sbrk_r+0x1a>
 8003adc:	682b      	ldr	r3, [r5, #0]
 8003ade:	b103      	cbz	r3, 8003ae2 <_sbrk_r+0x1a>
 8003ae0:	6023      	str	r3, [r4, #0]
 8003ae2:	bd38      	pop	{r3, r4, r5, pc}
 8003ae4:	200002d8 	.word	0x200002d8

08003ae8 <_init>:
 8003ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aea:	bf00      	nop
 8003aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aee:	bc08      	pop	{r3}
 8003af0:	469e      	mov	lr, r3
 8003af2:	4770      	bx	lr

08003af4 <_fini>:
 8003af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003af6:	bf00      	nop
 8003af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003afa:	bc08      	pop	{r3}
 8003afc:	469e      	mov	lr, r3
 8003afe:	4770      	bx	lr
