{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628974857779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628974857783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 14 14:00:57 2021 " "Processing started: Sat Aug 14 14:00:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628974857783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974857783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPRO_System -c FPRO_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPRO_System -c FPRO_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974857787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628974858591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628974858591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/fpro.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/fpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro " "Found entity 1: fpro" {  } { { "fpro/synthesis/fpro.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fpro/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fpro/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_irq_mapper " "Found entity 1: fpro_irq_mapper" {  } { { "fpro/synthesis/submodules/fpro_irq_mapper.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0 " "Found entity 1: fpro_mm_interconnect_0" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: fpro_mm_interconnect_0_avalon_st_adapter_004" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_avalon_st_adapter " "Found entity 1: fpro_mm_interconnect_0_avalon_st_adapter" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "fpro/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "fpro/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fpro/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "fpro/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "fpro/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "fpro/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_rsp_mux " "Found entity 1: fpro_mm_interconnect_0_rsp_mux" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "fpro/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868303 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "fpro/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_rsp_demux " "Found entity 1: fpro_mm_interconnect_0_rsp_demux" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_cmd_mux " "Found entity 1: fpro_mm_interconnect_0_cmd_mux" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_cmd_demux " "Found entity 1: fpro_mm_interconnect_0_cmd_demux" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868329 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868329 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868329 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868329 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628974868332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "fpro/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "fpro/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628974868340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "fpro/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "fpro/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "fpro/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpro_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628974868352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpro_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628974868352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_router_006_default_decode " "Found entity 1: fpro_mm_interconnect_0_router_006_default_decode" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868356 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_mm_interconnect_0_router_006 " "Found entity 2: fpro_mm_interconnect_0_router_006" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpro_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628974868356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpro_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628974868356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_router_002_default_decode " "Found entity 1: fpro_mm_interconnect_0_router_002_default_decode" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868360 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_mm_interconnect_0_router_002 " "Found entity 2: fpro_mm_interconnect_0_router_002" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpro_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628974868360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpro_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628974868364 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 fpro_mm_interconnect_0_router.sv(233) " "Verilog HDL Expression warning at fpro_mm_interconnect_0_router.sv(233): truncated literal to match 32 bits" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 233 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1628974868364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_router_default_decode " "Found entity 1: fpro_mm_interconnect_0_router_default_decode" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868364 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_mm_interconnect_0_router " "Found entity 2: fpro_mm_interconnect_0_router" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fpro/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "fpro/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "fpro/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fpro/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fpro/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_sysid_qsys_0 " "Found entity 1: fpro_sysid_qsys_0" {  } { { "fpro/synthesis/submodules/fpro_sysid_qsys_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file fpro/synthesis/submodules/fpro_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_sdram_pll_dffpipe_l2c " "Found entity 1: fpro_sdram_pll_dffpipe_l2c" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868400 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_sdram_pll_stdsync_sv6 " "Found entity 2: fpro_sdram_pll_stdsync_sv6" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868400 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpro_sdram_pll_altpll_vg92 " "Found entity 3: fpro_sdram_pll_altpll_vg92" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868400 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpro_sdram_pll " "Found entity 4: fpro_sdram_pll" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/fpro_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_sdram_input_efifo_module " "Found entity 1: fpro_sdram_input_efifo_module" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868406 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_sdram " "Found entity 2: fpro_sdram" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_onchip_memory2_0 " "Found entity 1: fpro_onchip_memory2_0" {  } { { "fpro/synthesis/submodules/fpro_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0 " "Found entity 1: fpro_nios2_gen2_0" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: fpro_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: fpro_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpro_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: fpro_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpro_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: fpro_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpro_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: fpro_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpro_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: fpro_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpro_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: fpro_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpro_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: fpro_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpro_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: fpro_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpro_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: fpro_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpro_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: fpro_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpro_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: fpro_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpro_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: fpro_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpro_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: fpro_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpro_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: fpro_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpro_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: fpro_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpro_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: fpro_nios2_gen2_0_cpu_nios2_oci" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpro_nios2_gen2_0_cpu " "Found entity 21: fpro_nios2_gen2_0_cpu" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: fpro_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: fpro_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: fpro_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_test_bench " "Found entity 1: fpro_nios2_gen2_0_cpu_test_bench" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/avalon_to_fpro_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/avalon_to_fpro_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_to_fpro_bridge " "Found entity 1: avalon_to_fpro_bridge" {  } { { "fpro/synthesis/submodules/avalon_to_fpro_bridge.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/avalon_to_fpro_bridge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_gpo.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_gpo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_gpo " "Found entity 1: chu_gpo" {  } { { "chu_gpo.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_gpo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_timer " "Found entity 1: chu_timer" {  } { { "chu_timer.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_mmio_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_mmio_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_mmio_controller " "Found entity 1: chu_mmio_controller" {  } { { "chu_mmio_controller.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_mmio_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_gpi.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_gpi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_gpi " "Found entity 1: chu_gpi" {  } { { "chu_gpi.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_gpi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmio_sys_vanilla.sv 1 1 " "Found 1 design units, including 1 entities, in source file mmio_sys_vanilla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mmio_sys_vanilla " "Found entity 1: mmio_sys_vanilla" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file baud_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_gen " "Found entity 1: baud_gen" {  } { { "baud_gen.sv" "" { Text "C:/Users/augh/Documents/FPRO/baud_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifocontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifocontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifoController " "Found entity 1: fifoController" {  } { { "fifoController.sv" "" { Text "C:/Users/augh/Documents/FPRO/fifoController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/augh/Documents/FPRO/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.sv" "" { Text "C:/Users/augh/Documents/FPRO/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_uart " "Found entity 1: chu_uart" {  } { { "chu_uart.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_to_fpro_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_to_fpro_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_to_fpro_bridge " "Found entity 1: avalon_to_fpro_bridge" {  } { { "avalon_to_fpro_bridge.sv" "" { Text "C:/Users/augh/Documents/FPRO/avalon_to_fpro_bridge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcs_top_vanilla.sv 1 1 " "Found 1 design units, including 1 entities, in source file mcs_top_vanilla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcs_top_vanilla " "Found entity 1: mcs_top_vanilla" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628974868564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_done_tick uart.sv(42) " "Verilog HDL Implicit Net warning at uart.sv(42): created implicit net for \"wr_done_tick\"" {  } { { "uart.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628974868564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset mcs_top_vanilla.sv(44) " "Verilog HDL Implicit Net warning at mcs_top_vanilla.sv(44): created implicit net for \"reset\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628974868564 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fpro_sdram.v(318) " "Verilog HDL or VHDL warning at fpro_sdram.v(318): conditional expression evaluates to a constant" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1628974868576 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fpro_sdram.v(328) " "Verilog HDL or VHDL warning at fpro_sdram.v(328): conditional expression evaluates to a constant" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1628974868576 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fpro_sdram.v(338) " "Verilog HDL or VHDL warning at fpro_sdram.v(338): conditional expression evaluates to a constant" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1628974868576 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fpro_sdram.v(682) " "Verilog HDL or VHDL warning at fpro_sdram.v(682): conditional expression evaluates to a constant" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1628974868580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcs_top_vanilla " "Elaborating entity \"mcs_top_vanilla\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628974868770 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mcs_top_vanilla.sv(18) " "Output port \"HEX0\" at mcs_top_vanilla.sv(18) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628974868774 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mcs_top_vanilla.sv(19) " "Output port \"HEX1\" at mcs_top_vanilla.sv(19) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628974868774 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcs_top_vanilla.sv(20) " "Output port \"HEX2\" at mcs_top_vanilla.sv(20) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628974868774 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcs_top_vanilla.sv(21) " "Output port \"HEX3\" at mcs_top_vanilla.sv(21) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628974868774 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 mcs_top_vanilla.sv(22) " "Output port \"HEX4\" at mcs_top_vanilla.sv(22) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628974868774 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 mcs_top_vanilla.sv(23) " "Output port \"HEX5\" at mcs_top_vanilla.sv(23) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628974868774 "|mcs_top_vanilla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmio_sys_vanilla mmio_sys_vanilla:mmio_unit " "Elaborating entity \"mmio_sys_vanilla\" for hierarchy \"mmio_sys_vanilla:mmio_unit\"" {  } { { "mcs_top_vanilla.sv" "mmio_unit" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628974868800 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mmio_rd_data\[31\] mmio_rd_data\[31\] mmio_sys_vanilla.sv(50) " "Net \"mmio_rd_data\[31\]\" at mmio_sys_vanilla.sv(50) is already driven by input port \"mmio_rd_data\[31\]\", and cannot be driven by another signal" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 50 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mmio_rd_data\[31\] mmio_sys_vanilla.sv(16) " "\"mmio_rd_data\[31\]\" was declared at mmio_sys_vanilla.sv(16)" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mmio_rd_data\[30\] mmio_rd_data\[30\] mmio_sys_vanilla.sv(50) " "Net \"mmio_rd_data\[30\]\" at mmio_sys_vanilla.sv(50) is already driven by input port \"mmio_rd_data\[30\]\", and cannot be driven by another signal" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 50 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mmio_rd_data\[30\] mmio_sys_vanilla.sv(16) " "\"mmio_rd_data\[30\]\" was declared at mmio_sys_vanilla.sv(16)" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mmio_rd_data\[29\] mmio_rd_data\[29\] mmio_sys_vanilla.sv(50) " "Net \"mmio_rd_data\[29\]\" at mmio_sys_vanilla.sv(50) is already driven by input port \"mmio_rd_data\[29\]\", and cannot be driven by another signal" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 50 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mmio_rd_data\[29\] mmio_sys_vanilla.sv(16) " "\"mmio_rd_data\[29\]\" was declared at mmio_sys_vanilla.sv(16)" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mmio_rd_data\[28\] mmio_rd_data\[28\] mmio_sys_vanilla.sv(50) " "Net \"mmio_rd_data\[28\]\" at mmio_sys_vanilla.sv(50) is already driven by input port \"mmio_rd_data\[28\]\", and cannot be driven by another signal" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 50 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mmio_rd_data\[28\] mmio_sys_vanilla.sv(16) " "\"mmio_rd_data\[28\]\" was declared at mmio_sys_vanilla.sv(16)" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mmio_rd_data\[27\] mmio_rd_data\[27\] mmio_sys_vanilla.sv(50) " "Net \"mmio_rd_data\[27\]\" at mmio_sys_vanilla.sv(50) is already driven by input port \"mmio_rd_data\[27\]\", and cannot be driven by another signal" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 50 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mmio_rd_data\[27\] mmio_sys_vanilla.sv(16) " "\"mmio_rd_data\[27\]\" was declared at mmio_sys_vanilla.sv(16)" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mmio_rd_data\[26\] mmio_rd_data\[26\] mmio_sys_vanilla.sv(50) " "Net \"mmio_rd_data\[26\]\" at mmio_sys_vanilla.sv(50) is already driven by input port \"mmio_rd_data\[26\]\", and cannot be driven by another signal" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 50 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mmio_rd_data\[26\] mmio_sys_vanilla.sv(16) " "\"mmio_rd_data\[26\]\" was declared at mmio_sys_vanilla.sv(16)" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mmio_rd_data\[25\] mmio_rd_data\[25\] mmio_sys_vanilla.sv(50) " "Net \"mmio_rd_data\[25\]\" at mmio_sys_vanilla.sv(50) is already driven by input port \"mmio_rd_data\[25\]\", and cannot be driven by another signal" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 50 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mmio_rd_data\[25\] mmio_sys_vanilla.sv(16) " "\"mmio_rd_data\[25\]\" was declared at mmio_sys_vanilla.sv(16)" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mmio_rd_data\[24\] mmio_rd_data\[24\] mmio_sys_vanilla.sv(50) " "Net \"mmio_rd_data\[24\]\" at mmio_sys_vanilla.sv(50) is already driven by input port \"mmio_rd_data\[24\]\", and cannot be driven by another signal" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 50 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mmio_rd_data\[24\] mmio_sys_vanilla.sv(16) " "\"mmio_rd_data\[24\]\" was declared at mmio_sys_vanilla.sv(16)" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mmio_rd_data\[23\] mmio_rd_data\[23\] mmio_sys_vanilla.sv(50) " "Net \"mmio_rd_data\[23\]\" at mmio_sys_vanilla.sv(50) is already driven by input port \"mmio_rd_data\[23\]\", and cannot be driven by another signal" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 50 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mmio_rd_data\[23\] mmio_sys_vanilla.sv(16) " "\"mmio_rd_data\[23\]\" was declared at mmio_sys_vanilla.sv(16)" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 16 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mmio_rd_data\[22\] mmio_rd_data\[22\] mmio_sys_vanilla.sv(50) " "Net \"mmio_rd_data\[22\]\" at mmio_sys_vanilla.sv(50) is already driven by input port \"mmio_rd_data\[22\]\", and cannot be driven by another signal" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 50 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1628974868828 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mmio_sys_vanilla:mmio_unit " "Can't elaborate user hierarchy \"mmio_sys_vanilla:mmio_unit\"" {  } { { "mcs_top_vanilla.sv" "mmio_unit" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 65 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628974868832 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/augh/Documents/FPRO/output_files/FPRO_System.map.smsg " "Generated suppressed messages file C:/Users/augh/Documents/FPRO/output_files/FPRO_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974868912 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628974870256 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 14 14:01:10 2021 " "Processing ended: Sat Aug 14 14:01:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628974870256 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628974870256 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628974870256 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974870256 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628974870908 ""}
