Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Thu Dec 29 19:55:36 2022
| Host         : bnn.atrc.okstate.edu running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_methodology -file cw305_ml_top_methodology_drc_routed.rpt -pb cw305_ml_top_methodology_drc_routed.pb -rpx cw305_ml_top_methodology_drc_routed.rpx
| Design       : cw305_ml_top
| Device       : xc7a100tftg256-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 52
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| HPDR-1 | Warning  | Port pin direction inconsistency         | 8          |
| XDCH-2 | Warning  | Same min and max delay values on IO port | 44         |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[0]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#2 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[1]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#3 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[2]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#4 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[3]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#5 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[4] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[4]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#6 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[5] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[5]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#7 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[6] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[6]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#8 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[7] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[7]) connected to this Port, but both were not found.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'j16_sel' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 0.000 [get_ports j16_sel]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 66)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'k16_sel' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 0.000 [get_ports k16_sel]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 67)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'pushbutton' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks usb_clk] -add_delay 0.500 [get_ports pushbutton]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 68)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[0]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[10]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[11]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[12]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[13]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[14]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[15]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[16]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[17]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[18]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[19]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[1]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[20]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[2]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[3]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[4]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[5]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[6]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[7]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[8]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[9]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 59)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_cen' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_cen]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 62)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[0]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 60)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[1]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 60)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[2]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 60)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[3]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 60)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[4]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 60)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[5]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 60)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[6]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 60)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[7]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 60)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_rdn' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_rdn]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 63)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_trigger' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_trigger]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 61)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_wrn' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_wrn]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 64)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[0]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 73)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[1]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 73)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[2]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 73)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[3]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 73)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[4]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 73)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[5]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 73)
Related violations: <none>

XDCH-2#43 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[6]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 73)
Related violations: <none>

XDCH-2#44 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[7]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/chmoser/chipwhisperer-ML/hardware/victims/cw305_artixtarget/fpga/ml/cw305_ml/cw305_ml.srcs/constrs_1/imports/common/cw305_main.xdc (Line: 73)
Related violations: <none>


