\t (00:00:21) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:21)     Journal start - Sat Oct 14 20:46:16 2017
\t (00:00:21)         Host=DAXIONG-PC User=daxiong Pid=19384 CPUs=4
\t (00:00:21) 
\t (00:00:22) Opening existing design...
\d (00:00:23) Database opened: E:/嵌入式/git/PCB_SPEED/pcb/BBear_speed_sensor.brd
\t (00:00:23) Grids are drawn 1.6256, 1.6256 apart for enhanced viewability.
\i (00:00:23) trapsize 6127
\i (00:00:23) trapsize 5958
\i (00:00:23) trapsize 6157
\i (00:00:24) trapsize 6116
\i (00:00:24) trapsize 6116
\i (00:00:25) generaledit 
\i (00:00:29) open 
\i (00:00:38) fillin "E:\嵌入式\git\PCB_MCU\boardv6_0\BBear_balance_carv2_0.brd"
\i (00:00:38) cd "E:\嵌入式\git\PCB_MCU\boardv6_0"
\t (00:00:38) Opening existing design...
\t (00:00:38) Grids are drawn 1.6256, 1.6256 apart for enhanced viewability.
\i (00:00:38) trapsize 12850
\t (00:00:38)     Journal end - Sat Oct 14 20:46:34 2017
