<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 3.2 Final//EN" "http://www.w3.org/MarkUp/Wilbur/HTML32.dtd">
<html xmlns="http://www.w3.org/MarkUp/Wilbur/HTML32.dtd">
  <head>
    <meta http-equiv="Content-Type" content="text/html;charset=utf-8">
    <title>Table of Contents</title><META NAME="Approver" CONTENT="Technical Publications">
<META NAME="Approver" CONTENT="Technical Publications">
<META NAME="Author" CONTENT="Technical Publications">
<META NAME="CreateDate" CONTENT="2023-03-01">
<META NAME="CreateTime" CONTENT="1677669119">
<META NAME="DataType" CONTENT="Manuals">
<META NAME="Description" CONTENT="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards.">
<META NAME="DocTitle" CONTENT="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide">
<META NAME="DocType" CONTENT="User Guide">
<META NAME="FileTitle" CONTENT="Table of Contents">
<META NAME="FileType" CONTENT="TOC">
<META NAME="Keyword" CONTENT="ams_dms_simug">
<META NAME="Language" CONTENT="English">
<META NAME="ModifiedDate" CONTENT="2023-03-01">
<META NAME="ModifiedTime" CONTENT="1677669119">
<META NAME="NextFile" CONTENT="Product_and_Licensing_Information_for_Mixed-Signal_Designs.html">
<META NAME="Group" CONTENT="Mixed-Signal Simulation">
<META NAME="Platform" CONTENT="Functional Verification,">
<META NAME="PrevFile" CONTENT="titlecopy.html">
<META NAME="c_product" CONTENT="Xcelium,">
<META NAME="Product" CONTENT="Xcelium,">
<META NAME="ProductFamily" CONTENT="Xcelium,">
<META NAME="ProductVersion" CONTENT="22.09">
<META NAME="RightsManagement" CONTENT="Copyright 2023 Cadence Design Systems Inc.">
<META NAME="Title" CONTENT="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Table of Contents">
<META NAME="Version" CONTENT="22.09">
<META NAME="Renderer" CONTENT="WIKI">
<META NAME="SpaceKey" CONTENT="amssimug2209">
<META NAME="confluence-version" CONTENT="7.4.1">
<META NAME="ecms-plugin-version" CONTENT="04.10.026">

 <style>
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
   dd {
   display: block;
    }</style>

    <script type="text/javascript" src="styles/jquery.js"></script>
    <script type="text/javascript">
      $.noConflict();
      jQuery( document ).ready(function ( $ ) {

          $("div").find("h2>a:nth-child(2)").parent().addClass("demo expand");
          $("h2.demo").parent().before("<div class='showTree expand'></div>");

          $("h2.demo").nextUntil("h2.demo").toggleClass("expand");  
          $(".showTree").attr('title','Collapse All');

          $(".demo").click(function(){
            var h2 = this;
            $(h2).toggleClass("expand");
            $(h2).nextUntil("h2").toggleClass("hidden");        
            })  

          $(".showTree").click(function(){
            $(".showTree").toggleClass("expand");
            if($(".showTree").hasClass("expand")){
            $(this).attr('title','Collapse All');
            $("h2.demo").addClass("expand");
            $("h2.demo").nextUntil("h2.demo").removeClass("hidden");  
            }
            else{
            $(this).attr('title','Expand All');
            $("h2.demo").removeClass("expand");
            $("h2.demo").nextUntil("h2.demo").addClass("hidden");  

            }    
            });
      });

    </script>
<style>
  .showTree:before{content:'+';display: inline-block;margin:-5px -20px -15px 0px;font-size:16pt;font-weight:bold;color:green;background: #e8e8e8;
  width: 23px;
  height: 23px;
  text-align: center;
  border: 1px solid green;}
  .showTree.expand:before{content:'-';}

  .demo:before{background:#5896ff;margin-right: 10px;border-radius:50%;color:#fff;content:'\276f';font-size:8pt;display: inline-block;padding: 1px 0;
    text-align: center;
    height: 15px;
    width: 16px;}

  .demo ~ p {
    margin-left: 32px;
  }

  .showTree+div>h2:first-child {
     display: none;
   }
   .showTree.expand+div>h2:first-child { 
     display:block;
   }

  dd {
    margin-left: 60px;
  }

  @-moz-document url-prefix() {
    dd {
      /*margin-inline-start: 20px;*/
      text-indent: 45px;
      margin-left: 15;
    }
    dl > dd {
      text-indent: 0;
      margin-left: 60px;
    }
    /*dl {
      margin-inline-start: 40px;
    }*/
  }

  h2.demo.expand:before{
    -webkit-transform: rotate(90deg);
    -moz-transform: rotate(90deg);
    -o-transform: rotate(90deg);
    -ms-transform: rotate(90deg);
    transform: rotate(90deg);
    padding: 1px 1px;
    width: 15px;
  }
  h2.demo:before{
  }
  .hidden{
    display:none;
  }
  p, dl, dd {
    line-height: 1.25;
    margin-top: 7px;
    margin-bottom: 7px;
  }

  .docHeadr {  
    color: #666; 
    padding: 7px 0 10px 42px;
    background: url(./images/file2.png) no-repeat 10px 6px; 
    background-size: 25px 25px; 
  } 


  nav.blueHead ul { 
    padding: 0;
    margin: 0; 
  }   
  .docHeadr>img { 
    width: 90px; 
    float: right; 
    margin: 4px 15px; 
  }  
  nav.blueHead {background: #26abe4;} 
  nav.blueHead a{ color: #fff;text-decoration: none;padding: 5px 24px;}    
  nav.blueHead ul{ 
    padding: 0; 
    margin: 0; 
  }     
  nav.blueHead li{ 
    display: inline-block; 
    padding: 12px 5px;
    margin: 0 15px;  
  }  
  footer nav.blueHead li { 
    padding: 8px 5px; 
  } 
  .blueHead a.prev { 
    background: url(./images/arrows2.png) no-repeat 0px center;background-size: 24px 24px; 
  }
  .blueHead a.content{
    background: url(./images/document-content.png) no-repeat 0px center;background-size: 20px 20px; 
  }  

  .blueHead a.viewPrint{ 
    background: url(./images/printerV.png) no-repeat 0px center;background-size: 20px 20px; 
  } 

  .blueHead a.nextd{
  background: url(./images/arrows.png) no-repeat right center;background-size: 24px 24px; 
  } 

  footer a { 
  text-decoration: none;   
  color: #336699;    
  font-size: 10.5pt;
  }  
  footer>div {  
  font-size: 80%; 
  color: #666;  
  margin: 5px; 
  text-align: center; 
  border-top: 1px solid #eee;    
  } 
  footer nav {  
  margin: 20px;
}
footer a#prev, footer a#nex {                                                                                                
  color: #000;                                                                                                               
  background: url(./images/left-arrowB.png) no-repeat left center;                                                          
  background-size: 20px 20px;                                                                                                
  padding: 1px 25px;                                                                                                         
  opacity: 0.7;                                                                                                              
  font-size: 10.5pt;                                                                                                         
}                                                                                                                            

footer a#nex {                                                                                                               
  background: url(./images/right-arrowB.png) no-repeat right center;                                                        
  background-size: 20px 20px;                                                                                                
  float: right;                                                                                                              
  margin: 0;                                                                                                                 
}   
/*CSS to control display of header on smaller screen size*/
@media only screen and (max-width:780px) {
  .docHeadr {
    display: none;
  }
  img {
    max-width: 100%;
  }
  nav.blueHead li:first-child, nav.bluehead li:nth-child(3),ul a.content, ul a.viewPrint {
    position:absolute;
    top: 0px;
    right: 20px;
    width: 0;
    background-color: #26abe4 !important;
    width:20px;
    height:20px;
    padding: 3px;
    background-position: center center !important;
  }
  .blueHead a {
    font-size: 10.5pt;
    max-width: 100%;
    text-overflow: ellipsis;
    overflow: hidden;
    display: block;
    white-space: nowrap;
  }
  ul a.content, ul a.viewPrint { opacity: 0; }
  nav.blueHead li:first-child {
    background: url(./images/document-content.png) no-repeat 0px center;
    background-size: 20px 20px;
    right: 50px;
  }
  nav.bluehead li:nth-child(3) {
    background: url(./images/printerV.png) no-repeat 0px center;
    background-size: 20px 20px;
  }
  nav.blueHead { margin-top: 20px; }
  nav.blueHead li { margin: 0 !important; }
  nav.blueHead li:nth-child(2),nav.blueHead li:nth-child(4) { width: calc(50% - 10px); }
  nav.blueHead a.nextd {
    padding-left: 5px;
    box-sizing: border-box;
  }
  nav.blueHead li:nth-child(4) {
    text-align:right;
  }
}
/*CSS End*/
</style>

  </head>
  <body style="background-color: #FFFFFF;">
    <a name="pagetop"></a>
    <a name="firstpage"></a>
    <!-- Begin Buttons -->
    <header>                                                                                                                 
    <div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>                                 
    <nav class="blueHead">                                                                                                 
    <ul>                                                                                                                 
      <li><a class="content">Contents</a></li>                                                        
      <li><a href="titlecopy.html" class="prev" title="Titlecopy">titlecopy</a></li>                                                                                                       
      <li style="float: right;"><a href="ams_dms_simug.pdf" class="viewPrint">View/Print PDF</a></li>                               
      <li style="float: right;margin-right: 25px;"><a href="Product_and_Licensing_Information_for_Mixed-Signal_Designs.html" class="nextd" title="Next">Next</a></li>                                                                         

    </ul>                                                                                                                
    </nav>                                                                                                                 
    </header> 
    <!-- End Buttons -->
    <div style="margin-left:5%;">
    <p>
    <p>
      <h4>
        <center>
          <font >
            <div>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide</div>
            <font >
              <div>Product Version 22.09  September 2022</div>
            </font>
          </font>
        </center>
      </h4>
      <br>
    </p><h1>Contents</h1>
    <div>
      <h2><a href="Product_and_Licensing_Information_for_Mixed-Signal_Designs.html" title="Product and Licensing Information for Mixed-Signal Designs" name="99512">1
</a></h2>
      <h2> <a name=""></a><a href="Product_and_Licensing_Information_for_Mixed-Signal_Designs.html" title="Product and Licensing Information for Mixed-Signal Designs" name="853051">Product and Licensing Information for Mixed-Signal Designs</a></h2>
      <p> <a name=""></a><a href="Platform_Support.html" title="Platform Support" name="46284">Platform Support</a></p>
      <p> <a name=""></a><a href="License_Checkout_Order_for_Mixed-Signal_Designs.html" title="License Checkout Order for Mixed-Signal Designs" name="46284">License Checkout Order for Mixed-Signal Designs</a></p>
      <p> <a name=""></a><a href="License_Requirement_Report.html" title="License Requirement Report" name="46284">License Requirement Report</a></p>
      <p> <a name=""></a><a href="Feature-Specific_License_Checkout_Order.html" title="Feature-Specific License Checkout Order" name="46284">Feature-Specific License Checkout Order</a></p>
      <p> <a name=""></a><a href="Typographic_and_Syntax_Conventions.html" title="Typographic and Syntax Conventions" name="46284">Typographic and Syntax Conventions</a></p>
      <h2><a href="Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities.html" title="Spectre AMS Designer Simulator and Xcelium Simulator with Mixed-Signal Option Capabilities" name="99512">2
</a></h2>
      <h2> <a name=""></a><a href="Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities.html" title="Spectre AMS Designer Simulator and Xcelium Simulator with Mixed-Signal Option Capabilities" name="853051">Spectre AMS Designer Simulator and Xcelium Simulator with Mixed-Signal Option Capabilities</a></h2>
      <h2><a href="AMS_Designer_Simulator.html" title="AMS Designer Simulator" name="99512">3
</a></h2>
      <h2> <a name=""></a><a href="AMS_Designer_Simulator.html" title="AMS Designer Simulator" name="853051">AMS Designer Simulator</a></h2>
      <p> <a name=""></a><a href="Language_Support.html" title="Language Support" name="46284">Language Support</a></p>
      <p> <a name=""></a><a href="Versions_of_the_Spectre_AMS_Designer_Simulator.html" title="Versions of the Spectre AMS Designer Simulator" name="46284">Versions of the Spectre AMS Designer Simulator</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Versions_of_the_Spectre_AMS_Designer_Simulator.html#VersionsoftheSpectreAMSDesignerSimulator-SettingthePathVariabletoPointtothe64-BitVersion" title="Setting the Path Variable to Point to the 64-Bit Version" name="46288">Setting the Path Variable to Point to the 64-Bit Version</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Versions_of_the_Spectre_AMS_Designer_Simulator.html#VersionsoftheSpectreAMSDesignerSimulator-LibraryPathEnvironmentVariable" title="Library Path Environment Variable" name="46288">Library Path Environment Variable</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Running_the_AMS_Designer_Simulator.html" title="Running the AMS Designer Simulator" name="46284">Running the AMS Designer Simulator</a></p>
      <dd> <a name=""></a><a href="Single-step_Approach_to_Running_a_Simulator.html" title="Single-step Approach to Running a Simulator" name="46288">Single-step Approach to Running a Simulator</a></dd>
      <dd> <a name=""></a><a href="AMS_Designer_Flex_Mode.html" title="AMS Designer Flex Mode" name="46288">AMS Designer Flex Mode</a></dd>
      <p> <a name=""></a><a href="Analog_Solver_Information.html" title="Analog Solver Information" name="46284">Analog Solver Information</a></p>
      <p> <a name=""></a><a href="Analog_Solvers_Supported_by_AMS_Designer_Simulator.html" title="Analog Solvers Supported by AMS Designer Simulator" name="46284">Analog Solvers Supported by AMS Designer Simulator</a></p>
      <p> <a name=""></a><a href="Advanced_Analog_Solver_Features.html" title="Advanced Analog Solver Features" name="46284">Advanced Analog Solver Features</a></p>
      <p> <a name=""></a><a href="Compatible_Spectre_Version_Control_File.html" title="Compatible Spectre Version Control File" name="46284">Compatible Spectre Version Control File</a></p>
      <p> <a name=""></a><a href="The_spectre_compatible_version.xml_File_Location.html" title="The spectre_compatible_version.xml File Location" name="46284">The spectre_compatible_version.xml File Location</a></p>
      <h2><a href="Analog_Simulation_Control_File.html" title="Analog Simulation Control File" name="99512">4
</a></h2>
      <h2> <a name=""></a><a href="Analog_Simulation_Control_File.html" title="Analog Simulation Control File" name="853051">Analog Simulation Control File</a></h2>
      <p> <a name=""></a><a href="Switching_Languages_in_the_Analog_Simulation_Control_File.html" title="Switching Languages in the Analog Simulation Control File" name="46284">Switching Languages in the Analog Simulation Control File</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Switching_Languages_in_the_Analog_Simulation_Control_File.html#SwitchingLanguagesintheAnalogSimulationControlFile-UsingSpectrelookupRules" title="Using Spectre lookup Rules" name="46288">Using Spectre lookup Rules</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Spectre_Language_Statements_in_the_Analog_Simulation_Control_File.html" title="Spectre Language Statements in the Analog Simulation Control File" name="46284">Spectre Language Statements in the Analog Simulation Control File</a></p>
      <p> <a name=""></a><a href="Passing_the_Analog_Simulation_Control_File_to_xrun.html" title="Passing the Analog Simulation Control File to xrun" name="46284">Passing the Analog Simulation Control File to xrun</a></p>
      <p> <a name=""></a><a href="Passing_the_Analog_Simulation_Control_File_to_xmsim.html" title="Passing the Analog Simulation Control File to xmsim" name="46284">Passing the Analog Simulation Control File to xmsim</a></p>
      <h2><a href="Controls_for_the_Analog_Solvers.html" title="Controls for the Analog Solvers" name="99512">5
</a></h2>
      <h2> <a name=""></a><a href="Controls_for_the_Analog_Solvers.html" title="Controls for the Analog Solvers" name="853051">Controls for the Analog Solvers</a></h2>
      <p> <a name=""></a><a href="Spectre_AMS_Designer_Analysis_Support.html" title="Spectre AMS Designer Analysis Support" name="46284">Spectre AMS Designer Analysis Support</a></p>
      <p> <a name=""></a><a href="Immediate_Set_Options__options_.html" title="Immediate Set Options (options)" name="46284">Immediate Set Options (options)</a></p>
      <p> <a name=""></a><a href="AC_Analysis_Statement__ac_.html" title="AC Analysis Statement (ac)" name="46284">AC Analysis Statement (ac)</a></p>
      <p> <a name=""></a><a href="Noise_Analysis__noise_.html" title="Noise Analysis (noise)" name="46284">Noise Analysis (noise)</a></p>
      <p> <a name=""></a><a href="Transient_Analysis_Statement__tran_.html" title="Transient Analysis Statement (tran)" name="46284">Transient Analysis Statement (tran)</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Transient_Analysis_Statement__tran_.html#TransientAnalysisStatement(tran)-Parameters" title="Parameters" name="46288">Parameters</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Transient_Analysis_Statement__tran_.html#TransientAnalysisStatement(tran)-Examples" title="Examples" name="46288">Examples</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Monte_Carlo_Analysis.html" title="Monte Carlo Analysis" name="46284">Monte Carlo Analysis</a></p>
      <p> <a name=""></a><a href="EMIR_Analysis_in_Spectre_AMS_Designer.html" title="EMIR Analysis in Spectre AMS Designer" name="46284">EMIR Analysis in Spectre AMS Designer</a></p>
      <p> <a name=""></a><a href="Reliability_Analysis_in_Spectre_AMS_Designer.html" title="Reliability Analysis in Spectre AMS Designer" name="46284">Reliability Analysis in Spectre AMS Designer</a></p>
      <p> <a name=""></a><a href="Checklimit_Analysis_in_Spectre_AMS_Designer.html" title="Checklimit Analysis in Spectre AMS Designer" name="46284">Checklimit Analysis in Spectre AMS Designer</a></p>
      <p> <a name=""></a><a href="DC_Analysis_in_Spectre_AMS_Designer.html" title="DC Analysis in Spectre AMS Designer" name="46284">DC Analysis in Spectre AMS Designer</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="DC_Analysis_in_Spectre_AMS_Designer.html#DCAnalysisinSpectreAMSDesigner-fastdcOption" title="fastdc Option" name="46288">fastdc Option</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="DC_Analysis_in_Spectre_AMS_Designer.html#DCAnalysisinSpectreAMSDesigner-dcoptOption" title="dcopt Option" name="46288">dcopt Option</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Sweep_Analysis__sweep_.html" title="Sweep Analysis (sweep)" name="46284">Sweep Analysis (sweep)</a></p>
      <p> <a name=""></a><a href="Stability_Analysis__stb_.html" title="Stability Analysis (stb)" name="46284">Stability Analysis (stb)</a></p>
      <p> <a name=""></a><a href="Transfer_Function_Analysis__xf_.html" title="Transfer Function Analysis (xf)" name="46284">Transfer Function Analysis (xf)</a></p>
      <p> <a name=""></a><a href="Initial_Conditions__ic__Statement.html" title="Initial Conditions (ic) Statement" name="46284">Initial Conditions (ic) Statement</a></p>
      <p> <a name=""></a><a href="alter_Statement.html" title="alter Statement" name="46284">alter Statement</a></p>
      <dd> <a name=""></a><a href="alter_Statement.html#alterStatement-AlterGroup(altergroup)" title="Alter Group (altergroup)" name="46288">Alter Group (altergroup)</a></dd>
      <p> <a name=""></a><a href="Device_Checking_and_Violations_Display.html" title="Device Checking and Violations Display" name="46284">Device Checking and Violations Display</a></p>
      <p> <a name=""></a><a href="info_Statement.html" title="info Statement" name="46284">info Statement</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="info_Statement.html#infoStatement-what" title="what" name="46288">what</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="info_Statement.html#infoStatement-where" title="where" name="46288">where</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="info_Statement.html#infoStatement-file" title="file" name="46288">file</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="info_Statement.html#infoStatement-extremes" title="extremes" name="46288">extremes</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="info_Statement.html#infoStatement-save" title="save" name="46288">save</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="info_Statement.html#infoStatement-title" title="title" name="46288">title</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="info_Statement.html#infoStatement-writedc" title="writedc" name="46288">writedc</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="info_Statement.html#infoStatement-Examples" title="Examples" name="46288">Examples</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="save_Statement.html" title="save Statement" name="46284">save Statement</a></p>
      <p> <a name=""></a><a href="print_Statement.html" title="print Statement" name="46284">print Statement</a></p>
      <p> <a name=""></a><a href="Mixed-Signal_DC_Initialization.html" title="Mixed-Signal DC Initialization" name="46284">Mixed-Signal DC Initialization</a></p>
      <p> <a name=""></a><a href="Comparing_the_Behavior_of_save_Parameter_Specified_in_an_Analysis_and_the_Global_save_Option.html" title="Comparing the Behavior of save Parameter Specified in an Analysis and the Global save Option" name="46284">Comparing the Behavior of save Parameter Specified in an Analysis and the Global save Option</a></p>
      <p> <a name=""></a><a href="Circuit_Checks_for_Spectre_AMS_Designer.html" title="Circuit Checks for Spectre AMS Designer" name="46284">Circuit Checks for Spectre AMS Designer</a></p>
      <p> <a name=""></a><a href="Fault_Analysis_in_Spectre_AMS_Designer.html" title="Fault Analysis in Spectre AMS Designer" name="46284">Fault Analysis in Spectre AMS Designer</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Fault_Analysis_in_Spectre_AMS_Designer.html#FaultAnalysisinSpectreAMSDesigner-FaultSimulationUseModel" title="Fault Simulation Use Model" name="46288">Fault Simulation Use Model</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Fault_Analysis_in_Spectre_AMS_Designer.html#FaultAnalysisinSpectreAMSDesigner-AMSDesignerSpectreFaultAnalysisIntegration" title="AMS Designer&#160;Spectre Fault Analysis Integration" name="46288">AMS Designer&#160;Spectre Fault Analysis Integration</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="nodeset_Statement.html" title="nodeset Statement" name="46284">nodeset Statement</a></p>
      <p> <a name=""></a><a href="nodeset_Statement_in_Analog_Simulation_Control_File.html" title="nodeset Statement in Analog Simulation Control File" name="46284">nodeset Statement in Analog Simulation Control File</a></p>
      <p> <a name=""></a><a href="Spectre_or_APS_Block-Based_Transient_Noise_Analysis.html" title="Spectre or APS Block-Based Transient Noise Analysis" name="46284">Spectre or APS Block-Based Transient Noise Analysis</a></p>
      <p> <a name=""></a><a href="State_Information_for_Individual_Analyses.html" title="State Information for Individual Analyses" name="46284">State Information for Individual Analyses</a></p>
      <p> <a name=""></a><a href="Time-Saving_Techniques_for_the_Analog_Solvers.html" title="Time-Saving Techniques for the Analog Solvers" name="46284">Time-Saving Techniques for the Analog Solvers</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Time-Saving_Techniques_for_the_Analog_Solvers.html#TimeSavingTechniquesfortheAnalogSolvers-AdjustingSpeedandAccuracy" title="Adjusting Speed and Accuracy" name="46288">Adjusting Speed and Accuracy</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Time-Saving_Techniques_for_the_Analog_Solvers.html#TimeSavingTechniquesfortheAnalogSolvers-SavingTimebySelectingaContinuationMethod" title="Saving Time by Selecting a Continuation Method" name="46288">Saving Time by Selecting a Continuation Method</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Time-Saving_Techniques_for_the_Analog_Solvers.html#TimeSavingTechniquesfortheAnalogSolvers-SpecifyingEfficientStartingPoints" title="Specifying Efficient Starting Points" name="46288">Specifying Efficient Starting Points</a></dd></dl></dd></dl>
      <h2><a href="amsd_Block.html" title="amsd Block" name="99512">6
</a></h2>
      <h2> <a name=""></a><a href="amsd_Block.html" title="amsd Block" name="853051">amsd Block</a></h2>
      <p> <a name=""></a><a href="amsd_Block_Statements_and_Syntax.html" title="amsd Block Statements and Syntax" name="46284">amsd Block Statements and Syntax</a></p>
      <p> <a name=""></a><a href="portmap.html" title="portmap" name="46284">portmap</a></p>
      <dd> <a name=""></a><a href="Implicit_and_Explicit_Port_Mapping.html" title="Implicit and Explicit Port Mapping" name="46288">Implicit and Explicit Port Mapping</a></dd>
      <dd> <a name=""></a><a href="Spice-to-Verilog_Port_Mapping.html" title="Spice-to-Verilog Port Mapping" name="46288">Spice-to-Verilog Port Mapping</a></dd>
      <dd> <a name=""></a><a href="SPICE.html" title="SPICE" name="46288">SPICE</a></dd>
      <p> <a name=""></a><a href="config.html" title="config" name="46284">config</a></p>
      <dd> <a name=""></a><a href="Verilog_2001_Configuration_File.html" title="Verilog 2001 Configuration File" name="46288">Verilog 2001 Configuration File</a></dd>
      <p> <a name=""></a><a href="ie.html" title="ie" name="46284">ie</a></p>
      <dd> <a name=""></a><a href="Dynamic_Voltage_Supply.html" title="Dynamic Voltage Supply" name="46288">Dynamic Voltage Supply</a></dd>
      <dd> <a name=""></a><a href="Custom_Connect_Rules.html" title="Custom Connect Rules" name="46288">Custom Connect Rules</a></dd>
      <dd> <a name=""></a><a href="Scope_Assignments.html" title="Scope Assignments" name="46288">Scope Assignments</a></dd>
      <dd> <a name=""></a><a href="Parameter_Assignments.html" title="Parameter Assignments" name="46288">Parameter Assignments</a></dd>
      <p> <a name=""></a><a href="ce.html" title="ce" name="46284">ce</a></p>
      <p> <a name=""></a><a href="connectmap.html" title="connectmap" name="46284">connectmap</a></p>
      <dd> <a name=""></a><a href="Integration_between_connectmap_and_ie_Cards.html" title="Integration between connectmap and ie Cards" name="46288">Integration between connectmap and ie Cards</a></dd>
      <p> <a name=""></a><a href="Hierarchical_Interface_Element_Optimization.html" title="Hierarchical Interface Element Optimization" name="46284">Hierarchical Interface Element Optimization</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Hierarchical_Interface_Element_Optimization.html#HierarchicalInterfaceElementOptimization-HierarchicalOptimization" title="Hierarchical Optimization" name="46288">Hierarchical Optimization</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Hierarchical_Interface_Element_Optimization.html#HierarchicalInterfaceElementOptimization-InterfaceElementOptimizationbetweenDissimilarNets" title="Interface Element Optimization between Dissimilar Nets" name="46288">Interface Element Optimization between Dissimilar Nets</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Discipline_Resolution_Optimization.html" title="Discipline Resolution Optimization" name="46284">Discipline Resolution Optimization</a></p>
      <p> <a name=""></a><a href="Xcelium_Mixed_Signal__Co-Simulation_Functionalities.html" title="Xcelium Mixed Signal: Co-Simulation Functionalities" name="46284">Xcelium Mixed Signal: Co-Simulation Functionalities</a></p>
      <p> <a name=""></a><a href="Universal_Connect_Module__UCM_.html" title="Universal Connect Module (UCM)" name="46284">Universal Connect Module (UCM)</a></p>
      <dd> <a name=""></a><a href="UCM_Compatibility_with_Legacy_Connect_Rules.html" title="UCM Compatibility with Legacy Connect Rules" name="46288">UCM Compatibility with Legacy Connect Rules</a></dd>
      <dd> <a name=""></a><a href="UCM_Use_Model.html" title="UCM Use Model" name="46288">UCM Use Model</a></dd>
      <h2><a href="Analog_Primitives_and_Subcircuits.html" title="Analog Primitives and Subcircuits" name="99512">7
</a></h2>
      <h2> <a name=""></a><a href="Analog_Primitives_and_Subcircuits.html" title="Analog Primitives and Subcircuits" name="853051">Analog Primitives and Subcircuits</a></h2>
      <p> <a name=""></a><a href="Analog_Primitives_and_Subcircuits.html#AnalogPrimitivesandSubcircuits-DeterminingtheDisciplineofAnalogPrimitivePorts1035670" title="Determining the Discipline of Analog Primitive Ports" name="46284">Determining the Discipline of Analog Primitive Ports</a></p>
      <p> <a name=""></a><a href="Port_Bindings.html" title="Port Bindings" name="46284">Port Bindings</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Port_Bindings.html#PortBindings-BindingPortsbyOrder" title="Binding Ports by Order" name="46288">Binding Ports by Order</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Guidelines_for_Binding_Ports_by_Name_or_Order.html" title="Guidelines for Binding Ports by Name or Order" name="46284">Guidelines for Binding Ports by Name or Order</a></p>
      <p> <a name=""></a><a href="Parameter_Binding.html" title="Parameter Binding" name="46284">Parameter Binding</a></p>
      <p> <a name=""></a><a href="Analog_Instances_Inside_Generate_Statements.html" title="Analog Instances Inside Generate Statements" name="46284">Analog Instances Inside Generate Statements</a></p>
      <p> <a name=""></a><a href="Subcircuits_and_Models.html" title="Subcircuits and Models" name="46284">Subcircuits and Models</a></p>
      <p> <a name=""></a><a href="Compiled_C_Flow.html" title="Compiled C Flow" name="46284">Compiled C Flow</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Compiled_C_Flow.html#CompiledCFlow-IncrementalCompilationofCCode" title="Incremental Compilation of C Code" name="46288">Incremental Compilation of C Code</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Compiled_C_Flow.html#CompiledCFlow-DisablingtheCompileCFlow" title="Disabling the Compile C Flow" name="46288">Disabling the Compile C Flow</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Multi-Threading.html" title="Multi-Threading" name="46284">Multi-Threading</a></p>
      <p> <a name=""></a><a href="Using_mtline_in_a_Schematic_with_AMS_Simulator.html" title="Using mtline in a Schematic with AMS Simulator" name="46284">Using mtline in a Schematic with AMS Simulator</a></p>
      <p> <a name=""></a><a href="Using_mtline_in_a_SPICE_or_Spectre_Subcircuit_or_Model.html" title="Using mtline in a SPICE or Spectre Subcircuit or Model" name="46284">Using mtline in a SPICE or Spectre Subcircuit or Model</a></p>
      <h2><a href="Design_Configuration_Using_Mixed_Languages.html" title="Design Configuration Using Mixed Languages" name="99512">8
</a></h2>
      <h2> <a name=""></a><a href="Design_Configuration_Using_Mixed_Languages.html" title="Design Configuration Using Mixed Languages" name="853051">Design Configuration Using Mixed Languages</a></h2>
      <p> <a name=""></a><a href="Verilog-AMS_Connect_Modules_for_VHDL-SPICE_Connection.html" title="Verilog-AMS Connect Modules for VHDL-SPICE Connection" name="46284">Verilog-AMS Connect Modules for VHDL-SPICE Connection</a></p>
      <p> <a name=""></a><a href="Verilog-A_Modules_in_SPICE_Blocks.html" title="Verilog-A Modules in SPICE Blocks" name="46284">Verilog-A Modules in SPICE Blocks</a></p>
      <dd> <a name=""></a><a href="Verilog-A_Modules_in_SPICE_Blocks.html#VerilogAModulesinSPICEBlocks-Verilog-AMSVectorBuseswithSPICESubcircuits" title="Verilog-AMS Vector Buses with SPICE Subcircuits" name="46288">Verilog-AMS Vector Buses with SPICE Subcircuits</a></dd>
      <p> <a name=""></a><a href="SPICE-on-Top.html" title="SPICE-on-Top" name="46284">SPICE-on-Top</a></p>
      <p> <a name=""></a><a href="SPICE-in-the-Middle.html" title="SPICE-in-the-Middle" name="46284">SPICE-in-the-Middle</a></p>
      <dd> <a name=""></a><a href="Specifying_DSPF_and_SPEF_Stitching_on_Analog_and_Mixed-Signal_Nets.html" title="Specifying DSPF and SPEF Stitching on Analog and Mixed-Signal Nets" name="46288">Specifying DSPF and SPEF Stitching on Analog and Mixed-Signal Nets</a></dd>
      <dd> <a name=""></a><a href="SPICE_Blocks_in_the_Middle_of_VHDL_Blocks.html" title="SPICE Blocks in the Middle of VHDL Blocks" name="46288">SPICE Blocks in the Middle of VHDL Blocks</a></dd>
      <p> <a name=""></a><a href="Using_DSPF-in-the-Middle.html" title="Using DSPF-in-the-Middle" name="46284">Using DSPF-in-the-Middle</a></p>
      <p> <a name=""></a><a href="-keepcase4use5x.html" title="-keepcase4use5x" name="46284">-keepcase4use5x</a></p>
      <p> <a name=""></a><a href="Usage_of_Port_Expressions_when_Connecting_to_Analog_Blocks.html" title="Usage of Port Expressions when Connecting to Analog Blocks" name="46284">Usage of Port Expressions when Connecting to Analog Blocks</a></p>
      <p> <a name=""></a><a href="SPICE_Nets_inside_a_Verilog_Design.html" title="SPICE Nets inside a Verilog Design" name="46284">SPICE Nets inside a Verilog Design</a></p>
      <p> <a name=""></a><a href="Reusing_Mixed-Language_Testbenches.html" title="Reusing Mixed-Language Testbenches" name="46284">Reusing Mixed-Language Testbenches</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Reusing_Mixed-Language_Testbenches.html#ReusingMixedLanguageTestbenches-UsingCommand-LineOptionstoManageOut-of-ModuleReferencestoSPICEOOMROOMRSPICE_OOMR1043632" title="Using Command-Line Options to Manage Out-of-Module References to SPICE" name="46288">Using Command-Line Options to Manage Out-of-Module References to SPICE</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Reusing_Mixed-Language_Testbenches.html#ReusingMixedLanguageTestbenches-UsingCompilerDirectivestoManageOut-of-ModuleReferencestoSPICEams_testbench_reuse1043629" title="Using Compiler Directives to Manage Out-of-Module References to SPICE" name="46288">Using Compiler Directives to Manage Out-of-Module References to SPICE</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Reusing_Mixed-Language_Testbenches.html#ReusingMixedLanguageTestbenches-UsingBusDelimiterswithOut-of-ModuleReferencestoSPICEbus_delimiter_oomr_spice" title="Using Bus Delimiters with Out-of-Module References to SPICE&#160;" name="46288">Using Bus Delimiters with Out-of-Module References to SPICE&#160;</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Values_Associated_with_an_Analog_Object.html" title="Values Associated with an Analog Object" name="46284">Values Associated with an Analog Object</a></p>
      <p> <a name=""></a><a href="Strength-Based_Interface_Element__SIE_.html" title="Strength-Based Interface Element (SIE)" name="46284">Strength-Based Interface Element (SIE)</a></p>
      <p> <a name=""></a><a href="PSL_Assertions.html" title="PSL Assertions" name="46284">PSL Assertions</a></p>
      <dd> <a name=""></a><a href="Limitations_of_Using_PSL_Assertions.html" title="Limitations of Using PSL Assertions" name="46288">Limitations of Using PSL Assertions</a></dd>
      <p> <a name=""></a><a href="Reusing_Testbenches_and_IP.html" title="Reusing Testbenches and IP" name="46284">Reusing Testbenches and IP</a></p>
      <p> <a name=""></a><a href="Connecting_VHDL_Blocks_to_SPICE_Blocks.html" title="Connecting VHDL Blocks to SPICE Blocks" name="46284">Connecting VHDL Blocks to SPICE Blocks</a></p>
      <p> <a name=""></a><a href="Connections_from_VHDL_and_VHDL-AMS_Blocks_to_Verilog_and_Verilog-AMS_Blocks.html" title="Connections from VHDL and VHDL-AMS Blocks to Verilog and Verilog-AMS Blocks" name="46284">Connections from VHDL and VHDL-AMS Blocks to Verilog and Verilog-AMS Blocks</a></p>
      <p> <a name=""></a><a href="Importing_Verilog-AMS_Modules_into_VHDL.html" title="Importing Verilog-AMS Modules into VHDL" name="46284">Importing Verilog-AMS Modules into VHDL</a></p>
      <dd> <a name=""></a><a href="Importing_a_Verilog-AMS_Module.html" title="Importing a Verilog-AMS Module" name="46288">Importing a Verilog-AMS Module</a></dd>
      <dd> <a name=""></a><a href="xmshell_Command.html" title="xmshell Command" name="46288">xmshell Command</a></dd>
      <p> <a name=""></a><a href="Inherited_Connections_in_VHDL-AMS.html" title="Inherited Connections in VHDL-AMS" name="46284">Inherited Connections in VHDL-AMS</a></p>
      <p> <a name=""></a><a href="Mapping_Verilog-AMS_Disciplines_to_VHDL-AMS_Natures.html" title="Mapping Verilog-AMS Disciplines to VHDL-AMS Natures" name="46284">Mapping Verilog-AMS Disciplines to VHDL-AMS Natures</a></p>
      <p> <a name=""></a><a href="SPICE_Built-In_Primitives_in_VHDL-AMS_and_VHDL-Digital.html" title="SPICE Built-In Primitives in VHDL-AMS and VHDL-Digital" name="46284">SPICE Built-In Primitives in VHDL-AMS and VHDL-Digital</a></p>
      <p> <a name=""></a><a href="String_Type_Literals_and_Generics_in_VHDL-AMS.html" title="String Type Literals and Generics in VHDL-AMS" name="46284">String Type Literals and Generics in VHDL-AMS</a></p>
      <p> <a name=""></a><a href="VHDL-SPICE_Conversion_Element_Optimization.html" title="VHDL-SPICE Conversion Element Optimization" name="46284">VHDL-SPICE Conversion Element Optimization</a></p>
      <dd> <a name=""></a><a href="CE_Information_in_VHDL-SPICE.html" title="CE Information in VHDL-SPICE" name="46288">CE Information in VHDL-SPICE</a></dd>
      <h2><a href="Real_Number_Modeling.html" title="Real Number Modeling" name="99512">9
</a></h2>
      <h2> <a name=""></a><a href="Real_Number_Modeling.html" title="Real Number Modeling" name="853051">Real Number Modeling</a></h2>
      <dd> <a name=""></a><a href="Real_Number_Modeling.html#RealNumberModeling-BasicwrealFeaturesoftheAMSDesignerSimulatorwreal_amsBasicReal1047473" title="Basic wreal Features of the AMS Designer Simulator" name="46288">Basic wreal Features of the AMS Designer Simulator</a></dd>
      <dd> <a name=""></a><a href="Real_Number_Modeling.html#RealNumberModeling-AdvancedwrealFeaturesoftheAMSDesignerSimulatorwreal_amsAdvReal1044158" title="Advanced wreal Features of the AMS Designer Simulator" name="46288">Advanced wreal Features of the AMS Designer Simulator</a></dd>
      <p> <a name=""></a><a href="Using_the_wreal_Data_Type.html" title="Using the wreal Data Type" name="46284">Using the wreal Data Type</a></p>
      <p> <a name=""></a><a href="wreal_Independent_Variables_in_a__table_model.html" title="wreal Independent Variables in a $table_model" name="46284">wreal Independent Variables in a $table_model</a></p>
      <p> <a name=""></a><a href="Verilog-AMS_wreal_and_Analog_Signal_Connections.html" title="Verilog-AMS wreal and Analog Signal Connections" name="46284">Verilog-AMS wreal and Analog Signal Connections</a></p>
      <p> <a name=""></a><a href="Resolving_Disciplines_for_Verilog-AMS_wreal_Nets.html" title="Resolving Disciplines for Verilog-AMS wreal Nets" name="46284">Resolving Disciplines for Verilog-AMS wreal Nets</a></p>
      <dd> <a name=""></a><a href="Resolving_Disciplines_for_Verilog-AMS_wreal_Nets.html#ResolvingDisciplinesforVerilogAMSwrealNets-VHDLBlockswithRealSignalPortsonaSchematic1044390" title="VHDL Blocks with Real Signal Ports on a Schematic" name="46288">VHDL Blocks with Real Signal Ports on a Schematic</a></dd>
      <p> <a name=""></a><a href="wreal_Nets_at_Mixed-Language_Boundaries.html" title="wreal Nets at Mixed-Language Boundaries" name="46284">wreal Nets at Mixed-Language Boundaries</a></p>
      <p> <a name=""></a><a href="Writing_Bidirectional_Model_Behavior.html" title="Writing Bidirectional Model Behavior" name="46284">Writing Bidirectional Model Behavior</a></p>
      <p> <a name=""></a><a href="Using_wreal_in_Assertions.html" title="Using wreal in Assertions" name="46284">Using wreal in Assertions</a></p>
      <p> <a name=""></a><a href="Selecting_a_wreal_Resolution_Function.html" title="Selecting a wreal Resolution Function" name="46284">Selecting a wreal Resolution Function</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Selecting_a_wreal_Resolution_Function.html#SelectingawrealResolutionFunction-OrderofPrecedenceforDeterminingtheResolutionFunctiononaNet" title="Order of Precedence for Determining the Resolution Function on a Net" name="46288">Order of Precedence for Determining the Resolution Function on a Net</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Selecting_a_wreal_Resolution_Function.html#SelectingawrealResolutionFunction-RulestoDeterminetheResolvedResolutionFunctionforConnectedwrealNets" title="Rules to Determine the Resolved Resolution Function for Connected wreal Nets" name="46288">Rules to Determine the Resolved Resolution Function for Connected wreal Nets</a></dd></dl></dd></dl>
      <dd> <a name=""></a><a href="Predefined_wreal_Resolution_Functions.html" title="Predefined wreal Resolution Functions" name="46288">Predefined wreal Resolution Functions</a></dd>
      <p> <a name=""></a><a href="Verilog-AMS_Based_RNM_for_Wreals.html" title="Verilog-AMS&#8211;Based RNM for Wreals" name="46284">Verilog-AMS&#8211;Based RNM for Wreals</a></p>
      <dd> <a name=""></a><a href="Writing_RNMs_Using_Disciplineless_Wreal_Nets.html" title="Writing RNMs Using Disciplineless Wreal Nets" name="46288">Writing RNMs Using Disciplineless Wreal Nets</a></dd>
      <dd> <a name=""></a><a href="Writing_Portable_Verilog-AMS_Wreal_Models_for_Use_in_SV.html" title="Writing Portable Verilog-AMS Wreal Models for Use in SV" name="46288">Writing Portable Verilog-AMS Wreal Models for Use in SV</a></dd>
      <p> <a name=""></a><a href="Wreal_Concatenation_Expressions.html" title="Wreal Concatenation Expressions" name="46284">Wreal Concatenation Expressions</a></p>
      <p> <a name=""></a><a href="L2R_and_R2L_Connect_Modules.html" title="L2R and R2L Connect Modules" name="46284">L2R and R2L Connect Modules</a></p>
      <dd> <a name=""></a><a href="Port_Connections_through_Real-to-Logic_Connect_Modules.html" title="Port Connections through Real-to-Logic Connect Modules" name="46288">Port Connections through Real-to-Logic Connect Modules</a></dd>
      <dd> <a name=""></a><a href="Inherited_Connections_in_R2L_L2R_Connect_Modules.html" title="Inherited Connections in R2L/L2R Connect Modules" name="46288">Inherited Connections in R2L/L2R Connect Modules</a></dd>
      <dd> <a name=""></a><a href="Aliasing_Nets_to_Hierarchical_Nets_in_L2R_R2L_Interface_Elements.html" title="Aliasing Nets to Hierarchical Nets in L2R/R2L Interface Elements" name="46288">Aliasing Nets to Hierarchical Nets in L2R/R2L Interface Elements</a></dd>
      <dd> <a name=""></a><a href="L2R_R2L_Insertion_in_Multiple-Supply_Designs.html" title="L2R/R2L Insertion in Multiple-Supply Designs" name="46288">L2R/R2L Insertion in Multiple-Supply Designs</a></dd>
      <dd> <a name=""></a><a href="Electrical_Supply_in_Real-to-Logic_and_Logic-to-Real_Interface_Elements.html" title="Electrical Supply in Real-to-Logic and Logic-to-Real Interface Elements" name="46288">Electrical Supply in Real-to-Logic and Logic-to-Real Interface Elements</a></dd>
      <p> <a name=""></a><a href="Virtuoso_Visualization_and_Analysis_in_xrun_and_ADE_Flows_for_Simulations_with_Real_Number_Models.html" title="Virtuoso Visualization and Analysis in xrun and ADE Flows for Simulations with Real Number Models" name="46284">Virtuoso Visualization and Analysis in xrun and ADE Flows for Simulations with Real Number Models</a></p>
      <p> <a name=""></a><a href="Real_Number_Modeling_Debug_Options.html" title="Real Number Modeling Debug Options" name="46284">Real Number Modeling Debug Options</a></p>
      <p> <a name=""></a><a href="wreal_to_VHDL_Connections.html" title="wreal to VHDL Connections" name="46284">wreal to VHDL Connections</a></p>
      <h2><a href="XRUN_Invocation_for_Mixed-Signal_Designs.html" title="XRUN Invocation for Mixed-Signal Designs" name="99512">10
</a></h2>
      <h2> <a name=""></a><a href="XRUN_Invocation_for_Mixed-Signal_Designs.html" title="XRUN Invocation for Mixed-Signal Designs" name="853051">XRUN Invocation for Mixed-Signal Designs</a></h2>
      <p> <a name=""></a><a href="xrun_Command_Syntax.html" title="xrun Command Syntax" name="46284">xrun Command Syntax</a></p>
      <p> <a name=""></a><a href="xrun_Command-Line_Options_for_Mixed-Signal_Designs.html" title="xrun Command-Line Options for Mixed-Signal Designs" name="46284">xrun Command-Line Options for Mixed-Signal Designs</a></p>
      <p> <a name=""></a><a href="Examples_Using_xrun_for_AMS_Simulation.html" title="Examples Using xrun for AMS Simulation" name="46284">Examples Using xrun for AMS Simulation</a></p>
      <p> <a name=""></a><a href="Using_xrun_with_Spectre_and_SPICE_Input_Files.html" title="Using xrun with Spectre and SPICE Input Files" name="46284">Using xrun with Spectre and SPICE Input Files</a></p>
      <p> <a name=""></a><a href="Migrating_to_Single-Step_XRUN_Invocation.html" title="Migrating to Single-Step XRUN Invocation" name="46284">Migrating to Single-Step XRUN Invocation</a></p>
      <p> <a name=""></a><a href="Mixed-Signal_Design_Debugging_Reports.html" title="Mixed-Signal Design Debugging Reports" name="46284">Mixed-Signal Design Debugging Reports</a></p>
      <p> <a name=""></a><a href="PSpice_Netlist_and_Device_Models_nbsp_.html" title="PSpice Netlist and Device Models&amp;nbsp;" name="46284">PSpice Netlist and Device Models&amp;nbsp;</a></p>
      <p> <a name=""></a><a href="License_Queuing.html" title="License Queuing" name="46284">License Queuing</a></p>
      <p> <a name=""></a><a href="AHDL_Linter.html" title="AHDL Linter" name="46284">AHDL Linter</a></p>
      <p> <a name=""></a><a href="Turning_on_Spectre_Parasitic_Reduction.html" title="Turning on Spectre Parasitic Reduction" name="46284">Turning on Spectre Parasitic Reduction</a></p>
      <p> <a name=""></a><a href="Turning_on_Spectre_Multithreading_for_Device_Evaluation.html" title="Turning on Spectre Multithreading for Device Evaluation" name="46284">Turning on Spectre Multithreading for Device Evaluation</a></p>
      <dd> <a name=""></a><a href="Turning_on_Spectre_Multithreading_for_Device_Evaluation.html#TurningonSpectreMultithreadingforDeviceEvaluation-TurningoffSpectreMultithreading" title="Turning off Spectre Multithreading" name="46288">Turning off Spectre Multithreading</a></dd>
      <p> <a name=""></a><a href="Simulation_Diagnostics.html" title="Simulation Diagnostics" name="46284">Simulation Diagnostics</a></p>
      <p> <a name=""></a><a href="Enabling_AMS-APS_Mode.html" title="Enabling AMS-APS Mode" name="46284">Enabling AMS-APS Mode</a></p>
      <p> <a name=""></a><a href="AMS_Spectre_XPS_MS_Mode.html" title="AMS Spectre XPS MS Mode" name="46284">AMS Spectre XPS MS Mode</a></p>
      <p> <a name=""></a><a href="AMS_Designer_with_Spectre_FX.html" title="AMS Designer with Spectre FX" name="46284">AMS Designer with Spectre FX</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="AMS_Designer_with_Spectre_FX.html#AMSDesignerwithSpectreFX-OptionsforAMSDesignerwithSpectreFX" title="Options for AMS Designer with&#160;Spectre FX" name="46288">Options for AMS Designer with&#160;Spectre FX</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="AMS_Designer_with_Spectre_FX.html#AMSDesignerwithSpectreFX-ConnectModuleUsage" title="Connect Module Usage" name="46288">Connect Module Usage</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Loading_Plug-In_for_Spectre_Netlist_Compiled_Functions__NCFs__nbsp_.html" title="Loading Plug-In for Spectre Netlist Compiled Functions (NCFs)&amp;nbsp;" name="46284">Loading Plug-In for Spectre Netlist Compiled Functions (NCFs)&amp;nbsp;</a></p>
      <h2><a href="AMS_Designer_Simulator_for_Design_Verification.html" title="AMS Designer Simulator for Design Verification" name="99512">11
</a></h2>
      <h2> <a name=""></a><a href="AMS_Designer_Simulator_for_Design_Verification.html" title="AMS Designer Simulator for Design Verification" name="853051">AMS Designer Simulator for Design Verification</a></h2>
      <p> <a name=""></a><a href="Creating_a_Testbench.html" title="Creating a Testbench" name="46284">Creating a Testbench</a></p>
      <p> <a name=""></a><a href="Run_Script_for_xrun.html" title="Run Script for xrun" name="46284">Run Script for xrun</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Run_Script_for_xrun.html#RunScriptforxrun-TclFileCreationtoProbeBehavioralNodes" title="Tcl File Creation to Probe Behavioral Nodes&#160;&#160;" name="46288">Tcl File Creation to Probe Behavioral Nodes&#160;&#160;</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Port_Bindings_between_Verilog_and_SPICE.html" title="Port Bindings between Verilog and SPICE" name="46284">Port Bindings between Verilog and SPICE</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Port_Bindings_between_Verilog_and_SPICE.html#PortBindingsbetweenVerilogandSPICE-BindingPortsusingautobus" title="Binding Ports using autobus&#160;&#160;" name="46288">Binding Ports using autobus&#160;&#160;</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Port_Bindings_between_Verilog_and_SPICE.html#PortBindingsbetweenVerilogandSPICE-BindingPortsusingaPort-BindFile" title="Binding Ports using a Port-Bind File" name="46288">Binding Ports using a Port-Bind File</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Port_Bindings_between_Verilog_and_SPICE.html#PortBindingsbetweenVerilogandSPICE-BindingPortsusingaVerilogFile" title="Binding Ports using a Verilog File&#160;&#160;&#160;&#160;" name="46288">Binding Ports using a Verilog File&#160;&#160;&#160;&#160;</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Port_Bindings_between_Verilog_and_SPICE.html#PortBindingsbetweenVerilogandSPICE-BindingPortsbyName" title="Binding Ports by Name&#160;&#160;" name="46288">Binding Ports by Name&#160;&#160;</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Customized_Port-Bind_Files.html" title="Customized Port-Bind Files" name="46284">Customized Port-Bind Files</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Customized_Port-Bind_Files.html#CustomizedPortBindFiles-CustomizedPort-BindFileExamples" title="Customized Port-Bind File Examples&#160;&#160;" name="46288">Customized Port-Bind File Examples&#160;&#160;</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Customized_Port-Bind_Files.html#CustomizedPortBindFiles-RulesThatApplytoCustomizedPort-BindFiles" title="Rules That Apply to Customized Port-Bind Files&#160;&#160;" name="46288">Rules That Apply to Customized Port-Bind Files&#160;&#160;</a></dd></dl></dd></dl>
      <h2><a href="Multiple_Power_Supplies_for_Designs.html" title="Multiple Power Supplies for Designs" name="99512">12
</a></h2>
      <h2> <a name=""></a><a href="Multiple_Power_Supplies_for_Designs.html" title="Multiple Power Supplies for Designs" name="853051">Multiple Power Supplies for Designs</a></h2>
      <p> <a name=""></a><a href="ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html" title="ie Statement in an amsd Block for Multiple Power Supply Design" name="46284">ie Statement in an amsd Block for Multiple Power Supply Design</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html#ieStatementinanamsdBlockforMultiplePowerSupplyDesign-SupplyValuetoApplytoaLibrary,Cell,orInstance1045862" title="Supply Value to Apply to a Library, Cell, or Instance" name="46288">Supply Value to Apply to a Library, Cell, or Instance</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html#ieStatementinanamsdBlockforMultiplePowerSupplyDesign-Cadence-InstalledConnectRulesCustomization1045549" title="Cadence-Installed Connect Rules Customization" name="46288">Cadence-Installed Connect Rules Customization</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html#ieStatementinanamsdBlockforMultiplePowerSupplyDesign-Cadence-ProvidedConnectRulesconnect_lib1045893" title="Cadence-Provided Connect Rules" name="46288">Cadence-Provided Connect Rules</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Block-Based_Discipline_Resolution_for_Multiple_Power_Supply_Design.html" title="Block-Based Discipline Resolution for Multiple Power Supply Design" name="46284">Block-Based Discipline Resolution for Multiple Power Supply Design</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Block-Based_Discipline_Resolution_for_Multiple_Power_Supply_Design.html#BlockBasedDisciplineResolutionforMultiplePowerSupplyDesign-ConnectModules,ConnectRules,andDisciplineDefinitions1050684" title="Connect Modules, Connect Rules, and Discipline Definitions" name="46288">Connect Modules, Connect Rules, and Discipline Definitions</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Block-Based_Discipline_Resolution_for_Multiple_Power_Supply_Design.html#BlockBasedDisciplineResolutionforMultiplePowerSupplyDesign-CustomConnectModules,ConnectRules,andDisciplinesontheCommandLine1044214" title="Custom Connect Modules, Connect Rules, and Disciplines on the Command Line" name="46288">Custom Connect Modules, Connect Rules, and Disciplines on the Command Line</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html" title="Supply-Sensitive Modules for Multiple Power Supply Designs" name="46284">Supply-Sensitive Modules for Multiple Power Supply Designs</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html#SupplySensitiveModulesforMultiplePowerSupplyDesigns-Supply-SensitiveConnectModulessscms_creating1043655" title="Supply-Sensitive Connect Modules" name="46288">Supply-Sensitive Connect Modules</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html#SupplySensitiveModulesforMultiplePowerSupplyDesigns-Supply-SensitivityAttributestoanOrdinaryModuleaddSupplySensitivity1044903" title="Supply-Sensitivity Attributes to an Ordinary Module" name="46288">Supply-Sensitivity Attributes to an Ordinary Module</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Interface_Elements_for_Multiple_Power_Supply_Designs.html" title="Interface Elements for Multiple Power Supply Designs" name="46284">Interface Elements for Multiple Power Supply Designs</a></p>
      <h2><a href="Mixed-Signal_Design_Elaboration.html" title="Mixed-Signal Design Elaboration" name="99512">13
</a></h2>
      <h2> <a name=""></a><a href="Mixed-Signal_Design_Elaboration.html" title="Mixed-Signal Design Elaboration" name="853051">Mixed-Signal Design Elaboration</a></h2>
      <p> <a name=""></a><a href="Mixed-Signal_Design_Elaboration.html#MixedSignalDesignElaboration-IllustratingthexmelabProcess1045530" title="Illustrating the xmelab Process" name="46284">Illustrating the xmelab Process</a></p>
      <p> <a name=""></a><a href="Access_to_Digital_Simulation_Objects.html" title="Access to Digital Simulation Objects" name="46284">Access to Digital Simulation Objects</a></p>
      <p> <a name=""></a><a href="Binding_During_Mixed-Signal_Design_Elaboration.html" title="Binding During Mixed-Signal Design Elaboration" name="46284">Binding During Mixed-Signal Design Elaboration</a></p>
      <p> <a name=""></a><a href="Delay_Modes_in_Mixed-Signal_Designs.html" title="Delay Modes in Mixed-Signal Designs" name="46284">Delay Modes in Mixed-Signal Designs</a></p>
      <p> <a name=""></a><a href="Guidance_for_Specifying_Disciplines_for_Scopes.html" title="Guidance for Specifying Disciplines for Scopes" name="46284">Guidance for Specifying Disciplines for Scopes</a></p>
      <p> <a name=""></a><a href="Precedence_of_Discipline_Specification_Methods.html" title="Precedence of Discipline Specification Methods" name="46284">Precedence of Discipline Specification Methods</a></p>
      <p> <a name=""></a><a href="Setting_Block-Based_Discipline_Resolution_Specifications_in_Search_Libraries.html" title="Setting Block-Based Discipline Resolution Specifications in Search Libraries" name="46284">Setting Block-Based Discipline Resolution Specifications in Search Libraries</a></p>
      <p> <a name=""></a><a href="Setting_Pulse_Controls_for_Mixed-Signal_Designs.html" title="Setting Pulse Controls for Mixed-Signal Designs" name="46284">Setting Pulse Controls for Mixed-Signal Designs</a></p>
      <p> <a name=""></a><a href="Simulation_Front_End__SFE__Parser.html" title="Simulation Front End (SFE) Parser" name="46284">Simulation Front End (SFE) Parser</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Simulation_Front_End__SFE__Parser.html#SimulationFrontEnd(SFE)Parser-IncludingStructuralVerilog-AinaSpectreNetliststructuralVerilogA1044780" title="Including Structural Verilog-A in a Spectre Netlist" name="46288">Including Structural Verilog-A in a Spectre Netlist</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Simulation_Front_End__SFE__Parser.html#SimulationFrontEnd(SFE)Parser-UsingSPICEandSpectreUser-DefinedFunctions1044943" title="Using SPICE and Spectre User-Defined Functions" name="46288">Using SPICE and Spectre User-Defined Functions</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Simulation_Front_End__SFE__Parser.html#SimulationFrontEnd(SFE)Parser-UsingSimplifiedInputCommandswiththeSimulationFrontEndParser1045003" title="Using Simplified Input Commands with the Simulation Front End Parser" name="46288">Using Simplified Input Commands with the Simulation Front End Parser</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Simulation_Front_End__SFE__Parser.html#SimulationFrontEnd(SFE)Parser-MigratingfromtheOldSpectreParsermigrating1045098" title="Migrating from the Old Spectre Parser" name="46288">Migrating from the Old Spectre Parser</a></dd></dl></dd></dl>
      <h2><a href="Mixed-Signal_Design_Simulation.html" title="Mixed-Signal Design Simulation" name="99512">14
</a></h2>
      <h2> <a name=""></a><a href="Mixed-Signal_Design_Simulation.html" title="Mixed-Signal Design Simulation" name="853051">Mixed-Signal Design Simulation</a></h2>
      <p> <a name=""></a><a href="Running_the_Simulator.html" title="Running the Simulator" name="46284">Running the Simulator</a></p>
      <dd> <a name=""></a><a href="Running_the_Simulator.html#RunningtheSimulator-StartingorResumingaSimulation1041755" title="Starting or Resuming a Simulation" name="46288">Starting or Resuming a Simulation</a></dd>
      <p> <a name=""></a><a href="Restarting_the_Simulator_from_a_Previously-Saved_Snapshot.html" title="Restarting the Simulator from a Previously-Saved Snapshot" name="46284">Restarting the Simulator from a Previously-Saved Snapshot</a></p>
      <dd> <a name=""></a><a href="Restarting_the_Simulator_from_a_Previously-Saved_Snapshot.html#RestartingtheSimulatorfromaPreviouslySavedSnapshot-UseModel1(WarmRestart)" title="Use Model 1 (Warm Restart)" name="46288">Use Model 1 (Warm Restart)</a></dd>
      <dd> <a name=""></a><a href="Restarting_the_Simulator_from_a_Previously-Saved_Snapshot.html#RestartingtheSimulatorfromaPreviouslySavedSnapshot-UseModel2(ColdRestart)" title="Use Model 2 (Cold Restart)" name="46288">Use Model 2 (Cold Restart)</a></dd>
      <dd> <a name=""></a><a href="Using_the_Save-and-Restart_Feature.html" title="Using the Save-and-Restart Feature" name="46288">Using the Save-and-Restart Feature</a></dd>
      <dd> <a name=""></a><a href="Mixed-Signal_Activity_Statistics.html" title="Mixed-Signal Activity Statistics" name="46288">Mixed-Signal Activity Statistics</a></dd>
      <p> <a name=""></a><a href="Other_Tasks_During_Simulation.html" title="Other Tasks During Simulation" name="46284">Other Tasks During Simulation</a></p>
      <p> <a name=""></a><a href="Exiting_the_Simulation.html" title="Exiting the Simulation" name="46284">Exiting the Simulation</a></p>
      <p> <a name=""></a><a href="Specifying_a_Host_for_Spectre.html" title="Specifying a Host for Spectre" name="46284">Specifying a Host for Spectre</a></p>
      <p> <a name=""></a><a href="Managing_Analog_Resource_Usage_During_Interactive_Simulations.html" title="Managing Analog Resource Usage During Interactive Simulations" name="46284">Managing Analog Resource Usage During Interactive Simulations</a></p>
      <h2><a href="SimVision_with_AMS_Simulator.html" title="SimVision with AMS Simulator" name="99512">15
</a></h2>
      <h2> <a name=""></a><a href="SimVision_with_AMS_Simulator.html" title="SimVision with AMS Simulator" name="853051">SimVision with AMS Simulator</a></h2>
      <p> <a name=""></a><a href="SimVision_with_AMS_Simulator.html#SimVisionwithAMSSimulator-TheDesignBrowserWindowforAMSDesigns1036479" title="The Design Browser Window for AMS Designs" name="46284">The Design Browser Window for AMS Designs</a></p>
      <p> <a name=""></a><a href="Invoking_SimVision.html" title="Invoking SimVision" name="46284">Invoking SimVision</a></p>
      <p> <a name=""></a><a href="SimVision_Window_Menu_Bar.html" title="SimVision Window Menu Bar" name="46284">SimVision Window Menu Bar</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="SimVision_Window_Menu_Bar.html#SimVisionWindowMenuBar-1034573" title="" name="46288"></a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Setting_Display_Preferences_for_Verilog-AMS_Objects.html" title="Setting Display Preferences for Verilog-AMS Objects" name="46284">Setting Display Preferences for Verilog-AMS Objects</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Setting_Display_Preferences_for_Verilog-AMS_Objects.html#SettingDisplayPreferencesforVerilogAMSObjects-1036960" title="" name="46288"></a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Setting_Formatting_Preferences_for_Verilog-AMS_Objects.html" title="Setting Formatting Preferences for Verilog-AMS Objects" name="46284">Setting Formatting Preferences for Verilog-AMS Objects</a></p>
      <p> <a name=""></a><a href="Editing_Source_Information_Using_the_Source_Browser.html" title="Editing Source Information Using the Source Browser" name="46284">Editing Source Information Using the Source Browser</a></p>
      <p> <a name=""></a><a href="Plotting_Signals_in_the_Waveform_Window.html" title="Plotting Signals in the Waveform Window" name="46284">Plotting Signals in the Waveform Window</a></p>
      <p> <a name=""></a><a href="The_Console_Window.html" title="The Console Window" name="46284">The Console Window</a></p>
      <p> <a name=""></a><a href="Cross-Probing_Instances_and_Nets.html" title="Cross-Probing Instances and Nets" name="46284">Cross-Probing Instances and Nets</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Cross-Probing_Instances_and_Nets.html#CrossProbingInstancesandNets-Cross-ProbingInstances" title="Cross-Probing Instances" name="46288">Cross-Probing Instances</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Cross-Probing_Instances_and_Nets.html#CrossProbingInstancesandNets-Cross-ProbingNets" title="Cross-Probing Nets" name="46288">Cross-Probing Nets</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Analog_Mnemonic_Maps_in_SimVision.html" title="Analog Mnemonic Maps in SimVision" name="46284">Analog Mnemonic Maps in SimVision</a></p>
      <dd> <a name=""></a><a href="Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Using_Analog_Mnemonic_Maps_in_SimVision" title="" name="46288"></a></dd>
      <dl><dd><dl><dd> <a name=""></a><a href="Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-AnalogMnemonicMapApplication" title="Analog Mnemonic Map Application" name="46288">Analog Mnemonic Map Application</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Applying_Analog_Mnemonic_Maps" title="" name="46288"></a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Limitations" title="Limitations" name="46288">Limitations</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-#Limitations" title="" name="46288"></a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Example" title="Example" name="46288">Example</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Example_mmap" title="" name="46288"></a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Real_Value_Probe_Filtering.html" title="Real Value Probe Filtering" name="46284">Real Value Probe Filtering</a></p>
      <dd> <a name=""></a><a href="Real_Value_Probe_Filtering.html#RealValueProbeFiltering-RealValueProbeFiltering" title="" name="46288"></a></dd>
      <h2><a href="Debugging_Mixed-Signal_Designs.html" title="Debugging Mixed-Signal Designs" name="99512">16
</a></h2>
      <h2> <a name=""></a><a href="Debugging_Mixed-Signal_Designs.html" title="Debugging Mixed-Signal Designs" name="853051">Debugging Mixed-Signal Designs</a></h2>
      <p> <a name=""></a><a href="Debugging_Mixed-Signal_Designs.html#DebuggingMixedSignalDesigns-Terminology" title="Terminology" name="46284">Terminology</a></p>
      <p> <a name=""></a><a href="Downgrading_Mixed-Signal_Initialization_Errors.html" title="Downgrading Mixed-Signal Initialization Errors" name="46284">Downgrading Mixed-Signal Initialization Errors</a></p>
      <p> <a name=""></a><a href="Forcing_and_Releasing_Signal_Values.html" title="Forcing and Releasing Signal Values" name="46284">Forcing and Releasing Signal Values</a></p>
      <p> <a name=""></a><a href="Managing_Breakpoints.html" title="Managing Breakpoints" name="46284">Managing Breakpoints</a></p>
      <dd> <a name=""></a><a href="Managing_Breakpoints.html#ManagingBreakpoints-1031895Aftersettingbreakpoints,youcandisplayinformationonbreakpoints,disablebreakpoints,enablepreviouslydisabledbreakpoints,anddeletebreakpoints." title="After setting breakpoints, you can display information on breakpoints, disable breakpoints, enable previously disabled breakpoints, and delete breakpoints." name="46288">After setting breakpoints, you can display information on breakpoints, disable breakpoints, enable previously disabled breakpoints, and delete breakpoints.</a></dd>
      <p> <a name=""></a><a href="Managing_Databases.html" title="Managing Databases" name="46284">Managing Databases</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Managing_Databases.html#ManagingDatabases-OpeningaDatabaseopen_database1035335" title="Opening a Database" name="46288">Opening a Database</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Managing_Databases.html#ManagingDatabases-DisplayingInformationaboutDatabasesdisplay_database1037550" title="Displaying Information about Databases" name="46288">Displaying Information about Databases</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Managing_Databases.html#ManagingDatabases-DisablingaDatabasedisable_database1031551" title="Disabling a Database" name="46288">Disabling a Database</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Managing_Databases.html#ManagingDatabases-EnablingaDatabaseenable_database1031559" title="Enabling a Database" name="46288">Enabling a Database</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Managing_Databases.html#ManagingDatabases-ClosingaDatabaseclose_database1036061" title="Closing a Database" name="46288">Closing a Database</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Mixed_Network_Debugging.html" title="Mixed Network Debugging" name="46284">Mixed Network Debugging</a></p>
      <p> <a name=""></a><a href="Model_Hierarchy_for_Spectre_AMS_Designer.html" title="Model Hierarchy for Spectre AMS Designer" name="46284">Model Hierarchy for Spectre AMS Designer</a></p>
      <p> <a name=""></a><a href="Paths_and_Mixed-Language_Designs.html" title="Paths and Mixed-Language Designs" name="46284">Paths and Mixed-Language Designs</a></p>
      <p> <a name=""></a><a href="Setting_and_Deleting_Probes.html" title="Setting and Deleting Probes" name="46284">Setting and Deleting Probes</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Setting_and_Deleting_Probes.html#SettingandDeletingProbes-SettingaProbeUsingtheTclprobeCommand" title="Setting a Probe Using the Tcl probe&#160;Command" name="46288">Setting a Probe Using the Tcl probe&#160;Command</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Setting_and_Deleting_Probes.html#SettingandDeletingProbes-DisplayingInformationaboutProbesUsingtheTclprobeCommand" title="Displaying Information about Probes Using the Tcl probe Command" name="46288">Displaying Information about Probes Using the Tcl probe Command</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Setting_and_Deleting_Probes.html#SettingandDeletingProbes-DisablingaProbeUsingtheTclprobeCommand" title="Disabling a Probe Using the Tcl probe Command" name="46288">Disabling a Probe Using the Tcl probe Command</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Setting_and_Deleting_Probes.html#SettingandDeletingProbes-EnablingaProbeUsingtheTclprobeCommand" title="Enabling a Probe Using the Tcl probe Command" name="46288">Enabling a Probe Using the Tcl probe Command</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Setting_and_Deleting_Probes.html#SettingandDeletingProbes-DeletingaProbeUsingtheTclprobeCommand" title="Deleting a Probe Using the Tcl probe Command" name="46288">Deleting a Probe Using the Tcl probe Command</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Stepping_through_Lines_of_Code.html" title="Stepping through Lines of Code" name="46284">Stepping through Lines of Code</a></p>
      <p> <a name=""></a><a href="Breakpoints.html" title="Breakpoints" name="46284">Breakpoints</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Breakpoints.html#Breakpoints-SettingaConditionBreakpointcondition_breakpoints1031753" title="Setting a Condition Breakpoint" name="46288">Setting a Condition Breakpoint</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Breakpoints.html#Breakpoints-SettingaLineBreakpointline_breakpoints1031783" title="Setting a Line Breakpoint" name="46288">Setting a Line Breakpoint</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Breakpoints.html#Breakpoints-SettingaSignalBreakpointsignal_breakpointsobject_breakpoints1031808" title="Setting a Signal Breakpoint" name="46288">Setting a Signal Breakpoint</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Breakpoints.html#Breakpoints-SettingaTimeBreakpointtime_breakpointstime_break1031831" title="Setting a Time Breakpoint" name="46288">Setting a Time Breakpoint</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Breakpoints.html#Breakpoints-SettingaProcessBreakpointprocess_breakpoints1031872" title="Setting a Process Breakpoint" name="46288">Setting a Process Breakpoint</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Breakpoints.html#Breakpoints-SettingaSubprogramBreakpointsubprogram_breakpoints1038446" title="Setting a Subprogram Breakpoint&#160;" name="46288">Setting a Subprogram Breakpoint&#160;</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Depositing_Values_to_Signals.html" title="Depositing Values to Signals" name="46284">Depositing Values to Signals</a></p>
      <p> <a name=""></a><a href="Displaying_Information_about_Simulation_Objects.html" title="Displaying Information about Simulation Objects" name="46284">Displaying Information about Simulation Objects</a></p>
      <dd> <a name=""></a><a href="Displaying_Information_about_Simulation_Objects.html#DisplayingInformationaboutSimulationObjects-DisplayingtheDriversofSignalsdrivers1031999" title="Displaying the Drivers of Signals" name="46288">Displaying the Drivers of Signals</a></dd>
      <p> <a name=""></a><a href="Automatically-Inserted_Connect_Modules.html" title="Automatically-Inserted Connect Modules" name="46284">Automatically-Inserted Connect Modules</a></p>
      <p> <a name=""></a><a href="Waveforms.html" title="Waveforms" name="46284">Waveforms</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Waveforms.html#Waveforms-CreatingaDatabaseandProbingSignals" title="Creating a Database and Probing Signals" name="46288">Creating a Database and Probing Signals</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Waveforms.html#Waveforms-OpeningaDatabasewith$shm_openshm_open1032068" title="Opening a Database with $shm_open" name="46288">Opening a Database with $shm_open</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Waveforms.html#Waveforms-ProbingSignalswith$shm_probeshm_probe1032088" title="Probing Signals with $shm_probe" name="46288">Probing Signals with $shm_probe</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Waveforms.html#Waveforms-OpeningtheSimVisionWaveformWindow" title="Opening the SimVision Waveform Window" name="46288">Opening the SimVision Waveform Window</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Displaying_Debug_Settings.html" title="Displaying Debug Settings" name="46284">Displaying Debug Settings</a></p>
      <p> <a name=""></a><a href="Setting_Variables.html" title="Setting Variables" name="46284">Setting Variables</a></p>
      <dd> <a name=""></a><a href="Setting_Variables.html#SettingVariables-variables1032237" title="" name="46288"></a></dd>
      <p> <a name=""></a><a href="Editing_a_Source_File_Using_Your_Own_Editor.html" title="Editing a Source File Using Your Own Editor" name="46284">Editing a Source File Using Your Own Editor</a></p>
      <p> <a name=""></a><a href="Searching_the_Source_Code.html" title="Searching the Source Code" name="46284">Searching the Source Code</a></p>
      <dd> <a name=""></a><a href="Searching_the_Source_Code.html#SearchingtheSourceCode-SearchingforaLineNumberintheSourceCodefind_line1032357" title="Searching for a Line Number in the Source Code" name="46288">Searching for a Line Number in the Source Code</a></dd>
      <dd> <a name=""></a><a href="Searching_the_Source_Code.html#SearchingtheSourceCode-SearchingforaTextStringintheSourceCodefind_text1032367" title="Searching for a Text String in the Source Code" name="46288">Searching for a Text String in the Source Code</a></dd>
      <p> <a name=""></a><a href="Saving_and_Restoring_Your_Simulation_Environment.html" title="Saving and Restoring Your Simulation Environment" name="46284">Saving and Restoring Your Simulation Environment</a></p>
      <p> <a name=""></a><a href="Creating_or_Deleting_an_Alias.html" title="Creating or Deleting an Alias" name="46284">Creating or Deleting an Alias</a></p>
      <dd> <a name=""></a><a href="Creating_or_Deleting_an_Alias.html#CreatingorDeletinganAlias-alias1032411" title="" name="46288"></a></dd>
      <p> <a name=""></a><a href="Getting_a_History_of_Commands.html" title="Getting a History of Commands" name="46284">Getting a History of Commands</a></p>
      <p> <a name=""></a><a href="Managing_Custom_Buttons.html" title="Managing Custom Buttons" name="46284">Managing Custom Buttons</a></p>
      <h2><a href="Xcelium_Simulator_Mixed-Signal_Capabilities.html" title="Xcelium Simulator Mixed-Signal Capabilities" name="99512">17
</a></h2>
      <h2> <a name=""></a><a href="Xcelium_Simulator_Mixed-Signal_Capabilities.html" title="Xcelium Simulator Mixed-Signal Capabilities" name="853051">Xcelium Simulator Mixed-Signal Capabilities</a></h2>
      <h2><a href="SystemVerilog_Real_Number_Modeling.html" title="SystemVerilog Real Number Modeling" name="99512">18
</a></h2>
      <h2> <a name=""></a><a href="SystemVerilog_Real_Number_Modeling.html" title="SystemVerilog Real Number Modeling" name="853051">SystemVerilog Real Number Modeling</a></h2>
      <p> <a name=""></a><a href="Using_Real_Number_Modeling_in_SystemVerilog.html" title="Using Real Number Modeling in SystemVerilog" name="46284">Using Real Number Modeling in SystemVerilog</a></p>
      <dd> <a name=""></a><a href="Specifying_Built-In_SystemVerilog_Nettypes.html" title="Specifying Built-In SystemVerilog Nettypes" name="46288">Specifying Built-In SystemVerilog Nettypes</a></dd>
      <dd> <a name=""></a><a href="Specifying_User-Defined_Nettype_and_Resolution_Function.html" title="Specifying User-Defined Nettype and Resolution Function" name="46288">Specifying User-Defined Nettype and Resolution Function</a></dd>
      <dd> <a name=""></a><a href="Resolving_Wreal_Nets_of_Built-In_Nettype.html" title="Resolving Wreal Nets of Built-In Nettype" name="46288">Resolving Wreal Nets of Built-In Nettype</a></dd>
      <dd> <a name=""></a><a href="Handling_Port_Connections_of_Nettypes.html" title="Handling Port Connections of Nettypes" name="46288">Handling Port Connections of Nettypes</a></dd>
      <dd> <a name=""></a><a href="Wreal_Interaction_with_Built-In_Real_Nettypes_and_Real_Nettypes_with_Resolution_Functions.html" title="Wreal Interaction with Built-In Real Nettypes and Real Nettypes with Resolution Functions" name="46288">Wreal Interaction with Built-In Real Nettypes and Real Nettypes with Resolution Functions</a></dd>
      <dd> <a name=""></a><a href="Wreal_Interaction_with_Nets_of_Built-In_Nettype.html" title="Wreal Interaction with Nets of Built-In Nettype" name="46288">Wreal Interaction with Nets of Built-In Nettype</a></dd>
      <p> <a name=""></a><a href="SystemVerilog_Interconnects.html" title="SystemVerilog Interconnects" name="46284">SystemVerilog Interconnects</a></p>
      <dd> <a name=""></a><a href="SystemVerilog_Interconnects.html#SystemVerilogInterconnects-PortConnectionRules" title="Port Connection Rules" name="46288">Port Connection Rules</a></dd>
      <dd> <a name=""></a><a href="SystemVerilog_Interconnects.html#SystemVerilogInterconnects-1068892PortCollapsingRules" title="Port Collapsing Rules" name="46288">Port Collapsing Rules</a></dd>
      <dd> <a name=""></a><a href="SystemVerilog_Interconnects.html#SystemVerilogInterconnects-InterconnectConnectionstoVHDLPorts" title="Interconnect Connections to VHDL Ports" name="46288">Interconnect Connections to VHDL Ports</a></dd>
      <dd> <a name=""></a><a href="SystemVerilog_Interconnects.html#SystemVerilogInterconnects-DisciplineResolution" title="Discipline Resolution" name="46288">Discipline Resolution</a></dd>
      <dd> <a name=""></a><a href="SystemVerilog_Interconnects.html#SystemVerilogInterconnects-NetDelaysonInterconnects" title="Net Delays on Interconnects" name="46288">Net Delays on Interconnects</a></dd>
      <p> <a name=""></a><a href="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html" title="SystemVerilog User Defined Nettype and Electrical Connections" name="46284">SystemVerilog User Defined Nettype and Electrical Connections</a></p>
      <dd> <a name=""></a><a href="Using_the_Built-In_EE_Package_Connect_Modules_for_UDN-to-Electrical_Connections.html" title="Using the Built-In EE Package Connect Modules for UDN-to-Electrical Connections" name="46288">Using the Built-In EE Package Connect Modules for UDN-to-Electrical Connections</a></dd>
      <dd> <a name=""></a><a href="Using_Custom_User-Defined_Nettype_and_Connect_Modules_for_UDN-to-Electrical_Connections.html" title="Using Custom User-Defined Nettype and Connect Modules for UDN-to-Electrical Connections" name="46288">Using Custom User-Defined Nettype and Connect Modules for UDN-to-Electrical Connections</a></dd>
      <p> <a name=""></a><a href="Enabling_Net_Aliasing_for_SV-UDN_Connections.html" title="Enabling Net Aliasing for SV-UDN Connections" name="46284">Enabling Net Aliasing for SV-UDN Connections</a></p>
      <p> <a name=""></a><a href="Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html" title="Wreal Connections with Concatenated Nettypes to Array of Instances" name="46284">Wreal Connections with Concatenated Nettypes to Array of Instances</a></p>
      <dd> <a name=""></a><a href="Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Example1" title="Example 1" name="46288">Example 1</a></dd>
      <dd> <a name=""></a><a href="Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Example2" title="Example 2" name="46288">Example 2</a></dd>
      <dd> <a name=""></a><a href="Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Example3" title="Example 3" name="46288">Example 3</a></dd>
      <dd> <a name=""></a><a href="Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Example4" title="Example 4" name="46288">Example 4</a></dd>
      <dd> <a name=""></a><a href="Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Limitations" title="Limitations" name="46288">Limitations</a></dd>
      <p> <a name=""></a><a href="Wreal_Connections_with_Concatenated_Wires_and_Nettype_Ports.html" title="Wreal Connections with Concatenated Wires and Nettype Ports" name="46284">Wreal Connections with Concatenated Wires and Nettype Ports</a></p>
      <h2><a href="SystemVerilog_and_AMS_Extensions.html" title="SystemVerilog and AMS Extensions" name="99512">19
</a></h2>
      <h2> <a name=""></a><a href="SystemVerilog_and_AMS_Extensions.html" title="SystemVerilog and AMS Extensions" name="853051">SystemVerilog and AMS Extensions</a></h2>
      <p> <a name=""></a><a href="SystemVerilog_Binding_on_SPICE.html" title="SystemVerilog Binding on SPICE" name="46284">SystemVerilog Binding on SPICE</a></p>
      <p> <a name=""></a><a href="Wildcard-Named_Port_Connections_in_AMS.html" title="Wildcard-Named Port Connections in AMS" name="46284">Wildcard-Named Port Connections in AMS</a></p>
      <p> <a name=""></a><a href="SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html" title="SystemVerilog Assertions on real, wreal, and electrical Nets" name="46284">SystemVerilog Assertions on real, wreal, and electrical Nets</a></p>
      <dd> <a name=""></a><a href="SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html#SystemVerilogAssertionsonreal,wreal,andelectricalNets-SystemVerilogAssertionsSVA1075291" title="SystemVerilog Assertions" name="46288">SystemVerilog Assertions</a></dd>
      <dd> <a name=""></a><a href="SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html#SystemVerilogAssertionsonreal,wreal,andelectricalNets-AnalogSystemTasksinSVA1075338" title="Analog System Tasks in SVA" name="46288">Analog System Tasks in SVA</a></dd>
      <p> <a name=""></a><a href="Using_Custom_ie_Parameter_and_Connect_Module_Names_for_UDN-to-Electrical_Connections.html" title="Using Custom ie Parameter and Connect Module Names for UDN-to-Electrical Connections" name="46284">Using Custom ie Parameter and Connect Module Names for UDN-to-Electrical Connections</a></p>
      <p> <a name=""></a><a href="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html" title="Configuring SV-AMS Connect Modules for UDN-UDN, UDN-Logic, and UDN-Real Connections" name="46284">Configuring SV-AMS Connect Modules for UDN-UDN, UDN-Logic, and UDN-Real Connections</a></p>
      <p> <a name=""></a><a href="Complex_Port_Definitions_with_User-Defined_Nettypes.html" title="Complex Port Definitions with User-Defined Nettypes" name="46284">Complex Port Definitions with User-Defined Nettypes</a></p>
      <p> <a name=""></a><a href="Using_the_SVAMS_Parser.html" title="Using the SVAMS Parser" name="46284">Using the SVAMS Parser</a></p>
      <p> <a name=""></a><a href="Variable_To_Wire__VTW__Optimization_in_Mixed-Signal_Designs.html" title="Variable To Wire (VTW) Optimization in Mixed-Signal Designs" name="46284">Variable To Wire (VTW) Optimization in Mixed-Signal Designs</a></p>
      <p> <a name=""></a><a href="Features_Enabled_Using_the_-adv_ms_Option.html" title="Features Enabled Using the -adv_ms Option" name="46284">Features Enabled Using the -adv_ms Option</a></p>
      <dd> <a name=""></a><a href="Connecting_SystemVerilog_Logic_Ports_to_Electrical_Using_Wire_Interconnects.html" title="Connecting SystemVerilog Logic Ports to Electrical Using Wire/Interconnects" name="46288">Connecting SystemVerilog Logic Ports to Electrical Using Wire/Interconnects</a></dd>
      <dd> <a name=""></a><a href="Connecting_SystemVerilog_Variable_Logic_Vector_to_SPICE_Bus.html" title="Connecting SystemVerilog Variable Logic Vector to SPICE Bus" name="46288">Connecting SystemVerilog Variable Logic Vector to SPICE Bus</a></dd>
      <dd> <a name=""></a><a href="Applying_Bit-Wise_Discipline_for_SPICE_Bus_Connections.html" title="Applying Bit-Wise Discipline for SPICE Bus Connections" name="46288">Applying Bit-Wise Discipline for SPICE Bus Connections</a></dd>
      <p> <a name=""></a><a href="Features_Enabled_Using_the_-sv_ms_Option.html" title="Features Enabled Using the -sv_ms Option" name="46284">Features Enabled Using the -sv_ms Option</a></p>
      <dd> <a name=""></a><a href="Connecting_SystemVerilog_Hierarchical_UDT_to_Electrical.html" title="Connecting SystemVerilog Hierarchical UDT to Electrical" name="46288">Connecting SystemVerilog Hierarchical UDT to Electrical</a></dd>
      <dd> <a name=""></a><a href="Coercion_for_SystemVerilog_Interfaces__Program__or_Checker_Blocks.html" title="Coercion for SystemVerilog Interfaces, Program, or Checker Blocks" name="46288">Coercion for SystemVerilog Interfaces, Program, or Checker Blocks</a></dd>
      <dd> <a name=""></a><a href="Using_Wildcard_Named_Port_Connections_in_SV_Bind_Statements.html" title="Using Wildcard&#8208;Named Port Connections in SV Bind Statements" name="46288">Using Wildcard&#8208;Named Port Connections in SV Bind Statements</a></dd>
      <dd> <a name=""></a><a href="Connecting_SystemVerilog_Interface_to_DMS_Verilog-AMS__Electrical__Signals.html" title="Connecting SystemVerilog Interface to DMS/Verilog-AMS (Electrical) Signals" name="46288">Connecting SystemVerilog Interface to DMS/Verilog-AMS (Electrical) Signals</a></dd>
      <dd> <a name=""></a><a href="Connecting_SystemVerilog_Multi-Dimensional_Array_to_SPICE_Electrical_Ports.html" title="Connecting SystemVerilog Multi-Dimensional Array to SPICE/Electrical Ports" name="46288">Connecting SystemVerilog Multi-Dimensional Array to SPICE/Electrical Ports</a></dd>
      <p> <a name=""></a><a href="Build_Time___Run_Time_Performance_Improvement_for_Mixed_Signal_Designs.html" title="Build Time &amp; Run Time Performance Improvement for Mixed Signal Designs" name="46284">Build Time &amp; Run Time Performance Improvement for Mixed Signal Designs</a></p>
      <h2><a href="Low_Power_and_Mixed-Signal_Verification.html" title="Low Power and Mixed-Signal Verification" name="99512">20
</a></h2>
      <h2> <a name=""></a><a href="Low_Power_and_Mixed-Signal_Verification.html" title="Low Power and Mixed-Signal Verification" name="853051">Low Power and Mixed-Signal Verification</a></h2>
      <p> <a name=""></a><a href="Using_Common_Power_Format_in_Mixed-Signal_Designs.html" title="Using Common Power Format in Mixed-Signal Designs" name="46284">Using Common Power Format in Mixed-Signal Designs</a></p>
      <dd> <a name=""></a><a href="Power-Smart_Connect_Modules_for_CPF.html" title="Power-Smart Connect Modules for CPF" name="46288">Power-Smart Connect Modules for CPF</a></dd>
      <dd> <a name=""></a><a href="Support_for_Multiple_Digital_Drivers.html" title="Support for Multiple Digital Drivers" name="46288">Support for Multiple Digital Drivers</a></dd>
      <dd> <a name=""></a><a href="ie_Card_Parameters_for_Power-Smart_Connect_Modules.html" title="ie Card Parameters for Power-Smart Connect Modules" name="46288">ie Card Parameters for Power-Smart Connect Modules</a></dd>
      <dd> <a name=""></a><a href="Power_Aware_Modeling_in_Common_Power_Format.html" title="Power Aware Modeling in Common Power Format" name="46288">Power Aware Modeling in Common Power Format</a></dd>
      <dd> <a name=""></a><a href="Connecting_Design_Supply_Net_to_CPF_Power_Domain_and_Design_Net.html" title="Connecting Design Supply Net to CPF Power Domain and Design Net" name="46288">Connecting Design Supply Net to CPF Power Domain and Design Net</a></dd>
      <dd> <a name=""></a><a href="Support_for_Transition_Slope_of_Power_Supply_in_CPF-Controlled_Analog_Block_.html" title="Support for Transition Slope of Power Supply in CPF-Controlled Analog Block&#160;" name="46288">Support for Transition Slope of Power Supply in CPF-Controlled Analog Block&#160;</a></dd>
      <dl><dd><dl><dd> <a name=""></a><a href="Support_for_Transition_Slope_of_Power_Supply_in_CPF-Controlled_Analog_Block_.html#SupportforTransitionSlopeofPowerSupplyinCPFControlledAnalogBlock-create_level_shifterReferringtothePowerSupplyofSmartIEfromAnalogSideLocally" title="Referring to the Power Supply of Smart IE from Analog Side Locally" name="46288">Referring to the Power Supply of Smart IE from Analog Side Locally</a></dd></dl></dd></dl>
      <dd> <a name=""></a><a href="Checking_Conflicting_Power_Domains_on_Mixed-Signal_Boundary.html" title="Checking Conflicting Power Domains on Mixed-Signal Boundary" name="46288">Checking Conflicting Power Domains on Mixed-Signal Boundary</a></dd>
      <dd> <a name=""></a><a href="Using_wreal_Data_Type_in_Mixed-Signal_Designs_with_CPF.html" title="Using wreal Data Type in Mixed-Signal Designs with CPF" name="46288">Using wreal Data Type in Mixed-Signal Designs with CPF</a></dd>
      <dl><dd><dl><dd> <a name=""></a><a href="Using_wreal_Data_Type_in_Mixed-Signal_Designs_with_CPF.html#UsingwrealDataTypeinMixedSignalDesignswithCPF-PowerCorruptionontheBoundaryPortofaWrealModel" title="Power Corruption on the Boundary Port of a Wreal Model" name="46288">Power Corruption on the Boundary Port of a Wreal Model</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Using_wreal_Data_Type_in_Mixed-Signal_Designs_with_CPF.html#UsingwrealDataTypeinMixedSignalDesignswithCPF-wrealincpfWrealExpressionsinCPF" title="Wreal Expressions in CPF" name="46288">Wreal Expressions in CPF</a></dd></dl></dd></dl>
      <dd> <a name=""></a><a href="Specifying_Boundary_Ports_and_Macro_Models.html" title="Specifying Boundary Ports and Macro Models" name="46288">Specifying Boundary Ports and Macro Models</a></dd>
      <dd> <a name=""></a><a href="Using_Electrical_Expressions_in_CPF.html" title="Using Electrical Expressions in CPF" name="46288">Using Electrical Expressions in CPF</a></dd>
      <dd> <a name=""></a><a href="Feedthrough_Wire_Analysis.html" title="Feedthrough Wire Analysis" name="46288">Feedthrough Wire Analysis</a></dd>
      <p> <a name=""></a><a href="Using_the_IEEE_1801_Standard_in_Mixed-Signal_Designs.html" title="Using the IEEE 1801 Standard in Mixed-Signal Designs" name="46284">Using the IEEE 1801 Standard in Mixed-Signal Designs</a></p>
      <dd> <a name=""></a><a href="Power_Smart_Connect_Modules_for_IEEE_1801.html" title="Power Smart Connect Modules for IEEE 1801" name="46288">Power Smart Connect Modules for IEEE 1801</a></dd>
      <dd> <a name=""></a><a href="Specifying_Power_Intent_on_Mixed-Signal_Blocks.html" title="Specifying Power Intent on Mixed-Signal Blocks" name="46288">Specifying Power Intent on Mixed-Signal Blocks</a></dd>
      <dd> <a name=""></a><a href="Power-Aware_Analog_RNM_Blocks.html" title="Power-Aware Analog/RNM Blocks" name="46288">Power-Aware Analog/RNM Blocks</a></dd>
      <dd> <a name=""></a><a href="Specifying_Parameter_Values_for_Connect_Modules_on_Power_Supply_Nets.html" title="Specifying Parameter Values for Connect Modules on Power Supply Nets" name="46288">Specifying Parameter Values for Connect Modules on Power Supply Nets</a></dd>
      <dd> <a name=""></a><a href="Automatic_Supply_Connections_in_Mixed_Signal_Designs_with_Liberty_Model.html" title="Automatic Supply Connections in Mixed&#8208;Signal Designs with Liberty Model" name="46288">Automatic Supply Connections in Mixed&#8208;Signal Designs with Liberty Model</a></dd>
      <dl><dd><dl><dd> <a name=""></a><a href="Enabling_Automatic_Supply_Connection_in_Designs_with_Higher_HDL_Connections.html" title="Enabling Automatic Supply Connection in Designs with Higher HDL Connections" name="46288">Enabling Automatic Supply Connection in Designs with Higher HDL Connections</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Enabling_Automatic_Supply_Connection_in_Designs_Using_Liberty_Models_with_a_Default_VCT_Value.html" title="Enabling Automatic Supply Connection in Designs Using Liberty Models with a Default VCT Value" name="46288">Enabling Automatic Supply Connection in Designs Using Liberty Models with a Default VCT Value</a></dd></dl></dd></dl>
      <dd> <a name=""></a><a href="Enabling_SystemVerilog_Interface_in_LP-MS_Designs.html" title="Enabling SystemVerilog Interface in LP-MS Designs" name="46288">Enabling SystemVerilog Interface in LP-MS Designs</a></dd>
      <h2><a href="SystemC_Integration_for_Mixed-Signal_Verification.html" title="SystemC Integration for Mixed-Signal Verification" name="99512">21
</a></h2>
      <h2> <a name=""></a><a href="SystemC_Integration_for_Mixed-Signal_Verification.html" title="SystemC Integration for Mixed-Signal Verification" name="853051">SystemC Integration for Mixed-Signal Verification</a></h2>
      <p> <a name=""></a><a href="Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html" title="Instantiating Verilog-AMS and VHDL-AMS in SystemC" name="46284">Instantiating Verilog-AMS and VHDL-AMS in SystemC</a></p>
      <dd> <a name=""></a><a href="Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html#InstantiatingVerilogAMSandVHDLAMSinSystemC-1075563PreparingandUsingWrappersandShells" title="Preparing and Using Wrappers and Shells" name="46288">Preparing and Using Wrappers and Shells</a></dd>
      <dd> <a name=""></a><a href="Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html#InstantiatingVerilogAMSandVHDLAMSinSystemC-1075679PreparingInterfaceModules" title="Preparing Interface Modules" name="46288">Preparing Interface Modules</a></dd>
      <dl><dd><dl><dd> <a name=""></a><a href="Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html#InstantiatingVerilogAMSandVHDLAMSinSystemC-Example:InterfaceModuleforConnectingSystemCDoubletoVerilog-AMSElectrical" title="Example: Interface Module for Connecting SystemC Double to Verilog-AMS Electrical" name="46288">Example: Interface Module for Connecting SystemC Double to Verilog-AMS Electrical</a></dd></dl></dd></dl>
      <dd> <a name=""></a><a href="Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html#InstantiatingVerilogAMSandVHDLAMSinSystemC-1075856GuidelinesforUsingAMSModulesinSystemCModels" title="Guidelines for Using AMS Modules in SystemC Models" name="46288">Guidelines for Using AMS Modules in SystemC Models</a></dd>
      <dd> <a name=""></a><a href="The_xmshell_Command.html" title="The xmshell Command" name="46288">The xmshell Command</a></dd>
      <dl><dd><dl><dd> <a name=""></a><a href="The_xmshell_Command.html#ThexmshellCommand-xmshellCommandSyntax" title="xmshell Command Syntax" name="46288">xmshell Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="The_xmshell_Command.html#ThexmshellCommand-xmshellCommandOptions" title="xmshell&#160;Command Options" name="46288">xmshell&#160;Command Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="The_xmshell_Command.html#ThexmshellCommand-ExamplesofthexmshellCommand" title="Examples of the xmshell Command" name="46288">Examples of the xmshell Command</a></dd></dl></dd></dl>
      <h2><a href="Incremental_Elaboration_for_Mixed-Signal.html" title="Incremental Elaboration for Mixed-Signal" name="99512">22
</a></h2>
      <h2> <a name=""></a><a href="Incremental_Elaboration_for_Mixed-Signal.html" title="Incremental Elaboration for Mixed-Signal" name="853051">Incremental Elaboration for Mixed-Signal</a></h2>
      <p> <a name=""></a><a href="Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-UseModelsofIncrementalElaboration" title="Use Models of Incremental Elaboration" name="46284">Use Models of Incremental Elaboration</a></p>
      <dd> <a name=""></a><a href="Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-PartitioningforUVMTestModifications" title="Partitioning for UVM Test Modifications" name="46288">Partitioning for UVM Test Modifications</a></dd>
      <dd> <a name=""></a><a href="Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-PartitioningforaStableDUT" title="Partitioning for a Stable DUT" name="46288">Partitioning for a Stable DUT</a></dd>
      <dd> <a name=""></a><a href="Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-FlexiblePartitioningforComplexSOCs" title="Flexible Partitioning for Complex SOCs" name="46288">Flexible Partitioning for Complex SOCs</a></dd>
      <p> <a name=""></a><a href="Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-UnsupportedScenariosofIncrementalElaborationforMixed-Signal" title="Unsupported Scenarios of Incremental Elaboration for Mixed-Signal" name="46284">Unsupported Scenarios of Incremental Elaboration for Mixed-Signal</a></p>
      <p> <a name=""></a><a href="Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-LimitationsofIncrementalElaborationforMixed-Signal" title="Limitations of Incremental Elaboration for Mixed-Signal" name="46284">Limitations of Incremental Elaboration for Mixed-Signal</a></p>
      <p> <a name=""></a><a href="Incremental_Elaboration_at_SV-RNM_Partition_Boundary.html" title="Incremental Elaboration at SV-RNM Partition Boundary" name="46284">Incremental Elaboration at SV-RNM Partition Boundary</a></p>
      <dd> <a name=""></a><a href="Auto-Partitioning_Designs_with_SV-RNM_Ports.html" title="Auto-Partitioning Designs with SV-RNM Ports" name="46288">Auto-Partitioning Designs with SV-RNM Ports</a></dd>
      <dd> <a name=""></a><a href="Coercion_of_User-Defined_Nettype__UDN__across_Partition_Boundaries.html" title="Coercion of User-Defined Nettype (UDN) across Partition Boundaries" name="46288">Coercion of User-Defined Nettype (UDN) across Partition Boundaries</a></dd>
      <p> <a name=""></a><a href="Incremental_Elaboration_in_Designs_with_UNL_Netlists.html" title="Incremental Elaboration in Designs with UNL Netlists" name="46284">Incremental Elaboration in Designs with UNL Netlists</a></p>
      <p> <a name=""></a><a href="Incremental_Elaboration_in_OOMR_Connections.html" title="Incremental Elaboration in OOMR Connections" name="46284">Incremental Elaboration in OOMR Connections</a></p>
      <p> <a name=""></a><a href="Incremental_Elaboration_in_Low-Power_Mixed-Signal_Designs.html" title="Incremental Elaboration in Low-Power Mixed-Signal Designs" name="46284">Incremental Elaboration in Low-Power Mixed-Signal Designs</a></p>
      <p> <a name=""></a><a href="Cloning_of_Replicated_Modules.html" title="Cloning of Replicated Modules" name="46284">Cloning of Replicated Modules</a></p>
      <h2><a href="Appendix_A__Updating_Legacy_Libraries_and_Netlists.html" title="Appendix A: Updating Legacy Libraries and Netlists" name="99512">
</a></h2>
      <h2> <a name=""></a><a href="Appendix_A__Updating_Legacy_Libraries_and_Netlists.html" title="Appendix A: Updating Legacy Libraries and Netlists" name="853051">Appendix A: Updating Legacy Libraries and Netlists</a></h2>
      <h2><a href="Appendix_B__Tcl-Based_Debugging.html" title="Appendix B: Tcl-Based Debugging" name="99512">
</a></h2>
      <h2> <a name=""></a><a href="Appendix_B__Tcl-Based_Debugging.html" title="Appendix B: Tcl-Based Debugging" name="853051">Appendix B: Tcl-Based Debugging</a></h2>
      <p> <a name=""></a><a href="analog.html" title="analog" name="46284">analog</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="analog.html#analog-analogCommandSyntax" title="analog Command Syntax" name="46288">analog Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="analog.html#analog-analogCommandOptions" title="analog Command Options" name="46288">analog Command Options</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="call.html" title="call" name="46284">call</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="call.html#call-callCommandSyntax" title="call Command Syntax" name="46288">call Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="call.html#call-1032920callCommandOptions" title="call Command Options" name="46288">call Command Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="call.html#call-callCommandArguments" title="call Command Arguments" name="46288">call Command Arguments</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="call.html#call-callCommandExamples" title="call Command Examples" name="46288">call Command Examples</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="deposit.html" title="deposit" name="46284">deposit</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="deposit.html#deposit-depositCommandSyntax" title="deposit Command Syntax" name="46288">deposit Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="deposit.html#deposit-depositCommandOptions" title="deposit Command Options" name="46288">deposit Command Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="deposit.html#deposit-depositCommandExample" title="deposit Command Example" name="46288">deposit Command Example</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="describe.html" title="describe" name="46284">describe</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="describe.html#describe-describeCommandSyntax" title="describe Command Syntax" name="46288">describe Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="describe.html#describe-describeCommandOptions" title="describe Command Options" name="46288">describe Command Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="describe.html#describe-describeCommandExamples" title="describe Command Examples" name="46288">describe Command Examples</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="drivers.html" title="drivers" name="46284">drivers</a></p>
      <dd> <a name=""></a><a href="drivers.html#drivers-driversCommandSyntax" title="drivers Command Syntax" name="46288">drivers Command Syntax</a></dd>
      <dd> <a name=""></a><a href="drivers.html#drivers-driversCommandOptions" title="drivers Command Options" name="46288">drivers Command Options</a></dd>
      <dd> <a name=""></a><a href="drivers.html#drivers-1033277driversCommandExamples" title="drivers Command&#160;Examples" name="46288">drivers Command&#160;Examples</a></dd>
      <dd> <a name=""></a><a href="drivers_Command_Report_Format.html" title="drivers Command Report Format" name="46288">drivers Command Report Format</a></dd>
      <dl><dd><dl><dd> <a name=""></a><a href="drivers_Command_Report_Format.html#driversCommandReportFormat-1033216VerilogSignals" title="Verilog Signals" name="46288">Verilog Signals</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="drivers_Command_Report_Format.html#driversCommandReportFormat-vhdl_driver_reportVHDLSignals" title="VHDL Signals" name="46288">VHDL Signals</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="exit.html" title="exit" name="46284">exit</a></p>
      <dd> <a name=""></a><a href="exit.html#exit-exitCommandSyntax" title="exit Command Syntax" name="46288">exit Command Syntax</a></dd>
      <dd> <a name=""></a><a href="exit.html#exit-exitCommandOptions" title="exit Command Options" name="46288">exit Command Options</a></dd>
      <p> <a name=""></a><a href="finish.html" title="finish" name="46284">finish</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="finish.html#finish-finishCommandSyntax" title="finish Command Syntax" name="46288">finish Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="finish.html#finish-finishCommandOptions" title="finish Command Options" name="46288">finish Command Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="finish.html#finish-finishCommandExamples" title="finish Command Examples" name="46288">finish Command Examples</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="force.html" title="force" name="46284">force</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="force.html#force-forceCommandSyntax" title="force Command Syntax" name="46288">force Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="force.html#force-forceCommandOptions" title="force Command Options" name="46288">force Command Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="force.html#force-forceCommandExamples" title="force Command&#160;Examples" name="46288">force Command&#160;Examples</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="get_analog_param.html" title="get_analog_param" name="46284">get_analog_param</a></p>
      <dd> <a name=""></a><a href="get_analog_param.html#get_analog_param-get_analog_paramCommandSyntax" title="get_analog_param Command Syntax" name="46288">get_analog_param Command Syntax</a></dd>
      <dd> <a name=""></a><a href="get_analog_param.html#get_analog_param-get_analog_paramOptsget_analog_paramCommandOptions" title="get_analog_param Command Options" name="46288">get_analog_param Command Options</a></dd>
      <p> <a name=""></a><a href="probe.html" title="probe" name="46284">probe</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="probe.html#probe-1033578probeCommandSyntax" title="probe Command Syntax" name="46288">probe Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="probe.html#probe-probeCommandOptions" title="probe Command Options" name="46288">probe Command Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="probe.html#probe-probeCommandExamples" title="probe Command Examples" name="46288">probe Command Examples</a></dd></dl></dd></dl>
      <dd> <a name=""></a><a href="Probing_Built-In_and_User-Defined_Nettypes.html" title="Probing Built-In and User-Defined Nettypes" name="46288">Probing Built-In and User-Defined Nettypes</a></dd>
      <dd> <a name=""></a><a href="Probing_SPICE_Ports.html" title="Probing SPICE Ports" name="46288">Probing SPICE Ports</a></dd>
      <p> <a name=""></a><a href="release.html" title="release" name="46284">release</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="release.html#release-releaseCommandSyntax" title="release Command Syntax" name="46288">release Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="release.html#release-releaseCommandOptions" title="release Command Options" name="46288">release Command Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="release.html#release-releaseCommandExamples" title="release Command Examples" name="46288">release Command Examples</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="reset.html" title="reset" name="46284">reset</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="reset.html#reset-resetCommandSyntax" title="reset Command Syntax" name="46288">reset Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="reset.html#reset-resetCommandOptions" title="reset Command&#160;Options" name="46288">reset Command&#160;Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="reset.html#reset-resetCommandExample" title="reset Command Example" name="46288">reset Command Example</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="restart.html" title="restart" name="46284">restart</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="restart.html#restart-restartCommandSyntax" title="restart Command Syntax" name="46288">restart Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="restart.html#restart-restartCommandOptions" title="restart Command Options" name="46288">restart Command Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="restart.html#restart-restartCommandLimitations" title="restart Command Limitations" name="46288">restart Command Limitations</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="restart.html#restart-restartCommandExamples" title="restart Command Examples" name="46288">restart Command Examples</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="run.html" title="run" name="46284">run</a></p>
      <dd> <a name=""></a><a href="run.html#run-runCommandSyntax" title="run Command&#160;Syntax" name="46288">run Command&#160;Syntax</a></dd>
      <dd> <a name=""></a><a href="run.html#run-runCommandOptions" title="run Command&#160;Options" name="46288">run Command&#160;Options</a></dd>
      <dd> <a name=""></a><a href="run.html#run-runCommandExamples" title="run Command Examples" name="46288">run Command Examples</a></dd>
      <p> <a name=""></a><a href="save.html" title="save" name="46284">save</a></p>
      <dd> <a name=""></a><a href="save.html#save-saveCommandSyntax" title="save Command&#160;Syntax" name="46288">save Command&#160;Syntax</a></dd>
      <dd> <a name=""></a><a href="save.html#save-saveCommandOptions" title="save Command Options" name="46288">save Command Options</a></dd>
      <dd> <a name=""></a><a href="save.html#save-saveCommandExamples" title="save Command&#160;Examples" name="46288">save Command&#160;Examples</a></dd>
      <p> <a name=""></a><a href="scope.html" title="scope" name="46284">scope</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="scope.html#scope-scopeCommandSyntax" title="scope Command Syntax" name="46288">scope Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="scope.html#scope-scopeCommandOptions" title="scope Command&#160;Options" name="46288">scope Command&#160;Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="scope.html#scope-scopeCommandExample" title="scope Command Example" name="46288">scope Command Example</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="set_analog_param.html" title="set_analog_param" name="46284">set_analog_param</a></p>
      <dd> <a name=""></a><a href="set_analog_param.html#set_analog_param-set_analog_paramCommandSyntax" title="set_analog_param Command Syntax" name="46288">set_analog_param Command Syntax</a></dd>
      <dd> <a name=""></a><a href="set_analog_param.html#set_analog_param-set_analog_paramOptset_analog_paramCommandOptions" title="set_analog_param Command Options" name="46288">set_analog_param Command Options</a></dd>
      <p> <a name=""></a><a href="status.html" title="status" name="46284">status</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="status.html#status-statusCommandSyntax" title="status Command Syntax" name="46288">status Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="status.html#status-statusCommandOptions" title="status Command Options" name="46288">status Command Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="status.html#status-statusCommandExample" title="status Command Example" name="46288">status Command Example</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="stop.html" title="stop" name="46284">stop</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="stop.html#stop-Syntax" title="Syntax" name="46288">Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="stop.html#stop-ModifiersandOptions" title="Modifiers and Options" name="46288">Modifiers and Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="stop.html#stop-Example" title="Example" name="46288">Example</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="stop.html#stop-1035041TclExpressionsasArguments" title="Tcl Expressions as Arguments" name="46288">Tcl Expressions as Arguments</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="strobe.html" title="strobe" name="46284">strobe</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="strobe.html#strobe-strobeCommandSyntax" title="strobe Command Syntax" name="46288">strobe Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="strobe.html#strobe-strobeCommandOptions" title="strobe Command Options" name="46288">strobe Command Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="strobe.html#strobe-strobeCommandExamples" title="strobe Command Examples" name="46288">strobe Command Examples</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="time.html" title="time" name="46284">time</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="time.html#time-timeCommandSyntax" title="time Command Syntax" name="46288">time Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="time.html#time-timeCommandOptions" title="time Command Options" name="46288">time Command Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="time.html#time-timeCommandExamples" title="time Command Examples" name="46288">time Command Examples</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="value.html" title="value" name="46284">value</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="value.html#value-valueCommandSyntax" title="&#160;value Command Syntax" name="46288">&#160;value Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="value.html#value-valueCommandOptions" title="value Command&#160;Options" name="46288">value Command&#160;Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="value.html#value-valueCommandExample" title="value Command Example" name="46288">value Command Example</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="where.html" title="where" name="46284">where</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="where.html#where-whereCommandSyntax" title="where Command Syntax" name="46288">where Command Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="where.html#where-whereCommandOptions" title="where Command&#160;Options" name="46288">where Command&#160;Options</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="where.html#where-whereCommandExample" title="where Command&#160;Example" name="46288">where Command&#160;Example</a></dd></dl></dd></dl>
      <dd> <a name=""></a><a href="Specifying_Unnamed_Branch_Objects_in_Tcl_Commands.html" title="Specifying Unnamed Branch Objects in Tcl Commands" name="46288">Specifying Unnamed Branch Objects in Tcl Commands</a></dd>
      <h2><a href="Appendix_C__Source_Protection.html" title="Appendix C: Source Protection" name="99512">
</a></h2>
      <h2> <a name=""></a><a href="Appendix_C__Source_Protection.html" title="Appendix C: Source Protection" name="853051">Appendix C: Source Protection</a></h2>
      <p> <a name=""></a><a href="Appendix_C__Source_Protection.html#AppendixC:SourceProtection-1017162Verilog-AMSProtection" title="Verilog-AMS Protection" name="46284">Verilog-AMS Protection</a></p>
      <p> <a name=""></a><a href="Appendix_C__Source_Protection.html#AppendixC:SourceProtection-1017164ProtectionGuidelinesforAutomaticallyInsertedConnectModules" title="Protection Guidelines for Automatically Inserted Connect Modules" name="46284">Protection Guidelines for Automatically Inserted Connect Modules</a></p>
      <p> <a name=""></a><a href="Appendix_C__Source_Protection.html#AppendixC:SourceProtection-1017171ForcedUseofCMI3.0" title="Forced Use of CMI 3.0" name="46284">Forced Use of CMI 3.0</a></p>
      <p> <a name=""></a><a href="Using_xmprotect_for_Source_Protection.html" title="Using xmprotect for Source Protection" name="46284">Using xmprotect for Source Protection</a></p>
      <dd> <a name=""></a><a href="Using_xmprotect_for_Source_Protection.html#UsingxmprotectforSourceProtection-1017093ExamplesofUsingtheProtectionPragmas" title="Examples of Using the Protection Pragmas" name="46288">Examples of Using the Protection Pragmas</a></dd>
      <dd> <a name=""></a><a href="Protecting_All_Modules_in_a_Source_Description.html" title="Protecting All Modules in a Source Description" name="46288">Protecting All Modules in a Source Description</a></dd>
      <p> <a name=""></a><a href="Using_spectre_encrypt_for_Source_Protection.html" title="Using spectre_encrypt for Source Protection" name="46284">Using spectre_encrypt for Source Protection</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Using_spectre_encrypt_for_Source_Protection.html#Usingspectre_encryptforSourceProtection-spectre_encryptThespectre_encryptCommand" title="The spectre_encrypt Command" name="46288">The spectre_encrypt Command</a></dd></dl></dd></dl>
      <h2><a href="Appendix_D__Profiler_for_Performance_Analysis.html" title="Appendix D: Profiler for Performance Analysis" name="99512">
</a></h2>
      <h2> <a name=""></a><a href="Appendix_D__Profiler_for_Performance_Analysis.html" title="Appendix D: Profiler for Performance Analysis" name="853051">Appendix D: Profiler for Performance Analysis</a></h2>
      <dd> <a name=""></a><a href="Appendix_D__Profiler_for_Performance_Analysis.html#AppendixD:ProfilerforPerformanceAnalysis-Mixed-SignalSimulationSummary" title="Mixed-Signal Simulation Summary" name="46288">Mixed-Signal Simulation Summary</a></dd>
      <dd> <a name=""></a><a href="Appendix_D__Profiler_for_Performance_Analysis.html#AppendixD:ProfilerforPerformanceAnalysis-DigitalSimulationProfileResults" title="Digital Simulation Profile Results" name="46288">Digital Simulation Profile Results</a></dd>
      <dd> <a name=""></a><a href="Appendix_D__Profiler_for_Performance_Analysis.html#AppendixD:ProfilerforPerformanceAnalysis-AnalogSimulationProfileResults" title="Analog Simulation Profile Results" name="46288">Analog Simulation Profile Results</a></dd>
      <h2><a href="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html" title="Appendix E: Migration of prop.cfg file to an amsd Block" name="99512">
</a></h2>
      <h2> <a name=""></a><a href="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html" title="Appendix E: Migration of prop.cfg file to an amsd Block" name="853051">Appendix E: Migration of prop.cfg file to an amsd Block</a></h2>
      <p> <a name=""></a><a href="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-stringpropsourcefileTranslation" title="string prop sourcefile Translation" name="46284">string prop sourcefile Translation</a></p>
      <p> <a name=""></a><a href="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-cell,inst,andpathTranslations1039694" title="cell, inst, and path Translations" name="46284">cell, inst, and path Translations</a></p>
      <dd> <a name=""></a><a href="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-cell" title="cell" name="46288">cell</a></dd>
      <dd> <a name=""></a><a href="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-1039884inst" title="inst&#160;" name="46288">inst&#160;</a></dd>
      <dd> <a name=""></a><a href="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-instpathpath" title="path" name="46288">path</a></dd>
      <p> <a name=""></a><a href="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-StubInstanceTranslations1040341stubInstance" title="Stub Instance Translations" name="46284">Stub Instance Translations</a></p>
      <p> <a name=""></a><a href="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-defaultTranslationsdefault1040771" title="default Translations" name="46284">default Translations</a></p>
      <p> <a name=""></a><a href="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-stringprophdl_cellTranslation1040194hdl_cell" title="string prop hdl_cell Translation" name="46284">string prop hdl_cell Translation</a></p>
      <p> <a name=""></a><a href="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-stringpropsim_stubTranslation1040362sim_stub" title="string prop sim_stub Translation" name="46284">string prop sim_stub Translation</a></p>
      <p> <a name=""></a><a href="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-stringpropsourcefile_optsTranslations1040626sourcefile_opts" title="string prop sourcefile_opts Translations" name="46284">string prop sourcefile_opts Translations</a></p>
      <h2><a href="Glossary.html" title="Glossary" name="99512">23
</a></h2>
      <h2> <a name=""></a><a href="Glossary.html" title="Glossary" name="853051">Glossary</a></h2>


    </div>
    <br>
    <br>
    <a href="#pagetop">Return to top of page</a>
    <br>
  </div>
   
    <footer>                                                                                                               
    <nav class="navigation">                                                                                             
    <b><em><a href="#pagetop" id="prev" title="TOC">^ </a></em></b>  
    <b><em><a href="Product_and_Licensing_Information_for_Mixed-Signal_Designs.html" id="nex" title="Next">Next</a></em></b>  
    </nav>  
    <div>  
      For further assistance, contact <a href="https://support.cadence.com" >Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.                               
    </div>  
    </footer>
     
    <br>
  </body>
</html>
