Protel Design System Design Rule Check
PCB File : \\Mac\Home\Documents\GitHub\USV-Central-Controller-Board-PCB\USV-Central Controller Board.PcbDoc
Date     : 2022-07-14
Time     : 6:03:56 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.245mm) (Max=0.355mm) (Preferred=0.355mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.245mm) (Max=0.355mm) (Preferred=0.355mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C10-1(7.279mm,45.593mm) on Top Layer And Pad C10-2(5.929mm,45.593mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C1-1(119.126mm,35.522mm) on Top Layer And Pad C1-2(119.126mm,37.122mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C11-1(7.239mm,43.053mm) on Top Layer And Pad C11-2(5.889mm,43.053mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C12-1(58.46mm,16.129mm) on Top Layer And Pad C12-2(57.11mm,16.129mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C13-1(84.201mm,11.898mm) on Top Layer And Pad C13-2(84.201mm,13.248mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C14-1(113.665mm,29.807mm) on Top Layer And Pad C14-2(113.665mm,31.407mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C16-1(47.752mm,36.496mm) on Top Layer And Pad C16-2(47.752mm,37.846mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C18-1(13.843mm,45.045mm) on Top Layer And Pad C18-2(13.843mm,46.395mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C19-1(26.67mm,41.656mm) on Top Layer And Pad C19-2(26.67mm,43.006mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C20-1(30.099mm,41.364mm) on Top Layer And Pad C20-2(30.099mm,42.964mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C2-1(117.221mm,30.186mm) on Top Layer And Pad C2-2(117.221mm,31.536mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C21-1(33.02mm,36.576mm) on Top Layer And Pad C21-2(33.02mm,35.226mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C22-1(47.625mm,32.726mm) on Top Layer And Pad C22-2(47.625mm,34.076mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C23-1(51.054mm,32.055mm) on Top Layer And Pad C23-2(51.054mm,33.655mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C24-1(142.113mm,51.348mm) on Top Layer And Pad C24-2(142.113mm,49.998mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C25-1(123.19mm,49.824mm) on Top Layer And Pad C25-2(123.19mm,48.474mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C26-1(122.809mm,13.248mm) on Top Layer And Pad C26-2(122.809mm,11.898mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C27-1(115.443mm,13.248mm) on Top Layer And Pad C27-2(115.443mm,11.898mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C28-1(93.686mm,71.247mm) on Top Layer And Pad C28-2(95.036mm,71.247mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C29-1(104.14mm,35.346mm) on Top Layer And Pad C29-2(104.14mm,33.996mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C6-1(59.563mm,69.643mm) on Top Layer And Pad C6-2(59.563mm,70.993mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C7-1(63.119mm,69.556mm) on Top Layer And Pad C7-2(63.119mm,70.906mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C8-1(40.854mm,16.002mm) on Top Layer And Pad C8-2(42.204mm,16.002mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C9-1(7.319mm,48.006mm) on Top Layer And Pad C9-2(5.969mm,48.006mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1 Raspberry Pi-1(131.278mm,93.337mm) on Top Layer And Pad J1 Raspberry Pi-2(130.628mm,93.337mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1 Raspberry Pi-2(130.628mm,93.337mm) on Top Layer And Pad J1 Raspberry Pi-3(129.978mm,93.337mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1 Raspberry Pi-3(129.978mm,93.337mm) on Top Layer And Pad J1 Raspberry Pi-4(129.328mm,93.337mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1 Raspberry Pi-4(129.328mm,93.337mm) on Top Layer And Pad J1 Raspberry Pi-5(128.678mm,93.337mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R10-1(34.671mm,87.615mm) on Top Layer And Pad R10-2(34.671mm,88.915mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R1-1(119.888mm,30.211mm) on Top Layer And Pad R1-2(119.888mm,31.511mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R11-1(29.21mm,87.615mm) on Top Layer And Pad R11-2(29.21mm,88.915mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R12-1(24.384mm,88.123mm) on Top Layer And Pad R12-2(24.384mm,89.423mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R13-1(72.898mm,9.51mm) on Top Layer And Pad R13-2(72.898mm,10.81mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R14-1(117.221mm,27.163mm) on Top Layer And Pad R14-2(117.221mm,28.463mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R15-1(13.716mm,41.895mm) on Top Layer And Pad R15-2(13.716mm,43.195mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R16-1(10.795mm,46.624mm) on Top Layer And Pad R16-2(10.795mm,45.324mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R17-1(34.163mm,30.129mm) on Top Layer And Pad R17-2(34.163mm,28.829mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R18-1(31.526mm,32.385mm) on Top Layer And Pad R18-2(30.226mm,32.385mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R19-1(95.138mm,74.422mm) on Top Layer And Pad R19-2(93.838mm,74.422mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R20-1(95.265mm,76.2mm) on Top Layer And Pad R20-2(93.965mm,76.2mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R2-1(131.191mm,89.423mm) on Top Layer And Pad R2-2(131.191mm,88.123mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R21-1(101.473mm,34.021mm) on Top Layer And Pad R21-2(101.473mm,35.321mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R22-1(106.426mm,34.021mm) on Top Layer And Pad R22-2(106.426mm,35.321mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R23-1(138.938mm,49.896mm) on Top Layer And Pad R23-2(138.938mm,51.196mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R24-1(144.526mm,50.15mm) on Top Layer And Pad R24-2(144.526mm,51.45mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R26-1(125.349mm,48.372mm) on Top Layer And Pad R26-2(125.349mm,49.672mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R27-1(124.699mm,12.065mm) on Top Layer And Pad R27-2(125.999mm,12.065mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R28-1(117.714mm,11.557mm) on Top Layer And Pad R28-2(119.014mm,11.557mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R3-1(43.576mm,65.405mm) on Top Layer And Pad R3-2(42.276mm,65.405mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R4-1(42.134mm,17.907mm) on Top Layer And Pad R4-2(43.434mm,17.907mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R5-1(43.576mm,67.691mm) on Top Layer And Pad R5-2(42.276mm,67.691mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R6-1(57.038mm,18.161mm) on Top Layer And Pad R6-2(55.738mm,18.161mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R7-1(13.716mm,80.884mm) on Top Layer And Pad R7-2(13.716mm,82.184mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R8-1(10.033mm,80.884mm) on Top Layer And Pad R8-2(10.033mm,82.184mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R9-1(73.025mm,13.066mm) on Top Layer And Pad R9-2(73.025mm,14.366mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad U3-1(76.221mm,13.253mm) on Top Layer And Pad U3-2(76.221mm,12.603mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad U3-10(82.021mm,10.653mm) on Top Layer And Pad U3-11(82.021mm,11.303mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad U3-10(82.021mm,10.653mm) on Top Layer And Pad U3-9(82.021mm,10.003mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad U3-11(82.021mm,11.303mm) on Top Layer And Pad U3-12(82.021mm,11.953mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad U3-12(82.021mm,11.953mm) on Top Layer And Pad U3-13(82.021mm,12.603mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad U3-13(82.021mm,12.603mm) on Top Layer And Pad U3-14(82.021mm,13.253mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad U3-2(76.221mm,12.603mm) on Top Layer And Pad U3-3(76.221mm,11.953mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad U3-3(76.221mm,11.953mm) on Top Layer And Pad U3-4(76.221mm,11.303mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad U3-4(76.221mm,11.303mm) on Top Layer And Pad U3-5(76.221mm,10.653mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad U3-5(76.221mm,10.653mm) on Top Layer And Pad U3-6(76.221mm,10.003mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad U3-6(76.221mm,10.003mm) on Top Layer And Pad U3-7(76.221mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad U3-8(82.021mm,9.353mm) on Top Layer And Pad U3-9(82.021mm,10.003mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-1(123.231mm,6.305mm) on Top Layer And Pad U6-2(123.881mm,6.305mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-2(123.881mm,6.305mm) on Top Layer And Pad U6-3(124.531mm,6.305mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-3(124.531mm,6.305mm) on Top Layer And Pad U6-4(125.181mm,6.305mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-5(125.181mm,10.205mm) on Top Layer And Pad U6-6(124.531mm,10.205mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-6(124.531mm,10.205mm) on Top Layer And Pad U6-7(123.881mm,10.205mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-7(123.881mm,10.205mm) on Top Layer And Pad U6-8(123.231mm,10.205mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-1(116.373mm,6.051mm) on Top Layer And Pad U7-2(117.023mm,6.051mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-2(117.023mm,6.051mm) on Top Layer And Pad U7-3(117.673mm,6.051mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-3(117.673mm,6.051mm) on Top Layer And Pad U7-4(118.323mm,6.051mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-5(118.323mm,9.951mm) on Top Layer And Pad U7-6(117.673mm,9.951mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-6(117.673mm,9.951mm) on Top Layer And Pad U7-7(117.023mm,9.951mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-7(117.023mm,9.951mm) on Top Layer And Pad U7-8(116.373mm,9.951mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
Rule Violations :79

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (102.392mm,38.982mm) on Top Overlay And Pad D8-1(102.392mm,39.632mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (121.808mm,53.587mm) on Top Overlay And Pad D11-1(121.808mm,54.237mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (139.842mm,55.365mm) on Top Overlay And Pad D10-1(139.842mm,56.015mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Boot-3(56.968mm,13.672mm) on Top Layer And Text "C12" (57.166mm,14.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-1(7.279mm,45.593mm) on Top Layer And Track (5.204mm,44.893mm)(8.004mm,44.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-1(7.279mm,45.593mm) on Top Layer And Track (5.204mm,46.293mm)(8.004mm,46.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-1(7.279mm,45.593mm) on Top Layer And Track (6.604mm,44.893mm)(6.604mm,46.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-1(7.279mm,45.593mm) on Top Layer And Track (8.004mm,44.893mm)(8.004mm,45.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-1(7.279mm,45.593mm) on Top Layer And Track (8.004mm,45.993mm)(8.004mm,46.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-2(5.929mm,45.593mm) on Top Layer And Track (5.204mm,44.893mm)(5.204mm,45.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-2(5.929mm,45.593mm) on Top Layer And Track (5.204mm,44.893mm)(8.004mm,44.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-2(5.929mm,45.593mm) on Top Layer And Track (5.204mm,45.993mm)(5.204mm,46.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-2(5.929mm,45.593mm) on Top Layer And Track (5.204mm,46.293mm)(8.004mm,46.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-2(5.929mm,45.593mm) on Top Layer And Track (6.604mm,44.893mm)(6.604mm,46.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-1(119.126mm,35.522mm) on Top Layer And Track (118.226mm,34.622mm)(118.226mm,38.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C1-1(119.126mm,35.522mm) on Top Layer And Track (118.226mm,34.622mm)(118.626mm,34.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C1-1(119.126mm,35.522mm) on Top Layer And Track (118.226mm,36.322mm)(120.026mm,36.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C1-1(119.126mm,35.522mm) on Top Layer And Track (119.626mm,34.622mm)(120.026mm,34.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-1(119.126mm,35.522mm) on Top Layer And Track (120.026mm,34.622mm)(120.026mm,38.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(5.889mm,43.053mm) on Top Layer And Track (5.164mm,42.353mm)(5.164mm,42.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-2(5.889mm,43.053mm) on Top Layer And Track (5.164mm,42.353mm)(7.964mm,42.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(5.889mm,43.053mm) on Top Layer And Track (5.164mm,43.453mm)(5.164mm,43.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-2(5.889mm,43.053mm) on Top Layer And Track (5.164mm,43.753mm)(7.964mm,43.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(5.889mm,43.053mm) on Top Layer And Track (6.564mm,42.353mm)(6.564mm,43.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-2(119.126mm,37.122mm) on Top Layer And Track (118.226mm,34.622mm)(118.226mm,38.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C1-2(119.126mm,37.122mm) on Top Layer And Track (118.226mm,36.322mm)(120.026mm,36.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C1-2(119.126mm,37.122mm) on Top Layer And Track (118.226mm,38.022mm)(118.626mm,38.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C1-2(119.126mm,37.122mm) on Top Layer And Track (119.626mm,38.022mm)(120.026mm,38.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-2(119.126mm,37.122mm) on Top Layer And Track (120.026mm,34.622mm)(120.026mm,38.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-1(58.46mm,16.129mm) on Top Layer And Track (56.385mm,15.429mm)(59.185mm,15.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-1(58.46mm,16.129mm) on Top Layer And Track (56.385mm,16.829mm)(59.185mm,16.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-1(58.46mm,16.129mm) on Top Layer And Track (57.785mm,15.429mm)(57.785mm,16.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(58.46mm,16.129mm) on Top Layer And Track (59.185mm,15.429mm)(59.185mm,15.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(58.46mm,16.129mm) on Top Layer And Track (59.185mm,16.529mm)(59.185mm,16.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(57.11mm,16.129mm) on Top Layer And Track (56.385mm,15.429mm)(56.385mm,15.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-2(57.11mm,16.129mm) on Top Layer And Track (56.385mm,15.429mm)(59.185mm,15.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(57.11mm,16.129mm) on Top Layer And Track (56.385mm,16.529mm)(56.385mm,16.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-2(57.11mm,16.129mm) on Top Layer And Track (56.385mm,16.829mm)(59.185mm,16.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-2(57.11mm,16.129mm) on Top Layer And Track (57.785mm,15.429mm)(57.785mm,16.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-1(84.201mm,11.898mm) on Top Layer And Track (83.501mm,11.173mm)(83.501mm,13.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(84.201mm,11.898mm) on Top Layer And Track (83.501mm,11.173mm)(83.801mm,11.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-1(84.201mm,11.898mm) on Top Layer And Track (83.501mm,12.573mm)(84.901mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(84.201mm,11.898mm) on Top Layer And Track (84.601mm,11.173mm)(84.901mm,11.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-1(84.201mm,11.898mm) on Top Layer And Track (84.901mm,11.173mm)(84.901mm,13.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-2(84.201mm,13.248mm) on Top Layer And Track (83.501mm,11.173mm)(83.501mm,13.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-2(50.927mm,36.5mm) on Top Layer And Track (50.027mm,35.6mm)(50.027mm,39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C17-2(50.927mm,36.5mm) on Top Layer And Track (50.027mm,35.6mm)(50.427mm,35.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C17-2(50.927mm,36.5mm) on Top Layer And Track (50.027mm,37.3mm)(51.827mm,37.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C17-2(50.927mm,36.5mm) on Top Layer And Track (51.427mm,35.6mm)(51.827mm,35.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-2(50.927mm,36.5mm) on Top Layer And Track (51.827mm,35.6mm)(51.827mm,39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(13.843mm,45.045mm) on Top Layer And Track (13.143mm,44.32mm)(13.143mm,47.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(13.843mm,45.045mm) on Top Layer And Track (13.143mm,44.32mm)(13.443mm,44.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(13.843mm,45.045mm) on Top Layer And Track (13.143mm,45.72mm)(14.543mm,45.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(13.843mm,45.045mm) on Top Layer And Track (14.243mm,44.32mm)(14.543mm,44.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(13.843mm,45.045mm) on Top Layer And Track (14.543mm,44.32mm)(14.543mm,47.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-2(13.843mm,46.395mm) on Top Layer And Track (13.143mm,44.32mm)(13.143mm,47.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(13.843mm,46.395mm) on Top Layer And Track (13.143mm,45.72mm)(14.543mm,45.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(13.843mm,46.395mm) on Top Layer And Track (13.143mm,47.12mm)(13.443mm,47.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(13.843mm,46.395mm) on Top Layer And Track (14.243mm,47.12mm)(14.543mm,47.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-2(13.843mm,46.395mm) on Top Layer And Track (14.543mm,44.32mm)(14.543mm,47.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-2(30.099mm,42.964mm) on Top Layer And Track (29.199mm,40.464mm)(29.199mm,43.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C20-2(30.099mm,42.964mm) on Top Layer And Track (29.199mm,42.164mm)(30.999mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C20-2(30.099mm,42.964mm) on Top Layer And Track (29.199mm,43.864mm)(29.599mm,43.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C20-2(30.099mm,42.964mm) on Top Layer And Track (30.599mm,43.864mm)(30.999mm,43.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-2(30.099mm,42.964mm) on Top Layer And Track (30.999mm,40.464mm)(30.999mm,43.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-1(117.221mm,30.186mm) on Top Layer And Track (116.521mm,29.461mm)(116.521mm,32.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(117.221mm,30.186mm) on Top Layer And Track (116.521mm,29.461mm)(116.821mm,29.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-1(117.221mm,30.186mm) on Top Layer And Track (116.521mm,30.861mm)(117.921mm,30.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(117.221mm,30.186mm) on Top Layer And Track (117.621mm,29.461mm)(117.921mm,29.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-1(117.221mm,30.186mm) on Top Layer And Track (117.921mm,29.461mm)(117.921mm,32.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-2(117.221mm,31.536mm) on Top Layer And Track (116.521mm,29.461mm)(116.521mm,32.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-2(117.221mm,31.536mm) on Top Layer And Track (116.521mm,30.861mm)(117.921mm,30.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(117.221mm,31.536mm) on Top Layer And Track (116.521mm,32.261mm)(116.821mm,32.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(117.221mm,31.536mm) on Top Layer And Track (117.621mm,32.261mm)(117.921mm,32.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-2(117.221mm,31.536mm) on Top Layer And Track (117.921mm,29.461mm)(117.921mm,32.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-1(47.625mm,32.726mm) on Top Layer And Track (46.925mm,32.001mm)(46.925mm,34.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(47.625mm,32.726mm) on Top Layer And Track (46.925mm,32.001mm)(47.225mm,32.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-1(47.625mm,32.726mm) on Top Layer And Track (46.925mm,33.401mm)(48.325mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(47.625mm,32.726mm) on Top Layer And Track (48.025mm,32.001mm)(48.325mm,32.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-1(47.625mm,32.726mm) on Top Layer And Track (48.325mm,32.001mm)(48.325mm,34.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-2(47.625mm,34.076mm) on Top Layer And Track (46.925mm,32.001mm)(46.925mm,34.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-2(47.625mm,34.076mm) on Top Layer And Track (46.925mm,33.401mm)(48.325mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-2(47.625mm,34.076mm) on Top Layer And Track (46.925mm,34.801mm)(47.225mm,34.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-2(47.625mm,34.076mm) on Top Layer And Track (48.025mm,34.801mm)(48.325mm,34.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-2(47.625mm,34.076mm) on Top Layer And Track (48.325mm,32.001mm)(48.325mm,34.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C24-2(142.113mm,49.998mm) on Top Layer And Track (141.413mm,49.273mm)(141.413mm,52.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-2(142.113mm,49.998mm) on Top Layer And Track (141.413mm,49.273mm)(141.713mm,49.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-2(142.113mm,49.998mm) on Top Layer And Track (141.413mm,50.673mm)(142.813mm,50.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-2(142.113mm,49.998mm) on Top Layer And Track (142.513mm,49.273mm)(142.813mm,49.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C24-2(142.113mm,49.998mm) on Top Layer And Track (142.813mm,49.273mm)(142.813mm,52.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C25-1(123.19mm,49.824mm) on Top Layer And Track (122.49mm,47.749mm)(122.49mm,50.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-1(123.19mm,49.824mm) on Top Layer And Track (122.49mm,49.149mm)(123.89mm,49.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(123.19mm,49.824mm) on Top Layer And Track (122.49mm,50.549mm)(122.79mm,50.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(123.19mm,49.824mm) on Top Layer And Track (123.59mm,50.549mm)(123.89mm,50.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C25-1(123.19mm,49.824mm) on Top Layer And Track (123.89mm,47.749mm)(123.89mm,50.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C25-2(123.19mm,48.474mm) on Top Layer And Track (122.49mm,47.749mm)(122.49mm,50.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-2(123.19mm,48.474mm) on Top Layer And Track (122.49mm,47.749mm)(122.79mm,47.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-2(123.19mm,48.474mm) on Top Layer And Track (122.49mm,49.149mm)(123.89mm,49.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-2(123.19mm,48.474mm) on Top Layer And Track (123.59mm,47.749mm)(123.89mm,47.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C25-2(123.19mm,48.474mm) on Top Layer And Track (123.89mm,47.749mm)(123.89mm,50.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C26-1(122.809mm,13.248mm) on Top Layer And Track (122.109mm,11.173mm)(122.109mm,13.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26-1(122.809mm,13.248mm) on Top Layer And Track (122.109mm,12.573mm)(123.509mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-1(122.809mm,13.248mm) on Top Layer And Track (122.109mm,13.973mm)(122.409mm,13.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-1(122.809mm,13.248mm) on Top Layer And Track (123.209mm,13.973mm)(123.509mm,13.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C26-1(122.809mm,13.248mm) on Top Layer And Track (123.509mm,11.173mm)(123.509mm,13.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C26-2(122.809mm,11.898mm) on Top Layer And Track (122.109mm,11.173mm)(122.109mm,13.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-2(122.809mm,11.898mm) on Top Layer And Track (122.109mm,11.173mm)(122.409mm,11.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26-2(122.809mm,11.898mm) on Top Layer And Track (122.109mm,12.573mm)(123.509mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-2(122.809mm,11.898mm) on Top Layer And Track (123.209mm,11.173mm)(123.509mm,11.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C26-2(122.809mm,11.898mm) on Top Layer And Track (123.509mm,11.173mm)(123.509mm,13.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C27-1(115.443mm,13.248mm) on Top Layer And Track (114.743mm,11.173mm)(114.743mm,13.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27-1(115.443mm,13.248mm) on Top Layer And Track (114.743mm,12.573mm)(116.143mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-1(115.443mm,13.248mm) on Top Layer And Track (114.743mm,13.973mm)(115.043mm,13.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-1(115.443mm,13.248mm) on Top Layer And Track (115.843mm,13.973mm)(116.143mm,13.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C27-1(115.443mm,13.248mm) on Top Layer And Track (116.143mm,11.173mm)(116.143mm,13.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-1(93.686mm,71.247mm) on Top Layer And Track (92.961mm,70.547mm)(92.961mm,70.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C28-1(93.686mm,71.247mm) on Top Layer And Track (92.961mm,70.547mm)(95.761mm,70.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-1(93.686mm,71.247mm) on Top Layer And Track (92.961mm,71.647mm)(92.961mm,71.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C28-1(93.686mm,71.247mm) on Top Layer And Track (92.961mm,71.947mm)(95.761mm,71.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28-1(93.686mm,71.247mm) on Top Layer And Track (94.361mm,70.547mm)(94.361mm,71.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C28-2(95.036mm,71.247mm) on Top Layer And Track (92.961mm,70.547mm)(95.761mm,70.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C28-2(95.036mm,71.247mm) on Top Layer And Track (92.961mm,71.947mm)(95.761mm,71.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28-2(95.036mm,71.247mm) on Top Layer And Track (94.361mm,70.547mm)(94.361mm,71.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-2(95.036mm,71.247mm) on Top Layer And Track (95.761mm,70.547mm)(95.761mm,70.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-2(95.036mm,71.247mm) on Top Layer And Track (95.761mm,71.647mm)(95.761mm,71.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C29-2(104.14mm,33.996mm) on Top Layer And Track (103.44mm,33.271mm)(103.44mm,36.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C29-2(104.14mm,33.996mm) on Top Layer And Track (103.44mm,33.271mm)(103.74mm,33.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29-2(104.14mm,33.996mm) on Top Layer And Track (103.44mm,34.671mm)(104.84mm,34.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C29-2(104.14mm,33.996mm) on Top Layer And Track (104.54mm,33.271mm)(104.84mm,33.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C29-2(104.14mm,33.996mm) on Top Layer And Track (104.84mm,33.271mm)(104.84mm,36.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(27.305mm,20.711mm) on Top Layer And Track (24.655mm,20.361mm)(25.855mm,20.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(27.305mm,20.711mm) on Top Layer And Track (28.755mm,20.361mm)(29.955mm,20.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(21.209mm,19.167mm) on Top Layer And Track (18.559mm,19.517mm)(19.759mm,19.517mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(21.209mm,19.167mm) on Top Layer And Track (22.659mm,19.517mm)(23.859mm,19.517mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(21.209mm,11.567mm) on Top Layer And Track (17.059mm,11.217mm)(19.759mm,11.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(21.209mm,11.567mm) on Top Layer And Track (22.659mm,11.217mm)(25.359mm,11.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(15.494mm,20.711mm) on Top Layer And Track (12.844mm,20.361mm)(14.044mm,20.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(15.494mm,20.711mm) on Top Layer And Track (16.944mm,20.361mm)(18.144mm,20.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-1(59.563mm,69.643mm) on Top Layer And Track (58.863mm,68.918mm)(58.863mm,71.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(59.563mm,69.643mm) on Top Layer And Track (58.863mm,68.918mm)(59.163mm,68.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-1(59.563mm,69.643mm) on Top Layer And Track (58.863mm,70.318mm)(60.263mm,70.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(59.563mm,69.643mm) on Top Layer And Track (59.963mm,68.918mm)(60.263mm,68.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-1(59.563mm,69.643mm) on Top Layer And Track (60.263mm,68.918mm)(60.263mm,71.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-2(59.563mm,70.993mm) on Top Layer And Track (58.863mm,68.918mm)(58.863mm,71.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-2(59.563mm,70.993mm) on Top Layer And Track (58.863mm,70.318mm)(60.263mm,70.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(59.563mm,70.993mm) on Top Layer And Track (58.863mm,71.718mm)(59.163mm,71.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(59.563mm,70.993mm) on Top Layer And Track (59.963mm,71.718mm)(60.263mm,71.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-2(59.563mm,70.993mm) on Top Layer And Track (60.263mm,68.918mm)(60.263mm,71.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(40.854mm,16.002mm) on Top Layer And Track (40.129mm,15.302mm)(40.129mm,15.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-1(40.854mm,16.002mm) on Top Layer And Track (40.129mm,15.302mm)(42.929mm,15.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(40.854mm,16.002mm) on Top Layer And Track (40.129mm,16.402mm)(40.129mm,16.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-1(40.854mm,16.002mm) on Top Layer And Track (40.129mm,16.702mm)(42.929mm,16.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-1(40.854mm,16.002mm) on Top Layer And Track (41.529mm,15.302mm)(41.529mm,16.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-2(42.204mm,16.002mm) on Top Layer And Text "R4" (43.323mm,16.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-2(42.204mm,16.002mm) on Top Layer And Track (40.129mm,15.302mm)(42.929mm,15.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-2(42.204mm,16.002mm) on Top Layer And Track (40.129mm,16.702mm)(42.929mm,16.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-2(42.204mm,16.002mm) on Top Layer And Track (41.529mm,15.302mm)(41.529mm,16.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(42.204mm,16.002mm) on Top Layer And Track (42.929mm,15.302mm)(42.929mm,15.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(42.204mm,16.002mm) on Top Layer And Track (42.929mm,16.402mm)(42.929mm,16.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-1(7.319mm,48.006mm) on Top Layer And Track (5.244mm,47.306mm)(8.044mm,47.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-1(7.319mm,48.006mm) on Top Layer And Track (5.244mm,48.706mm)(8.044mm,48.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9-1(7.319mm,48.006mm) on Top Layer And Track (6.644mm,47.306mm)(6.644mm,48.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(7.319mm,48.006mm) on Top Layer And Track (8.044mm,47.306mm)(8.044mm,47.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(7.319mm,48.006mm) on Top Layer And Track (8.044mm,48.406mm)(8.044mm,48.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D10-1(139.842mm,56.015mm) on Top Layer And Track (138.767mm,55.665mm)(139.267mm,55.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D1-1(46.99mm,65.498mm) on Top Layer And Track (46.09mm,64.516mm)(46.09mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D1-1(46.99mm,65.498mm) on Top Layer And Track (46.736mm,66.294mm)(46.99mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D1-1(46.99mm,65.498mm) on Top Layer And Track (46.736mm,66.294mm)(47.244mm,66.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D1-1(46.99mm,65.498mm) on Top Layer And Track (46.99mm,66.548mm)(47.244mm,66.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D1-1(46.99mm,65.498mm) on Top Layer And Track (47.89mm,64.516mm)(47.89mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D11-1(121.808mm,54.237mm) on Top Layer And Track (120.733mm,53.887mm)(121.233mm,53.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D11-3(121.808mm,55.237mm) on Top Layer And Track (120.733mm,55.587mm)(121.233mm,55.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-1(43.527mm,70.358mm) on Top Layer And Text "R5" (41.758mm,69.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D2-1(43.527mm,70.358mm) on Top Layer And Track (42.545mm,69.458mm)(46.482mm,69.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D2-1(43.527mm,70.358mm) on Top Layer And Track (42.545mm,71.258mm)(46.482mm,71.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D2-1(43.527mm,70.358mm) on Top Layer And Track (44.323mm,70.104mm)(44.323mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D2-1(43.527mm,70.358mm) on Top Layer And Track (44.323mm,70.104mm)(44.577mm,70.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D2-1(43.527mm,70.358mm) on Top Layer And Track (44.323mm,70.612mm)(44.577mm,70.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-2(45.627mm,70.358mm) on Top Layer And Text "D1" (46.203mm,69.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D2-2(45.627mm,70.358mm) on Top Layer And Track (42.545mm,69.458mm)(46.482mm,69.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D2-2(45.627mm,70.358mm) on Top Layer And Track (42.545mm,71.258mm)(46.482mm,71.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D2-2(45.627mm,70.358mm) on Top Layer And Track (44.577mm,70.358mm)(44.831mm,70.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad D2-2(45.627mm,70.358mm) on Top Layer And Track (46.482mm,69.458mm)(46.482mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad D2-2(45.627mm,70.358mm) on Top Layer And Track (46.482mm,70.104mm)(46.609mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad D2-2(45.627mm,70.358mm) on Top Layer And Track (46.482mm,70.612mm)(46.482mm,71.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad D2-2(45.627mm,70.358mm) on Top Layer And Track (46.482mm,70.612mm)(46.609mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(7.504mm,40.767mm) on Top Layer And Track (6.404mm,40.767mm)(6.904mm,40.517mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(7.504mm,40.767mm) on Top Layer And Track (6.404mm,40.767mm)(6.904mm,41.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(7.504mm,40.767mm) on Top Layer And Track (6.904mm,40.517mm)(6.904mm,40.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(7.504mm,40.767mm) on Top Layer And Track (6.904mm,40.867mm)(6.904mm,41.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad D3-1(7.504mm,40.767mm) on Top Layer And Track (8.204mm,40.132mm)(8.204mm,40.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad D3-1(7.504mm,40.767mm) on Top Layer And Track (8.204mm,41.148mm)(8.204mm,41.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D3-2(5.704mm,40.767mm) on Top Layer And Track (4.826mm,40.64mm)(5.004mm,40.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D3-2(5.704mm,40.767mm) on Top Layer And Track (4.826mm,40.894mm)(5.004mm,40.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D3-2(5.704mm,40.767mm) on Top Layer And Track (5.004mm,40.132mm)(5.004mm,40.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D3-2(5.704mm,40.767mm) on Top Layer And Track (5.004mm,40.894mm)(5.004mm,41.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-2(5.704mm,40.767mm) on Top Layer And Track (6.404mm,40.467mm)(6.404mm,41.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-2(5.704mm,40.767mm) on Top Layer And Track (6.404mm,40.767mm)(6.904mm,40.517mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-2(5.704mm,40.767mm) on Top Layer And Track (6.404mm,40.767mm)(6.904mm,41.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D4-1(34.544mm,93.023mm) on Top Layer And Track (33.644mm,92.041mm)(33.644mm,95.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D4-1(34.544mm,93.023mm) on Top Layer And Track (34.29mm,93.819mm)(34.544mm,94.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D4-1(34.544mm,93.023mm) on Top Layer And Track (34.29mm,93.819mm)(34.798mm,93.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D4-1(34.544mm,93.023mm) on Top Layer And Track (34.544mm,94.073mm)(34.798mm,93.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D4-1(34.544mm,93.023mm) on Top Layer And Track (35.444mm,92.041mm)(35.444mm,95.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D5-1(29.337mm,93.15mm) on Top Layer And Track (28.437mm,92.168mm)(28.437mm,96.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D5-1(29.337mm,93.15mm) on Top Layer And Track (29.083mm,93.946mm)(29.337mm,94.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D5-1(29.337mm,93.15mm) on Top Layer And Track (29.083mm,93.946mm)(29.591mm,93.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D5-1(29.337mm,93.15mm) on Top Layer And Track (29.337mm,94.2mm)(29.591mm,93.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D5-1(29.337mm,93.15mm) on Top Layer And Track (30.237mm,92.168mm)(30.237mm,96.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D5-2(29.337mm,95.25mm) on Top Layer And Track (28.437mm,92.168mm)(28.437mm,96.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad D5-2(29.337mm,95.25mm) on Top Layer And Track (28.437mm,96.105mm)(29.083mm,96.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad D5-2(29.337mm,95.25mm) on Top Layer And Track (29.083mm,96.105mm)(29.083mm,96.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D5-2(29.337mm,95.25mm) on Top Layer And Track (29.337mm,94.2mm)(29.337mm,94.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad D5-2(29.337mm,95.25mm) on Top Layer And Track (29.591mm,96.105mm)(29.591mm,96.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad D5-2(29.337mm,95.25mm) on Top Layer And Track (29.591mm,96.105mm)(30.237mm,96.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D5-2(29.337mm,95.25mm) on Top Layer And Track (30.237mm,92.168mm)(30.237mm,96.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D6-1(24.511mm,93.15mm) on Top Layer And Track (23.611mm,92.168mm)(23.611mm,96.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D6-1(24.511mm,93.15mm) on Top Layer And Track (24.257mm,93.946mm)(24.511mm,94.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D6-1(24.511mm,93.15mm) on Top Layer And Track (24.257mm,93.946mm)(24.765mm,93.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D6-1(24.511mm,93.15mm) on Top Layer And Track (24.511mm,94.2mm)(24.765mm,93.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D6-1(24.511mm,93.15mm) on Top Layer And Track (25.411mm,92.168mm)(25.411mm,96.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad D7-3(88.273mm,72.42mm) on Top Layer And Text "D7" (86.487mm,73.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D7-3(88.273mm,72.42mm) on Top Layer And Track (87.923mm,71.345mm)(87.923mm,71.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D8-1(102.392mm,39.632mm) on Top Layer And Track (101.317mm,39.282mm)(101.817mm,39.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D8-3(102.392mm,40.632mm) on Top Layer And Track (101.317mm,40.982mm)(101.817mm,40.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D9-2(132.842mm,5.461mm) on Top Layer And Track (131.942mm,2.861mm)(131.942mm,6.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Enable-3(42.327mm,13.44mm) on Top Layer And Text "C8" (41.393mm,14.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J1 Raspberry Pi-1(131.278mm,93.337mm) on Top Layer And Track (131.778mm,93.162mm)(132.078mm,93.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J1 Raspberry Pi-5(128.678mm,93.337mm) on Top Layer And Track (127.878mm,93.162mm)(128.178mm,93.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad J1 Raspberry Pi-S(126.678mm,96.012mm) on Multi-Layer And Track (126.278mm,94.562mm)(126.278mm,95.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad J1 Raspberry Pi-S(126.678mm,96.012mm) on Multi-Layer And Track (126.278mm,96.962mm)(126.278mm,97.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J1 Raspberry Pi-S(126.778mm,93.562mm) on Top Layer And Track (126.278mm,94.562mm)(126.278mm,95.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J1 Raspberry Pi-S(126.778mm,93.562mm) on Top Layer And Track (127.878mm,93.162mm)(128.178mm,93.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J1 Raspberry Pi-S(133.178mm,93.562mm) on Top Layer And Track (131.778mm,93.162mm)(132.078mm,93.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J1 Raspberry Pi-S(133.178mm,93.562mm) on Top Layer And Track (133.678mm,94.562mm)(133.678mm,95.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad J1 Raspberry Pi-S(133.278mm,96.012mm) on Multi-Layer And Track (133.678mm,94.562mm)(133.678mm,95.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad J1 Raspberry Pi-S(133.278mm,96.012mm) on Multi-Layer And Track (133.678mm,96.962mm)(133.678mm,97.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad J2 Rudd PWM_1-1(116.205mm,93.548mm) on Multi-Layer And Text "1   2" (114.119mm,93.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad J2 Rudd PWM_1-2(116.205mm,90.551mm) on Multi-Layer And Text "1   2" (114.119mm,93.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad J3 ESC PWM_1-1(99.568mm,93.675mm) on Multi-Layer And Text "1   2" (97.609mm,93.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad J3 ESC PWM_1-2(99.568mm,90.678mm) on Multi-Layer And Text "1   2" (97.609mm,93.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad J4 Rudd PWM_2-1(108.077mm,93.548mm) on Multi-Layer And Text "1   2" (106.118mm,93.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad J4 Rudd PWM_2-2(108.077mm,90.551mm) on Multi-Layer And Text "1   2" (106.118mm,93.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J5 ESC PWM_2-1(90.932mm,93.701mm) on Multi-Layer And Text "1    2" (89.1mm,94.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad J5 ESC PWM_2-2(90.932mm,90.703mm) on Multi-Layer And Text "1    2" (89.1mm,94.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(34.671mm,87.615mm) on Top Layer And Track (33.971mm,86.995mm)(33.971mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-1(34.671mm,87.615mm) on Top Layer And Track (33.971mm,86.995mm)(34.163mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(34.671mm,87.615mm) on Top Layer And Track (33.971mm,88.265mm)(35.371mm,88.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-1(34.671mm,87.615mm) on Top Layer And Track (35.179mm,86.995mm)(35.371mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(34.671mm,87.615mm) on Top Layer And Track (35.371mm,86.995mm)(35.371mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(34.671mm,88.915mm) on Top Layer And Track (33.971mm,86.995mm)(33.971mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(34.671mm,88.915mm) on Top Layer And Track (33.971mm,88.265mm)(35.371mm,88.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-2(34.671mm,88.915mm) on Top Layer And Track (33.971mm,89.535mm)(34.163mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-2(34.671mm,88.915mm) on Top Layer And Track (35.179mm,89.535mm)(35.371mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(34.671mm,88.915mm) on Top Layer And Track (35.371mm,86.995mm)(35.371mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(119.888mm,30.211mm) on Top Layer And Track (119.188mm,29.591mm)(119.188mm,32.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-1(119.888mm,30.211mm) on Top Layer And Track (119.188mm,29.591mm)(119.38mm,29.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(119.888mm,30.211mm) on Top Layer And Track (119.188mm,30.861mm)(120.588mm,30.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-1(119.888mm,30.211mm) on Top Layer And Track (120.396mm,29.591mm)(120.588mm,29.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(119.888mm,30.211mm) on Top Layer And Track (120.588mm,29.591mm)(120.588mm,32.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(29.21mm,87.615mm) on Top Layer And Track (28.51mm,86.995mm)(28.51mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-1(29.21mm,87.615mm) on Top Layer And Track (28.51mm,86.995mm)(28.702mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(29.21mm,87.615mm) on Top Layer And Track (28.51mm,88.265mm)(29.91mm,88.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-1(29.21mm,87.615mm) on Top Layer And Track (29.718mm,86.995mm)(29.91mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(29.21mm,87.615mm) on Top Layer And Track (29.91mm,86.995mm)(29.91mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(29.21mm,88.915mm) on Top Layer And Track (28.51mm,86.995mm)(28.51mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(29.21mm,88.915mm) on Top Layer And Track (28.51mm,88.265mm)(29.91mm,88.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-2(29.21mm,88.915mm) on Top Layer And Track (28.51mm,89.535mm)(28.702mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-2(29.21mm,88.915mm) on Top Layer And Track (29.718mm,89.535mm)(29.91mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(29.21mm,88.915mm) on Top Layer And Track (29.91mm,86.995mm)(29.91mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(24.384mm,88.123mm) on Top Layer And Track (23.684mm,87.503mm)(23.684mm,90.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-1(24.384mm,88.123mm) on Top Layer And Track (23.684mm,87.503mm)(23.876mm,87.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(24.384mm,88.123mm) on Top Layer And Track (23.684mm,88.773mm)(25.084mm,88.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-1(24.384mm,88.123mm) on Top Layer And Track (24.892mm,87.503mm)(25.084mm,87.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(24.384mm,88.123mm) on Top Layer And Track (25.084mm,87.503mm)(25.084mm,90.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(24.384mm,89.423mm) on Top Layer And Track (23.684mm,87.503mm)(23.684mm,90.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(24.384mm,89.423mm) on Top Layer And Track (23.684mm,88.773mm)(25.084mm,88.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-2(24.384mm,89.423mm) on Top Layer And Track (23.684mm,90.043mm)(23.876mm,90.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-2(24.384mm,89.423mm) on Top Layer And Track (24.892mm,90.043mm)(25.084mm,90.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(24.384mm,89.423mm) on Top Layer And Track (25.084mm,87.503mm)(25.084mm,90.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(72.898mm,9.51mm) on Top Layer And Track (72.198mm,10.16mm)(73.598mm,10.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(72.898mm,9.51mm) on Top Layer And Track (72.198mm,8.89mm)(72.198mm,11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R13-1(72.898mm,9.51mm) on Top Layer And Track (72.198mm,8.89mm)(72.39mm,8.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R13-1(72.898mm,9.51mm) on Top Layer And Track (73.406mm,8.89mm)(73.598mm,8.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(72.898mm,9.51mm) on Top Layer And Track (73.598mm,8.89mm)(73.598mm,11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(72.898mm,10.81mm) on Top Layer And Track (72.198mm,10.16mm)(73.598mm,10.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R13-2(72.898mm,10.81mm) on Top Layer And Track (72.198mm,11.43mm)(72.39mm,11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(72.898mm,10.81mm) on Top Layer And Track (72.198mm,8.89mm)(72.198mm,11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R13-2(72.898mm,10.81mm) on Top Layer And Track (73.406mm,11.43mm)(73.598mm,11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(72.898mm,10.81mm) on Top Layer And Track (73.598mm,8.89mm)(73.598mm,11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(117.221mm,27.163mm) on Top Layer And Track (116.521mm,26.543mm)(116.521mm,29.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-1(117.221mm,27.163mm) on Top Layer And Track (116.521mm,26.543mm)(116.713mm,26.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(117.221mm,27.163mm) on Top Layer And Track (116.521mm,27.813mm)(117.921mm,27.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-1(117.221mm,27.163mm) on Top Layer And Track (117.729mm,26.543mm)(117.921mm,26.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(117.221mm,27.163mm) on Top Layer And Track (117.921mm,26.543mm)(117.921mm,29.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(117.221mm,28.463mm) on Top Layer And Track (116.521mm,26.543mm)(116.521mm,29.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(117.221mm,28.463mm) on Top Layer And Track (116.521mm,27.813mm)(117.921mm,27.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-2(117.221mm,28.463mm) on Top Layer And Track (116.521mm,29.083mm)(116.713mm,29.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-2(117.221mm,28.463mm) on Top Layer And Track (117.729mm,29.083mm)(117.921mm,29.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(117.221mm,28.463mm) on Top Layer And Track (117.921mm,26.543mm)(117.921mm,29.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(13.716mm,43.195mm) on Top Layer And Track (13.016mm,41.275mm)(13.016mm,43.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(13.716mm,43.195mm) on Top Layer And Track (13.016mm,42.545mm)(14.416mm,42.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R15-2(13.716mm,43.195mm) on Top Layer And Track (13.016mm,43.815mm)(13.208mm,43.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R15-2(13.716mm,43.195mm) on Top Layer And Track (14.224mm,43.815mm)(14.416mm,43.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(13.716mm,43.195mm) on Top Layer And Track (14.416mm,41.275mm)(14.416mm,43.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(34.163mm,28.829mm) on Top Layer And Track (33.463mm,28.209mm)(33.463mm,30.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-2(34.163mm,28.829mm) on Top Layer And Track (33.463mm,28.209mm)(33.655mm,28.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(34.163mm,28.829mm) on Top Layer And Track (33.463mm,29.479mm)(34.863mm,29.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-2(34.163mm,28.829mm) on Top Layer And Track (34.671mm,28.209mm)(34.863mm,28.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(34.163mm,28.829mm) on Top Layer And Track (34.863mm,28.209mm)(34.863mm,30.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-2(30.226mm,32.385mm) on Top Layer And Track (29.606mm,31.685mm)(29.606mm,31.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(30.226mm,32.385mm) on Top Layer And Track (29.606mm,31.685mm)(32.146mm,31.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-2(30.226mm,32.385mm) on Top Layer And Track (29.606mm,32.893mm)(29.606mm,33.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(30.226mm,32.385mm) on Top Layer And Track (29.606mm,33.085mm)(32.146mm,33.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(30.226mm,32.385mm) on Top Layer And Track (30.876mm,31.685mm)(30.876mm,33.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-2(93.838mm,74.422mm) on Top Layer And Track (93.218mm,73.722mm)(93.218mm,73.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(93.838mm,74.422mm) on Top Layer And Track (93.218mm,73.722mm)(95.758mm,73.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-2(93.838mm,74.422mm) on Top Layer And Track (93.218mm,74.93mm)(93.218mm,75.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(93.838mm,74.422mm) on Top Layer And Track (93.218mm,75.122mm)(95.758mm,75.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(93.838mm,74.422mm) on Top Layer And Track (94.488mm,73.722mm)(94.488mm,75.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R20-2(93.965mm,76.2mm) on Top Layer And Track (93.345mm,75.5mm)(93.345mm,75.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(93.965mm,76.2mm) on Top Layer And Track (93.345mm,75.5mm)(95.885mm,75.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R20-2(93.965mm,76.2mm) on Top Layer And Track (93.345mm,76.708mm)(93.345mm,76.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(93.965mm,76.2mm) on Top Layer And Track (93.345mm,76.9mm)(95.885mm,76.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(93.965mm,76.2mm) on Top Layer And Track (94.615mm,75.5mm)(94.615mm,76.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(131.191mm,89.423mm) on Top Layer And Track (130.491mm,87.503mm)(130.491mm,90.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(131.191mm,89.423mm) on Top Layer And Track (130.491mm,88.773mm)(131.891mm,88.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-1(131.191mm,89.423mm) on Top Layer And Track (130.491mm,90.043mm)(130.683mm,90.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-1(131.191mm,89.423mm) on Top Layer And Track (131.699mm,90.043mm)(131.891mm,90.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(131.191mm,89.423mm) on Top Layer And Track (131.891mm,87.503mm)(131.891mm,90.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(101.473mm,34.021mm) on Top Layer And Track (100.773mm,33.401mm)(100.773mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-1(101.473mm,34.021mm) on Top Layer And Track (100.773mm,33.401mm)(100.965mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(101.473mm,34.021mm) on Top Layer And Track (100.773mm,34.671mm)(102.173mm,34.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-1(101.473mm,34.021mm) on Top Layer And Track (101.981mm,33.401mm)(102.173mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(101.473mm,34.021mm) on Top Layer And Track (102.173mm,33.401mm)(102.173mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(106.426mm,34.021mm) on Top Layer And Track (105.726mm,33.401mm)(105.726mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-1(106.426mm,34.021mm) on Top Layer And Track (105.726mm,33.401mm)(105.918mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(106.426mm,34.021mm) on Top Layer And Track (105.726mm,34.671mm)(107.126mm,34.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-1(106.426mm,34.021mm) on Top Layer And Track (106.934mm,33.401mm)(107.126mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(106.426mm,34.021mm) on Top Layer And Track (107.126mm,33.401mm)(107.126mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(138.938mm,51.196mm) on Top Layer And Track (138.238mm,49.276mm)(138.238mm,51.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(138.938mm,51.196mm) on Top Layer And Track (138.238mm,50.546mm)(139.638mm,50.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-2(138.938mm,51.196mm) on Top Layer And Track (138.238mm,51.816mm)(138.43mm,51.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-2(138.938mm,51.196mm) on Top Layer And Track (139.446mm,51.816mm)(139.638mm,51.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(138.938mm,51.196mm) on Top Layer And Track (139.638mm,49.276mm)(139.638mm,51.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(144.526mm,50.15mm) on Top Layer And Track (143.826mm,49.53mm)(143.826mm,52.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-1(144.526mm,50.15mm) on Top Layer And Track (143.826mm,49.53mm)(144.018mm,49.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(144.526mm,50.15mm) on Top Layer And Track (143.826mm,50.8mm)(145.226mm,50.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-1(144.526mm,50.15mm) on Top Layer And Track (145.034mm,49.53mm)(145.226mm,49.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(144.526mm,50.15mm) on Top Layer And Track (145.226mm,49.53mm)(145.226mm,52.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(144.526mm,51.45mm) on Top Layer And Track (143.826mm,49.53mm)(143.826mm,52.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(144.526mm,51.45mm) on Top Layer And Track (143.826mm,50.8mm)(145.226mm,50.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-2(144.526mm,51.45mm) on Top Layer And Track (143.826mm,52.07mm)(144.018mm,52.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-2(144.526mm,51.45mm) on Top Layer And Track (145.034mm,52.07mm)(145.226mm,52.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(144.526mm,51.45mm) on Top Layer And Track (145.226mm,49.53mm)(145.226mm,52.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-1(125.349mm,48.372mm) on Top Layer And Track (124.649mm,47.752mm)(124.649mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R26-1(125.349mm,48.372mm) on Top Layer And Track (124.649mm,47.752mm)(124.841mm,47.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-1(125.349mm,48.372mm) on Top Layer And Track (124.649mm,49.022mm)(126.049mm,49.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R26-1(125.349mm,48.372mm) on Top Layer And Track (125.857mm,47.752mm)(126.049mm,47.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-1(125.349mm,48.372mm) on Top Layer And Track (126.049mm,47.752mm)(126.049mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-2(125.349mm,49.672mm) on Top Layer And Track (124.649mm,47.752mm)(124.649mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-2(125.349mm,49.672mm) on Top Layer And Track (124.649mm,49.022mm)(126.049mm,49.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R26-2(125.349mm,49.672mm) on Top Layer And Track (124.649mm,50.292mm)(124.841mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R26-2(125.349mm,49.672mm) on Top Layer And Track (125.857mm,50.292mm)(126.049mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-2(125.349mm,49.672mm) on Top Layer And Track (126.049mm,47.752mm)(126.049mm,50.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R27-1(124.699mm,12.065mm) on Top Layer And Track (124.079mm,11.365mm)(124.079mm,11.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R27-1(124.699mm,12.065mm) on Top Layer And Track (124.079mm,11.365mm)(126.619mm,11.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R27-1(124.699mm,12.065mm) on Top Layer And Track (124.079mm,12.573mm)(124.079mm,12.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R27-1(124.699mm,12.065mm) on Top Layer And Track (124.079mm,12.765mm)(126.619mm,12.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R27-1(124.699mm,12.065mm) on Top Layer And Track (125.349mm,11.365mm)(125.349mm,12.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R27-2(125.999mm,12.065mm) on Top Layer And Track (124.079mm,11.365mm)(126.619mm,11.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R27-2(125.999mm,12.065mm) on Top Layer And Track (124.079mm,12.765mm)(126.619mm,12.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R27-2(125.999mm,12.065mm) on Top Layer And Track (125.349mm,11.365mm)(125.349mm,12.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R27-2(125.999mm,12.065mm) on Top Layer And Track (126.619mm,11.365mm)(126.619mm,11.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R27-2(125.999mm,12.065mm) on Top Layer And Track (126.619mm,12.573mm)(126.619mm,12.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R28-1(117.714mm,11.557mm) on Top Layer And Text "R28" (117.552mm,12.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R28-1(117.714mm,11.557mm) on Top Layer And Track (117.094mm,10.857mm)(117.094mm,11.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-1(117.714mm,11.557mm) on Top Layer And Track (117.094mm,10.857mm)(119.634mm,10.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R28-1(117.714mm,11.557mm) on Top Layer And Track (117.094mm,12.065mm)(117.094mm,12.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-1(117.714mm,11.557mm) on Top Layer And Track (117.094mm,12.257mm)(119.634mm,12.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-1(117.714mm,11.557mm) on Top Layer And Track (118.364mm,10.857mm)(118.364mm,12.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(43.576mm,65.405mm) on Top Layer And Track (41.656mm,64.705mm)(44.196mm,64.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(43.576mm,65.405mm) on Top Layer And Track (41.656mm,66.105mm)(44.196mm,66.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(43.576mm,65.405mm) on Top Layer And Track (42.926mm,64.705mm)(42.926mm,66.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-1(43.576mm,65.405mm) on Top Layer And Track (44.196mm,64.705mm)(44.196mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-1(43.576mm,65.405mm) on Top Layer And Track (44.196mm,65.913mm)(44.196mm,66.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-1(42.134mm,17.907mm) on Top Layer And Track (41.514mm,17.207mm)(41.514mm,17.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(42.134mm,17.907mm) on Top Layer And Track (41.514mm,17.207mm)(44.054mm,17.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-1(42.134mm,17.907mm) on Top Layer And Track (41.514mm,18.415mm)(41.514mm,18.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(42.134mm,17.907mm) on Top Layer And Track (41.514mm,18.607mm)(44.054mm,18.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(42.134mm,17.907mm) on Top Layer And Track (42.784mm,17.207mm)(42.784mm,18.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(43.434mm,17.907mm) on Top Layer And Track (41.514mm,17.207mm)(44.054mm,17.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(43.434mm,17.907mm) on Top Layer And Track (41.514mm,18.607mm)(44.054mm,18.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(43.434mm,17.907mm) on Top Layer And Track (42.784mm,17.207mm)(42.784mm,18.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-2(43.434mm,17.907mm) on Top Layer And Track (44.054mm,17.207mm)(44.054mm,17.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-2(43.434mm,17.907mm) on Top Layer And Track (44.054mm,18.415mm)(44.054mm,18.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-2(55.738mm,18.161mm) on Top Layer And Track (55.118mm,17.461mm)(55.118mm,17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(55.738mm,18.161mm) on Top Layer And Track (55.118mm,17.461mm)(57.658mm,17.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-2(55.738mm,18.161mm) on Top Layer And Track (55.118mm,18.669mm)(55.118mm,18.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(55.738mm,18.161mm) on Top Layer And Track (55.118mm,18.861mm)(57.658mm,18.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(55.738mm,18.161mm) on Top Layer And Track (56.388mm,17.461mm)(56.388mm,18.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(13.716mm,82.184mm) on Top Layer And Track (13.016mm,80.264mm)(13.016mm,82.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(13.716mm,82.184mm) on Top Layer And Track (13.016mm,81.534mm)(14.416mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-2(13.716mm,82.184mm) on Top Layer And Track (13.016mm,82.804mm)(13.208mm,82.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-2(13.716mm,82.184mm) on Top Layer And Track (14.224mm,82.804mm)(14.416mm,82.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(13.716mm,82.184mm) on Top Layer And Track (14.416mm,80.264mm)(14.416mm,82.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(73.025mm,14.366mm) on Top Layer And Track (72.325mm,12.446mm)(72.325mm,14.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(73.025mm,14.366mm) on Top Layer And Track (72.325mm,13.716mm)(73.725mm,13.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-2(73.025mm,14.366mm) on Top Layer And Track (72.325mm,14.986mm)(72.517mm,14.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-2(73.025mm,14.366mm) on Top Layer And Track (73.533mm,14.986mm)(73.725mm,14.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(73.025mm,14.366mm) on Top Layer And Track (73.725mm,12.446mm)(73.725mm,14.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad S3-1(84.455mm,69.596mm) on Multi-Layer And Track (85.471mm,68.199mm)(85.471mm,75.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad S3-10(84.455mm,74.676mm) on Multi-Layer And Track (85.471mm,68.199mm)(85.471mm,75.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad S4-1(98.171mm,44.196mm) on Multi-Layer And Track (96.774mm,43.18mm)(104.521mm,43.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad S4-10(103.251mm,44.196mm) on Multi-Layer And Track (96.774mm,43.18mm)(104.521mm,43.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad S5-1(135.382mm,59.563mm) on Multi-Layer And Track (133.985mm,58.547mm)(141.732mm,58.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad S5-10(140.462mm,59.563mm) on Multi-Layer And Track (133.985mm,58.547mm)(141.732mm,58.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad S6-1(119.126mm,58.039mm) on Multi-Layer And Track (117.729mm,57.023mm)(125.476mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad S6-10(124.206mm,58.039mm) on Multi-Layer And Track (117.729mm,57.023mm)(125.476mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad U7-1(116.373mm,6.051mm) on Top Layer And Text "1  2   3  4  " (114.373mm,4.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-2(117.023mm,6.051mm) on Top Layer And Text "1  2   3  4  " (114.373mm,4.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :421

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:04