// Seed: 1590459725
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6, id_7, id_8;
  always @(posedge id_8) begin
    wait (id_5);
    id_4 = id_6;
  end
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1#(.id_6(1)),
    output tri1 id_2,
    input  wire id_3,
    input  wand id_4
);
  always @({1, 1, (1'b0 < 1'd0)} * ~1 or 1'b0);
  assign id_6 = id_4 - id_6;
  module_0(
      id_6, id_6, id_6, id_6
  );
  assign id_2 = 1 | id_3;
endmodule
