# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../bit4adder.srcs/sources_1/new/FullAdder.vhd" \
"../../../../bit4adder.srcs/sources_1/new/bit4adder.vhd" \
"../../../../bit4adder.srcs/sim_1/new/Behav_Sim.vhd" \

# Do not sort compile order
nosort
