// Seed: 335808059
module module_0 (
    input uwire id_0,
    input wand id_1,
    input tri1 id_2,
    output tri id_3,
    input tri1 id_4,
    output wand id_5,
    input supply1 id_6,
    input tri0 id_7,
    output uwire id_8,
    output tri0 id_9,
    output supply1 id_10,
    output tri id_11,
    input uwire id_12,
    output tri0 id_13,
    input supply0 id_14,
    input wand id_15,
    input wire id_16,
    input supply0 id_17,
    input wand id_18,
    output tri1 id_19,
    input wor id_20,
    input wor id_21,
    output wire id_22,
    output tri0 id_23,
    input tri id_24,
    input wand id_25,
    input wand id_26
    , id_46,
    input uwire id_27,
    output tri0 id_28,
    input supply1 id_29,
    input wand id_30,
    input wand id_31,
    input supply0 id_32,
    output tri1 id_33,
    input wire id_34,
    input wor id_35,
    input wire id_36,
    output tri0 id_37,
    input wire id_38,
    output tri0 id_39,
    input tri1 id_40,
    input uwire id_41,
    input wire id_42
    , id_47,
    input wor id_43,
    output uwire id_44
);
  wire id_48;
endmodule
module module_1 (
    input  supply0 id_0,
    output uwire   id_1
);
  wire id_3;
  module_0(
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
