#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x558b20a63bc0 .scope module, "DataMemory_tb" "DataMemory_tb" 2 5;
 .timescale -9 -12;
v0x558b20a956e0_0 .var "MemRead", 0 0;
v0x558b20a957a0_0 .var "MemWrite", 0 0;
v0x558b20a95870_0 .var "address", 63 0;
v0x558b20a95970_0 .var "clk", 0 0;
v0x558b20a95a40_0 .net "readData", 63 0, v0x558b20a95380_0;  1 drivers
v0x558b20a95ae0_0 .var "reset", 0 0;
v0x558b20a95bb0_0 .var "writeData", 63 0;
S_0x558b20a6f020 .scope module, "uut" "DataMemory" 2 19, 3 1 0, S_0x558b20a63bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "address";
    .port_info 3 /INPUT 64 "writeData";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 1 "MemRead";
    .port_info 6 /OUTPUT 64 "readData";
v0x558b20a6f3f0_0 .net "MemRead", 0 0, v0x558b20a956e0_0;  1 drivers
v0x558b20a94b50_0 .net "MemWrite", 0 0, v0x558b20a957a0_0;  1 drivers
v0x558b20a94c10_0 .net "address", 63 0, v0x558b20a95870_0;  1 drivers
v0x558b20a94cd0_0 .net "clk", 0 0, v0x558b20a95970_0;  1 drivers
v0x558b20a94d90_0 .var/i "i", 31 0;
v0x558b20a94ec0 .array "memory", 31 0, 63 0;
v0x558b20a95380_0 .var "readData", 63 0;
v0x558b20a95460_0 .net "reset", 0 0, v0x558b20a95ae0_0;  1 drivers
v0x558b20a95520_0 .net "writeData", 63 0, v0x558b20a95bb0_0;  1 drivers
v0x558b20a94ec0_0 .array/port v0x558b20a94ec0, 0;
v0x558b20a94ec0_1 .array/port v0x558b20a94ec0, 1;
E_0x558b20a32560/0 .event edge, v0x558b20a6f3f0_0, v0x558b20a94c10_0, v0x558b20a94ec0_0, v0x558b20a94ec0_1;
v0x558b20a94ec0_2 .array/port v0x558b20a94ec0, 2;
v0x558b20a94ec0_3 .array/port v0x558b20a94ec0, 3;
v0x558b20a94ec0_4 .array/port v0x558b20a94ec0, 4;
v0x558b20a94ec0_5 .array/port v0x558b20a94ec0, 5;
E_0x558b20a32560/1 .event edge, v0x558b20a94ec0_2, v0x558b20a94ec0_3, v0x558b20a94ec0_4, v0x558b20a94ec0_5;
v0x558b20a94ec0_6 .array/port v0x558b20a94ec0, 6;
v0x558b20a94ec0_7 .array/port v0x558b20a94ec0, 7;
v0x558b20a94ec0_8 .array/port v0x558b20a94ec0, 8;
v0x558b20a94ec0_9 .array/port v0x558b20a94ec0, 9;
E_0x558b20a32560/2 .event edge, v0x558b20a94ec0_6, v0x558b20a94ec0_7, v0x558b20a94ec0_8, v0x558b20a94ec0_9;
v0x558b20a94ec0_10 .array/port v0x558b20a94ec0, 10;
v0x558b20a94ec0_11 .array/port v0x558b20a94ec0, 11;
v0x558b20a94ec0_12 .array/port v0x558b20a94ec0, 12;
v0x558b20a94ec0_13 .array/port v0x558b20a94ec0, 13;
E_0x558b20a32560/3 .event edge, v0x558b20a94ec0_10, v0x558b20a94ec0_11, v0x558b20a94ec0_12, v0x558b20a94ec0_13;
v0x558b20a94ec0_14 .array/port v0x558b20a94ec0, 14;
v0x558b20a94ec0_15 .array/port v0x558b20a94ec0, 15;
v0x558b20a94ec0_16 .array/port v0x558b20a94ec0, 16;
v0x558b20a94ec0_17 .array/port v0x558b20a94ec0, 17;
E_0x558b20a32560/4 .event edge, v0x558b20a94ec0_14, v0x558b20a94ec0_15, v0x558b20a94ec0_16, v0x558b20a94ec0_17;
v0x558b20a94ec0_18 .array/port v0x558b20a94ec0, 18;
v0x558b20a94ec0_19 .array/port v0x558b20a94ec0, 19;
v0x558b20a94ec0_20 .array/port v0x558b20a94ec0, 20;
v0x558b20a94ec0_21 .array/port v0x558b20a94ec0, 21;
E_0x558b20a32560/5 .event edge, v0x558b20a94ec0_18, v0x558b20a94ec0_19, v0x558b20a94ec0_20, v0x558b20a94ec0_21;
v0x558b20a94ec0_22 .array/port v0x558b20a94ec0, 22;
v0x558b20a94ec0_23 .array/port v0x558b20a94ec0, 23;
v0x558b20a94ec0_24 .array/port v0x558b20a94ec0, 24;
v0x558b20a94ec0_25 .array/port v0x558b20a94ec0, 25;
E_0x558b20a32560/6 .event edge, v0x558b20a94ec0_22, v0x558b20a94ec0_23, v0x558b20a94ec0_24, v0x558b20a94ec0_25;
v0x558b20a94ec0_26 .array/port v0x558b20a94ec0, 26;
v0x558b20a94ec0_27 .array/port v0x558b20a94ec0, 27;
v0x558b20a94ec0_28 .array/port v0x558b20a94ec0, 28;
v0x558b20a94ec0_29 .array/port v0x558b20a94ec0, 29;
E_0x558b20a32560/7 .event edge, v0x558b20a94ec0_26, v0x558b20a94ec0_27, v0x558b20a94ec0_28, v0x558b20a94ec0_29;
v0x558b20a94ec0_30 .array/port v0x558b20a94ec0, 30;
v0x558b20a94ec0_31 .array/port v0x558b20a94ec0, 31;
E_0x558b20a32560/8 .event edge, v0x558b20a94ec0_30, v0x558b20a94ec0_31;
E_0x558b20a32560 .event/or E_0x558b20a32560/0, E_0x558b20a32560/1, E_0x558b20a32560/2, E_0x558b20a32560/3, E_0x558b20a32560/4, E_0x558b20a32560/5, E_0x558b20a32560/6, E_0x558b20a32560/7, E_0x558b20a32560/8;
E_0x558b20a6ae50 .event posedge, v0x558b20a95460_0, v0x558b20a94cd0_0;
    .scope S_0x558b20a6f020;
T_0 ;
    %wait E_0x558b20a6ae50;
    %load/vec4 v0x558b20a95460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558b20a94d90_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x558b20a94d90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x558b20a94d90_0;
    %pad/s 64;
    %ix/getv/s 3, v0x558b20a94d90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b20a94ec0, 0, 4;
    %load/vec4 v0x558b20a94d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558b20a94d90_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x558b20a94b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x558b20a95520_0;
    %load/vec4 v0x558b20a94c10_0;
    %parti/s 6, 3, 3;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b20a94ec0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558b20a6f020;
T_1 ;
    %wait E_0x558b20a32560;
    %load/vec4 v0x558b20a6f3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x558b20a94c10_0;
    %parti/s 6, 3, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x558b20a94ec0, 4;
    %store/vec4 v0x558b20a95380_0, 0, 64;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x558b20a95380_0, 0, 64;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x558b20a63bc0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x558b20a95970_0;
    %inv;
    %store/vec4 v0x558b20a95970_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x558b20a63bc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b20a95970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b20a95ae0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x558b20a95870_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x558b20a95bb0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b20a957a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b20a956e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b20a95ae0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b20a95ae0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 49 "$display", "Test Case 1: Read from memory after reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b20a956e0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x558b20a95870_0, 0, 64;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "Address: %h, Read Data: %h", v0x558b20a95870_0, v0x558b20a95a40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b20a956e0_0, 0, 1;
    %vpi_call 2 57 "$display", "\012Test Case 2: Write to memory" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b20a957a0_0, 0, 1;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x558b20a95870_0, 0, 64;
    %pushi/vec4 3735928559, 0, 32;
    %concati/vec4 3735928559, 0, 32;
    %store/vec4 v0x558b20a95bb0_0, 0, 64;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "Address: %h, Write Data: %h", v0x558b20a95870_0, v0x558b20a95bb0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b20a957a0_0, 0, 1;
    %vpi_call 2 66 "$display", "\012Test Case 3: Read back the written data" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b20a956e0_0, 0, 1;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x558b20a95870_0, 0, 64;
    %delay 10000, 0;
    %vpi_call 2 70 "$display", "Address: %h, Read Data: %h", v0x558b20a95870_0, v0x558b20a95a40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b20a956e0_0, 0, 1;
    %vpi_call 2 74 "$display", "\012Test Case 4: Write to another memory location" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b20a957a0_0, 0, 1;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x558b20a95870_0, 0, 64;
    %pushi/vec4 3405691582, 0, 32;
    %concati/vec4 3405691582, 0, 32;
    %store/vec4 v0x558b20a95bb0_0, 0, 64;
    %delay 10000, 0;
    %vpi_call 2 79 "$display", "Address: %h, Write Data: %h", v0x558b20a95870_0, v0x558b20a95bb0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b20a957a0_0, 0, 1;
    %vpi_call 2 83 "$display", "\012Test Case 5: Read back the second written data" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b20a956e0_0, 0, 1;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x558b20a95870_0, 0, 64;
    %delay 10000, 0;
    %vpi_call 2 87 "$display", "Address: %h, Read Data: %h", v0x558b20a95870_0, v0x558b20a95a40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b20a956e0_0, 0, 1;
    %vpi_call 2 91 "$display", "\012Test Case 6: Attempt to read without MemRead enabled" {0 0 0};
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x558b20a95870_0, 0, 64;
    %delay 10000, 0;
    %vpi_call 2 94 "$display", "Address: %h, Read Data: %h (MemRead = 0)", v0x558b20a95870_0, v0x558b20a95a40_0 {0 0 0};
    %vpi_call 2 97 "$display", "\012Test Case 7: Attempt to write without MemWrite enabled" {0 0 0};
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x558b20a95870_0, 0, 64;
    %pushi/vec4 2443359168, 0, 35;
    %concati/vec4 305419896, 0, 29;
    %store/vec4 v0x558b20a95bb0_0, 0, 64;
    %delay 10000, 0;
    %vpi_call 2 101 "$display", "Address: %h, Write Data: %h (MemWrite = 0)", v0x558b20a95870_0, v0x558b20a95bb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b20a956e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 104 "$display", "Address: %h, Read Data: %h (Verify no write occurred)", v0x558b20a95870_0, v0x558b20a95a40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b20a956e0_0, 0, 1;
    %vpi_call 2 108 "$display", "\012Test Case 8: Reset memory and verify initialization" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b20a95ae0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b20a95ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b20a956e0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x558b20a95870_0, 0, 64;
    %delay 10000, 0;
    %vpi_call 2 115 "$display", "Address: %h, Read Data: %h (After reset)", v0x558b20a95870_0, v0x558b20a95a40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b20a956e0_0, 0, 1;
    %vpi_call 2 119 "$display", "\012Simulation completed." {0 0 0};
    %vpi_call 2 120 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "DM_tb.v";
    "./mem.v";
