Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: MainModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MainModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MainModule"
Output Format                      : NGC
Target Device                      : xc7a200t-3-fbg484

---- Source Options
Top Module Name                    : MainModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\farida1004\reg\registerpak.vhd" into library work
Parsing package <registerpak>.
Parsing package body <registerpak>.
Parsing VHDL file "E:\farida1004\reg\regi.vhd" into library work
Parsing entity <regi>.
Parsing architecture <Behavioral> of entity <regi>.
Parsing VHDL file "E:\farida1004\reg\muxpaknew.vhd" into library work
Parsing package <muxpaknew>.
Parsing package body <muxpaknew>.
Parsing VHDL file "E:\farida1004\reg\mux32to1.vhd" into library work
Parsing entity <mux32to1>.
Parsing architecture <Behavioral> of entity <mux32to1>.
Parsing VHDL file "E:\farida1004\reg\decoderpak.vhd" into library work
Parsing package <decoderpak>.
Parsing package body <decoderpak>.
Parsing VHDL file "E:\farida1004\reg\Decoder.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "E:\farida1004\reg\SignExtenderpak.vhd" into library work
Parsing package <SignExtenderpak>.
Parsing package body <SignExtenderpak>.
Parsing VHDL file "E:\farida1004\reg\SIgnExtender.vhd" into library work
Parsing entity <SIgnExtender>.
Parsing architecture <Behavioral> of entity <signextender>.
Parsing VHDL file "E:\farida1004\reg\RegisterFilepak.vhd" into library work
Parsing package <RegisterFilepak>.
Parsing package body <RegisterFilepak>.
Parsing VHDL file "E:\farida1004\reg\RegisterFile.vhd" into library work
Parsing entity <RegisterFile>.
Parsing architecture <Behavioral> of entity <registerfile>.
Parsing VHDL file "E:\farida1004\reg\programcounterpak.vhd" into library work
Parsing package <programcounterpak>.
Parsing package body <programcounterpak>.
Parsing VHDL file "E:\farida1004\reg\programcounter.vhd" into library work
Parsing entity <programcounter>.
Parsing architecture <behavioral> of entity <programcounter>.
Parsing VHDL file "E:\farida1004\reg\muxnbits2to1pak.vhd" into library work
Parsing package <muxnbits2to1pak>.
Parsing package body <muxnbits2to1pak>.
Parsing VHDL file "E:\farida1004\reg\muxnbits2to1.vhd" into library work
Parsing entity <muxnbits2to1>.
Parsing architecture <Behavioral> of entity <muxnbits2to1>.
Parsing VHDL file "E:\farida1004\reg\instructionpak.vhd" into library work
Parsing package <instructionpak>.
Parsing package body <instructionpak>.
Parsing VHDL file "E:\farida1004\reg\INSTRMEMORY.vhd" into library work
Parsing entity <INSTRMEMORY>.
Parsing architecture <BEHAVIORAL> of entity <instrmemory>.
Parsing VHDL file "E:\farida1004\reg\DTAMEMORYpak.vhd" into library work
Parsing package <DTAMEMORYpak>.
Parsing package body <DTAMEMORYpak>.
Parsing VHDL file "E:\farida1004\reg\DATAMEMORY.vhd" into library work
Parsing entity <DATAMEMORY>.
Parsing architecture <BEHAVIORAL> of entity <datamemory>.
Parsing VHDL file "E:\farida1004\reg\controlunitpak.vhd" into library work
Parsing package <controlunitpak>.
Parsing package body <controlunitpak>.
Parsing VHDL file "E:\farida1004\reg\controlunit.vhd" into library work
Parsing entity <controlunit>.
Parsing architecture <behavior> of entity <controlunit>.
Parsing VHDL file "E:\farida1004\reg\ALUpak.vhd" into library work
Parsing package <ALUpak>.
Parsing package body <ALUpak>.
Parsing VHDL file "E:\farida1004\reg\ALUcontrolpak.vhd" into library work
Parsing package <ALUcontrolpak>.
Parsing package body <ALUcontrolpak>.
Parsing VHDL file "E:\farida1004\reg\ALUcontrol.vhd" into library work
Parsing entity <ALUcontrol>.
Parsing architecture <Behavioral> of entity <alucontrol>.
Parsing VHDL file "E:\farida1004\reg\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "E:\farida1004\reg\ADDERpak.vhd" into library work
Parsing package <ADDERpak>.
Parsing package body <ADDERpak>.
Parsing VHDL file "E:\farida1004\reg\ADDER.vhd" into library work
Parsing entity <ADDER>.
Parsing architecture <Behavioral> of entity <adder>.
Parsing VHDL file "E:\farida1004\reg\MainModule.vhd" into library work
Parsing entity <MainModule>.
Parsing architecture <Behavioral> of entity <mainmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MainModule> (architecture <Behavioral>) from library <work>.

Elaborating entity <programcounter> (architecture <behavioral>) from library <work>.

Elaborating entity <INSTRMEMORY> (architecture <BEHAVIORAL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "E:\farida1004\reg\INSTRMEMORY.vhd" Line 33: loadit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\farida1004\reg\INSTRMEMORY.vhd" Line 74: addrover4 should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "E:\farida1004\reg\INSTRMEMORY.vhd" Line 28: Net <ROM_PROCESS.MEMORY[33][31]> does not have a driver.

Elaborating entity <controlunit> (architecture <behavior>) from library <work>.

Elaborating entity <muxnbits2to1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RegisterFile> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux32to1> (architecture <Behavioral>) from library <work>.

Elaborating entity <regi> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "E:\farida1004\reg\regi.vhd" Line 22: load should be on the sensitivity list of the process

Elaborating entity <SIgnExtender> (architecture <Behavioral>) from library <work>.

Elaborating entity <muxnbits2to1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ALUcontrol> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <DATAMEMORY> (architecture <BEHAVIORAL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "E:\farida1004\reg\DATAMEMORY.vhd" Line 29: loadit should be on the sensitivity list of the process

Elaborating entity <ADDER> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MainModule>.
    Related source file is "E:\farida1004\reg\MainModule.vhd".
INFO:Xst:3210 - "E:\farida1004\reg\MainModule.vhd" line 57: Output port <cflag> of the instance <ArithmeticALU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\farida1004\reg\MainModule.vhd" line 57: Output port <oflag> of the instance <ArithmeticALU> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MainModule> synthesized.

Synthesizing Unit <programcounter>.
    Related source file is "E:\farida1004\reg\programcounter.vhd".
    Found 32-bit register for signal <d_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <programcounter> synthesized.

Synthesizing Unit <INSTRMEMORY>.
    Related source file is "E:\farida1004\reg\INSTRMEMORY.vhd".
        words = 64
        wordsize = 32
        addresssize = 32
WARNING:Xst:647 - Input <ADDRESS<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<33>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<34>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<35>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<36>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<37>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<38>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<39>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<40>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<41>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<42>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<43>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<44>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<45>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<46>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<47>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<48>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<49>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<50>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<51>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<52>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<53>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<54>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<55>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<56>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<57>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<58>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<59>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<60>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<61>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<62>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<63>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:737 - Found 1-bit latch for signal <ROM_PROCESS.MEMORY<0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred  64 Multiplexer(s).
Unit <INSTRMEMORY> synthesized.

Synthesizing Unit <controlunit>.
    Related source file is "E:\farida1004\reg\controlunit.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <BNEQ>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
Unit <controlunit> synthesized.

Synthesizing Unit <muxnbits2to1_1>.
    Related source file is "E:\farida1004\reg\muxnbits2to1.vhd".
        N = 5
    Found 1-bit tristate buffer for signal <output<4>> created at line 16
    Found 1-bit tristate buffer for signal <output<3>> created at line 16
    Found 1-bit tristate buffer for signal <output<2>> created at line 16
    Found 1-bit tristate buffer for signal <output<1>> created at line 16
    Found 1-bit tristate buffer for signal <output<0>> created at line 16
    Summary:
	inferred   5 Multiplexer(s).
	inferred   5 Tristate(s).
Unit <muxnbits2to1_1> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "E:\farida1004\reg\RegisterFile.vhd".
        n = 32
    Summary:
	no macro.
Unit <RegisterFile> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "E:\farida1004\reg\Decoder.vhd".
    Found 1-bit tristate buffer for signal <O<31>> created at line 16
    Found 1-bit tristate buffer for signal <O<30>> created at line 16
    Found 1-bit tristate buffer for signal <O<29>> created at line 16
    Found 1-bit tristate buffer for signal <O<28>> created at line 16
    Found 1-bit tristate buffer for signal <O<27>> created at line 16
    Found 1-bit tristate buffer for signal <O<26>> created at line 16
    Found 1-bit tristate buffer for signal <O<25>> created at line 16
    Found 1-bit tristate buffer for signal <O<24>> created at line 16
    Found 1-bit tristate buffer for signal <O<23>> created at line 16
    Found 1-bit tristate buffer for signal <O<22>> created at line 16
    Found 1-bit tristate buffer for signal <O<21>> created at line 16
    Found 1-bit tristate buffer for signal <O<20>> created at line 16
    Found 1-bit tristate buffer for signal <O<19>> created at line 16
    Found 1-bit tristate buffer for signal <O<18>> created at line 16
    Found 1-bit tristate buffer for signal <O<17>> created at line 16
    Found 1-bit tristate buffer for signal <O<16>> created at line 16
    Found 1-bit tristate buffer for signal <O<15>> created at line 16
    Found 1-bit tristate buffer for signal <O<14>> created at line 16
    Found 1-bit tristate buffer for signal <O<13>> created at line 16
    Found 1-bit tristate buffer for signal <O<12>> created at line 16
    Found 1-bit tristate buffer for signal <O<11>> created at line 16
    Found 1-bit tristate buffer for signal <O<10>> created at line 16
    Found 1-bit tristate buffer for signal <O<9>> created at line 16
    Found 1-bit tristate buffer for signal <O<8>> created at line 16
    Found 1-bit tristate buffer for signal <O<7>> created at line 16
    Found 1-bit tristate buffer for signal <O<6>> created at line 16
    Found 1-bit tristate buffer for signal <O<5>> created at line 16
    Found 1-bit tristate buffer for signal <O<4>> created at line 16
    Found 1-bit tristate buffer for signal <O<3>> created at line 16
    Found 1-bit tristate buffer for signal <O<2>> created at line 16
    Found 1-bit tristate buffer for signal <O<1>> created at line 16
    Found 1-bit tristate buffer for signal <O<0>> created at line 16
    Summary:
	inferred  42 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Decoder> synthesized.

Synthesizing Unit <mux32to1>.
    Related source file is "E:\farida1004\reg\mux32to1.vhd".
    Found 5-bit comparator lessequal for signal <n0000> created at line 47
    Found 5-bit comparator lessequal for signal <n0002> created at line 48
    Found 5-bit comparator lessequal for signal <n0004> created at line 49
    Found 5-bit comparator lessequal for signal <n0006> created at line 50
    Found 5-bit comparator lessequal for signal <n0008> created at line 51
    Found 5-bit comparator lessequal for signal <n0010> created at line 52
    Found 5-bit comparator lessequal for signal <n0012> created at line 53
    Found 5-bit comparator lessequal for signal <n0014> created at line 54
    Found 5-bit comparator lessequal for signal <n0016> created at line 55
    Found 5-bit comparator lessequal for signal <n0018> created at line 56
    Found 5-bit comparator lessequal for signal <n0020> created at line 57
    Found 5-bit comparator lessequal for signal <n0022> created at line 58
    Found 5-bit comparator lessequal for signal <n0024> created at line 59
    Found 5-bit comparator lessequal for signal <n0026> created at line 60
    Found 5-bit comparator lessequal for signal <n0028> created at line 61
    Found 5-bit comparator lessequal for signal <n0030> created at line 62
    Found 5-bit comparator lessequal for signal <n0032> created at line 63
    Found 5-bit comparator lessequal for signal <n0034> created at line 64
    Found 5-bit comparator lessequal for signal <n0036> created at line 65
    Found 5-bit comparator lessequal for signal <n0038> created at line 66
    Found 5-bit comparator lessequal for signal <n0040> created at line 67
    Found 5-bit comparator lessequal for signal <n0042> created at line 68
    Found 5-bit comparator lessequal for signal <n0044> created at line 69
    Found 5-bit comparator lessequal for signal <n0046> created at line 70
    Found 5-bit comparator lessequal for signal <n0048> created at line 71
    Found 5-bit comparator lessequal for signal <n0050> created at line 72
    Found 5-bit comparator lessequal for signal <n0052> created at line 73
    Found 5-bit comparator lessequal for signal <n0054> created at line 74
    Found 5-bit comparator lessequal for signal <n0056> created at line 75
    Found 5-bit comparator lessequal for signal <n0058> created at line 76
    Found 5-bit comparator lessequal for signal <n0060> created at line 77
    Summary:
	inferred  31 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <mux32to1> synthesized.

Synthesizing Unit <regi>.
    Related source file is "E:\farida1004\reg\regi.vhd".
        n = 32
    Found 32-bit register for signal <Outp>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <regi> synthesized.

Synthesizing Unit <SIgnExtender>.
    Related source file is "E:\farida1004\reg\SIgnExtender.vhd".
    Summary:
	no macro.
Unit <SIgnExtender> synthesized.

Synthesizing Unit <muxnbits2to1_2>.
    Related source file is "E:\farida1004\reg\muxnbits2to1.vhd".
        N = 32
    Found 1-bit tristate buffer for signal <output<31>> created at line 16
    Found 1-bit tristate buffer for signal <output<30>> created at line 16
    Found 1-bit tristate buffer for signal <output<29>> created at line 16
    Found 1-bit tristate buffer for signal <output<28>> created at line 16
    Found 1-bit tristate buffer for signal <output<27>> created at line 16
    Found 1-bit tristate buffer for signal <output<26>> created at line 16
    Found 1-bit tristate buffer for signal <output<25>> created at line 16
    Found 1-bit tristate buffer for signal <output<24>> created at line 16
    Found 1-bit tristate buffer for signal <output<23>> created at line 16
    Found 1-bit tristate buffer for signal <output<22>> created at line 16
    Found 1-bit tristate buffer for signal <output<21>> created at line 16
    Found 1-bit tristate buffer for signal <output<20>> created at line 16
    Found 1-bit tristate buffer for signal <output<19>> created at line 16
    Found 1-bit tristate buffer for signal <output<18>> created at line 16
    Found 1-bit tristate buffer for signal <output<17>> created at line 16
    Found 1-bit tristate buffer for signal <output<16>> created at line 16
    Found 1-bit tristate buffer for signal <output<15>> created at line 16
    Found 1-bit tristate buffer for signal <output<14>> created at line 16
    Found 1-bit tristate buffer for signal <output<13>> created at line 16
    Found 1-bit tristate buffer for signal <output<12>> created at line 16
    Found 1-bit tristate buffer for signal <output<11>> created at line 16
    Found 1-bit tristate buffer for signal <output<10>> created at line 16
    Found 1-bit tristate buffer for signal <output<9>> created at line 16
    Found 1-bit tristate buffer for signal <output<8>> created at line 16
    Found 1-bit tristate buffer for signal <output<7>> created at line 16
    Found 1-bit tristate buffer for signal <output<6>> created at line 16
    Found 1-bit tristate buffer for signal <output<5>> created at line 16
    Found 1-bit tristate buffer for signal <output<4>> created at line 16
    Found 1-bit tristate buffer for signal <output<3>> created at line 16
    Found 1-bit tristate buffer for signal <output<2>> created at line 16
    Found 1-bit tristate buffer for signal <output<1>> created at line 16
    Found 1-bit tristate buffer for signal <output<0>> created at line 16
    Summary:
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <muxnbits2to1_2> synthesized.

Synthesizing Unit <ALUcontrol>.
    Related source file is "E:\farida1004\reg\ALUcontrol.vhd".
    Found 1-bit tristate buffer for signal <outtp<3>> created at line 21
    Found 1-bit tristate buffer for signal <outtp<2>> created at line 21
    Found 1-bit tristate buffer for signal <outtp<1>> created at line 21
    Found 1-bit tristate buffer for signal <outtp<0>> created at line 21
    Summary:
	inferred  21 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <ALUcontrol> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\farida1004\reg\ALU.vhd".
WARNING:Xst:647 - Input <cin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 33-bit adder for signal <tmp1> created at line 29.
    Found 33-bit subtractor for signal <tmp2> created at line 26.
    Found 1-bit tristate buffer for signal <result<31>> created at line 32
    Found 1-bit tristate buffer for signal <result<30>> created at line 32
    Found 1-bit tristate buffer for signal <result<29>> created at line 32
    Found 1-bit tristate buffer for signal <result<28>> created at line 32
    Found 1-bit tristate buffer for signal <result<27>> created at line 32
    Found 1-bit tristate buffer for signal <result<26>> created at line 32
    Found 1-bit tristate buffer for signal <result<25>> created at line 32
    Found 1-bit tristate buffer for signal <result<24>> created at line 32
    Found 1-bit tristate buffer for signal <result<23>> created at line 32
    Found 1-bit tristate buffer for signal <result<22>> created at line 32
    Found 1-bit tristate buffer for signal <result<21>> created at line 32
    Found 1-bit tristate buffer for signal <result<20>> created at line 32
    Found 1-bit tristate buffer for signal <result<19>> created at line 32
    Found 1-bit tristate buffer for signal <result<18>> created at line 32
    Found 1-bit tristate buffer for signal <result<17>> created at line 32
    Found 1-bit tristate buffer for signal <result<16>> created at line 32
    Found 1-bit tristate buffer for signal <result<15>> created at line 32
    Found 1-bit tristate buffer for signal <result<14>> created at line 32
    Found 1-bit tristate buffer for signal <result<13>> created at line 32
    Found 1-bit tristate buffer for signal <result<12>> created at line 32
    Found 1-bit tristate buffer for signal <result<11>> created at line 32
    Found 1-bit tristate buffer for signal <result<10>> created at line 32
    Found 1-bit tristate buffer for signal <result<9>> created at line 32
    Found 1-bit tristate buffer for signal <result<8>> created at line 32
    Found 1-bit tristate buffer for signal <result<7>> created at line 32
    Found 1-bit tristate buffer for signal <result<6>> created at line 32
    Found 1-bit tristate buffer for signal <result<5>> created at line 32
    Found 1-bit tristate buffer for signal <result<4>> created at line 32
    Found 1-bit tristate buffer for signal <result<3>> created at line 32
    Found 1-bit tristate buffer for signal <result<2>> created at line 32
    Found 1-bit tristate buffer for signal <result<1>> created at line 32
    Found 1-bit tristate buffer for signal <result<0>> created at line 32
    Found 1-bit tristate buffer for signal <cflag> created at line 42
    Found 1-bit tristate buffer for signal <oflag> created at line 46
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 290 Multiplexer(s).
	inferred  34 Tristate(s).
Unit <ALU> synthesized.

Synthesizing Unit <DATAMEMORY>.
    Related source file is "E:\farida1004\reg\DATAMEMORY.vhd".
        words = 64
        wordsize = 32
        addresssize = 32
WARNING:Xst:647 - Input <ADDRESS<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <MEMORY<1>>.
    Found 32-bit register for signal <MEMORY<2>>.
    Found 32-bit register for signal <MEMORY<3>>.
    Found 32-bit register for signal <MEMORY<4>>.
    Found 32-bit register for signal <MEMORY<5>>.
    Found 32-bit register for signal <MEMORY<6>>.
    Found 32-bit register for signal <MEMORY<7>>.
    Found 32-bit register for signal <MEMORY<8>>.
    Found 32-bit register for signal <MEMORY<9>>.
    Found 32-bit register for signal <MEMORY<10>>.
    Found 32-bit register for signal <MEMORY<11>>.
    Found 32-bit register for signal <MEMORY<0>>.
    Found 32-bit register for signal <MEMORY<13>>.
    Found 32-bit register for signal <MEMORY<14>>.
    Found 32-bit register for signal <MEMORY<12>>.
    Found 32-bit register for signal <MEMORY<15>>.
    Found 32-bit register for signal <MEMORY<16>>.
    Found 32-bit register for signal <MEMORY<17>>.
    Found 32-bit register for signal <MEMORY<18>>.
    Found 32-bit register for signal <MEMORY<19>>.
    Found 32-bit register for signal <MEMORY<20>>.
    Found 32-bit register for signal <MEMORY<21>>.
    Found 32-bit register for signal <MEMORY<22>>.
    Found 32-bit register for signal <MEMORY<23>>.
    Found 32-bit register for signal <MEMORY<24>>.
    Found 32-bit register for signal <MEMORY<25>>.
    Found 32-bit register for signal <MEMORY<26>>.
    Found 32-bit register for signal <MEMORY<27>>.
    Found 32-bit register for signal <MEMORY<28>>.
    Found 32-bit register for signal <MEMORY<29>>.
    Found 32-bit register for signal <MEMORY<30>>.
    Found 32-bit register for signal <MEMORY<31>>.
    Found 32-bit register for signal <MEMORY<32>>.
    Found 32-bit register for signal <MEMORY<33>>.
    Found 32-bit register for signal <MEMORY<34>>.
    Found 32-bit register for signal <MEMORY<35>>.
    Found 32-bit register for signal <MEMORY<36>>.
    Found 32-bit register for signal <MEMORY<37>>.
    Found 32-bit register for signal <MEMORY<38>>.
    Found 32-bit register for signal <MEMORY<39>>.
    Found 32-bit register for signal <MEMORY<40>>.
    Found 32-bit register for signal <MEMORY<41>>.
    Found 32-bit register for signal <MEMORY<42>>.
    Found 32-bit register for signal <MEMORY<43>>.
    Found 32-bit register for signal <MEMORY<44>>.
    Found 32-bit register for signal <MEMORY<45>>.
    Found 32-bit register for signal <MEMORY<46>>.
    Found 32-bit register for signal <MEMORY<47>>.
    Found 32-bit register for signal <MEMORY<48>>.
    Found 32-bit register for signal <MEMORY<49>>.
    Found 32-bit register for signal <MEMORY<50>>.
    Found 32-bit register for signal <MEMORY<51>>.
    Found 32-bit register for signal <MEMORY<52>>.
    Found 32-bit register for signal <MEMORY<53>>.
    Found 32-bit register for signal <MEMORY<54>>.
    Found 32-bit register for signal <MEMORY<55>>.
    Found 32-bit register for signal <MEMORY<56>>.
    Found 32-bit register for signal <MEMORY<57>>.
    Found 32-bit register for signal <MEMORY<58>>.
    Found 32-bit register for signal <MEMORY<59>>.
    Found 32-bit register for signal <MEMORY<60>>.
    Found 32-bit register for signal <MEMORY<61>>.
    Found 32-bit register for signal <MEMORY<62>>.
    Found 32-bit register for signal <MEMORY<63>>.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<31>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<30>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<29>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<28>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<27>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<26>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<25>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<24>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<23>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<22>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<21>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<20>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<19>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<18>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<17>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<16>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<15>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<14>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<13>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<12>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<11>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<10>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<9>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<8>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<7>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<6>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<5>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<4>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<3>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<2>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<1>> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<0>> created at line 83.
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1058_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MEM_READ_MEM_READ_DLATCH_1059_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1060_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<31>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1062_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<30>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1064_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<29>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1066_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<28>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1068_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<27>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1070_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<26>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1072_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<25>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1074_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<24>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1076_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<23>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1078_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<22>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1080_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<21>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1082_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<20>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1084_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<19>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1086_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<18>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1088_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<17>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1090_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<16>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1092_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<15>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1094_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<14>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1096_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<13>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1098_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<12>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1100_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<11>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1102_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<10>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1104_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<9>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1106_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<8>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1108_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<7>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1110_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<6>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1112_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<5>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1114_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<4>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1116_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<3>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1118_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<2>> created at line 83
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1120_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<1>> created at line 83
    Found 1-bit tristate buffer for signal <OUTS<0>> created at line 83
    Found 32-bit comparator greater for signal <GND_1201_o_ADDR_int[31]_LessThan_245_o> created at line 83
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred  33 Latch(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <DATAMEMORY> synthesized.

Synthesizing Unit <ADDER>.
    Related source file is "E:\farida1004\reg\ADDER.vhd".
        N = 32
    Found 33-bit adder for signal <TMP> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADDER> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 33-bit adder                                          : 3
 33-bit subtractor                                     : 1
# Registers                                            : 97
 32-bit register                                       : 97
# Latches                                              : 35
 1-bit latch                                           : 35
# Comparators                                          : 63
 32-bit comparator greater                             : 1
 5-bit comparator lessequal                            : 62
# Multiplexers                                         : 644
 1-bit 2-to-1 multiplexer                              : 486
 1-bit 64-to-1 multiplexer                             : 32
 32-bit 2-to-1 multiplexer                             : 126
# Tristates                                            : 235
 1-bit tristate buffer                                 : 235
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 3104
 Flip-Flops                                            : 3104
# Comparators                                          : 63
 32-bit comparator greater                             : 1
 5-bit comparator lessequal                            : 62
# Multiplexers                                         : 644
 1-bit 2-to-1 multiplexer                              : 486
 1-bit 64-to-1 multiplexer                             : 32
 32-bit 2-to-1 multiplexer                             : 126
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit MainModule: 64 internal tristates are replaced by logic (pull-up yes): N10, N11, N12, N13, N14, N15, N16, N17, N18, N19, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29, N30, N31, N32, N33, N34, N35, N36, N37, N38, N39, N4, N40, N41, N42, N43, N44, N45, N46, N47, N48, N49, N5, N50, N51, N52, N53, N54, N55, N56, N57, N58, N59, N6, N60, N61, N62, N63, N64, N65, N66, N67, N7, N8, N9.
WARNING:Xst:2042 - Unit ALUcontrol: 4 internal tristates are replaced by logic (pull-up yes): outtp<0>, outtp<1>, outtp<2>, outtp<3>.
WARNING:Xst:2042 - Unit Decoder: 32 internal tristates are replaced by logic (pull-up yes): O<0>, O<10>, O<11>, O<12>, O<13>, O<14>, O<15>, O<16>, O<17>, O<18>, O<19>, O<1>, O<20>, O<21>, O<22>, O<23>, O<24>, O<25>, O<26>, O<27>, O<28>, O<29>, O<2>, O<30>, O<31>, O<3>, O<4>, O<5>, O<6>, O<7>, O<8>, O<9>.

Optimizing unit <programcounter> ...

Optimizing unit <MainModule> ...

Optimizing unit <RegisterFile> ...

Optimizing unit <Decoder> ...

Optimizing unit <INSTRMEMORY> ...

Optimizing unit <controlunit> ...

Optimizing unit <ALUcontrol> ...
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_3> in Unit <MainModule> is equivalent to the following 16 FFs/Latches, which will be removed : <REGs/R2/Outp_3> <REGs/R3/Outp_3> <REGs/R6/Outp_3> <REGs/R7/Outp_3> <REGs/R14/Outp_3> <REGs/R15/Outp_3> <REGs/R17/Outp_3> <REGs/R18/Outp_3> <REGs/R19/Outp_3> <REGs/R20/Outp_3> <REGs/R22/Outp_3> <REGs/R23/Outp_3> <REGs/R26/Outp_3> <REGs/R27/Outp_3> <REGs/R28/Outp_3> <REGs/R30/Outp_3> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_5> in Unit <MainModule> is equivalent to the following 16 FFs/Latches, which will be removed : <REGs/R2/Outp_5> <REGs/R3/Outp_5> <REGs/R6/Outp_5> <REGs/R7/Outp_5> <REGs/R14/Outp_5> <REGs/R15/Outp_5> <REGs/R17/Outp_5> <REGs/R18/Outp_5> <REGs/R19/Outp_5> <REGs/R20/Outp_5> <REGs/R22/Outp_5> <REGs/R23/Outp_5> <REGs/R26/Outp_5> <REGs/R27/Outp_5> <REGs/R28/Outp_5> <REGs/R30/Outp_5> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_9> in Unit <MainModule> is equivalent to the following 13 FFs/Latches, which will be removed : <REGs/R2/Outp_9> <REGs/R3/Outp_9> <REGs/R6/Outp_9> <REGs/R7/Outp_9> <REGs/R14/Outp_9> <REGs/R15/Outp_9> <REGs/R17/Outp_9> <REGs/R18/Outp_9> <REGs/R19/Outp_9> <REGs/R20/Outp_9> <REGs/R26/Outp_9> <REGs/R27/Outp_9> <REGs/R30/Outp_9> 
INFO:Xst:2261 - The FF/Latch <REGs/R15/Outp_6> in Unit <MainModule> is equivalent to the following 13 FFs/Latches, which will be removed : <REGs/R2/Outp_6> <REGs/R3/Outp_6> <REGs/R6/Outp_6> <REGs/R7/Outp_6> <REGs/R14/Outp_6> <REGs/R17/Outp_6> <REGs/R18/Outp_6> <REGs/R19/Outp_6> <REGs/R20/Outp_6> <REGs/R22/Outp_6> <REGs/R23/Outp_6> <REGs/R28/Outp_6> <REGs/R30/Outp_6> 
INFO:Xst:2261 - The FF/Latch <REGs/R15/Outp_8> in Unit <MainModule> is equivalent to the following 8 FFs/Latches, which will be removed : <REGs/R2/Outp_8> <REGs/R3/Outp_8> <REGs/R7/Outp_8> <REGs/R14/Outp_8> <REGs/R17/Outp_8> <REGs/R18/Outp_8> <REGs/R19/Outp_8> <REGs/R30/Outp_8> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_10> in Unit <MainModule> is equivalent to the following 13 FFs/Latches, which will be removed : <REGs/R2/Outp_10> <REGs/R3/Outp_10> <REGs/R6/Outp_10> <REGs/R7/Outp_10> <REGs/R14/Outp_10> <REGs/R15/Outp_10> <REGs/R17/Outp_10> <REGs/R18/Outp_10> <REGs/R19/Outp_10> <REGs/R20/Outp_10> <REGs/R26/Outp_10> <REGs/R27/Outp_10> <REGs/R30/Outp_10> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_14> in Unit <MainModule> is equivalent to the following 12 FFs/Latches, which will be removed : <REGs/R2/Outp_14> <REGs/R3/Outp_14> <REGs/R6/Outp_14> <REGs/R7/Outp_14> <REGs/R14/Outp_14> <REGs/R15/Outp_14> <REGs/R17/Outp_14> <REGs/R18/Outp_14> <REGs/R19/Outp_14> <REGs/R20/Outp_14> <REGs/R21/Outp_14> <REGs/R30/Outp_14> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_20> in Unit <MainModule> is equivalent to the following 16 FFs/Latches, which will be removed : <REGs/R2/Outp_20> <REGs/R3/Outp_20> <REGs/R6/Outp_20> <REGs/R7/Outp_20> <REGs/R14/Outp_20> <REGs/R15/Outp_20> <REGs/R17/Outp_20> <REGs/R18/Outp_20> <REGs/R19/Outp_20> <REGs/R20/Outp_20> <REGs/R22/Outp_20> <REGs/R23/Outp_20> <REGs/R26/Outp_20> <REGs/R27/Outp_20> <REGs/R28/Outp_20> <REGs/R30/Outp_20> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_16> in Unit <MainModule> is equivalent to the following 14 FFs/Latches, which will be removed : <REGs/R2/Outp_16> <REGs/R3/Outp_16> <REGs/R6/Outp_16> <REGs/R7/Outp_16> <REGs/R14/Outp_16> <REGs/R15/Outp_16> <REGs/R17/Outp_16> <REGs/R18/Outp_16> <REGs/R19/Outp_16> <REGs/R20/Outp_16> <REGs/R23/Outp_16> <REGs/R26/Outp_16> <REGs/R27/Outp_16> <REGs/R30/Outp_16> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_17> in Unit <MainModule> is equivalent to the following 14 FFs/Latches, which will be removed : <REGs/R2/Outp_17> <REGs/R3/Outp_17> <REGs/R6/Outp_17> <REGs/R7/Outp_17> <REGs/R14/Outp_17> <REGs/R15/Outp_17> <REGs/R17/Outp_17> <REGs/R18/Outp_17> <REGs/R19/Outp_17> <REGs/R20/Outp_17> <REGs/R21/Outp_17> <REGs/R26/Outp_17> <REGs/R27/Outp_17> <REGs/R30/Outp_17> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_22> in Unit <MainModule> is equivalent to the following 14 FFs/Latches, which will be removed : <REGs/R2/Outp_22> <REGs/R3/Outp_22> <REGs/R6/Outp_22> <REGs/R7/Outp_22> <REGs/R14/Outp_22> <REGs/R15/Outp_22> <REGs/R17/Outp_22> <REGs/R18/Outp_22> <REGs/R19/Outp_22> <REGs/R20/Outp_22> <REGs/R21/Outp_22> <REGs/R26/Outp_22> <REGs/R27/Outp_22> <REGs/R30/Outp_22> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_18> in Unit <MainModule> is equivalent to the following 14 FFs/Latches, which will be removed : <REGs/R2/Outp_18> <REGs/R3/Outp_18> <REGs/R6/Outp_18> <REGs/R7/Outp_18> <REGs/R14/Outp_18> <REGs/R15/Outp_18> <REGs/R17/Outp_18> <REGs/R18/Outp_18> <REGs/R19/Outp_18> <REGs/R20/Outp_18> <REGs/R21/Outp_18> <REGs/R26/Outp_18> <REGs/R27/Outp_18> <REGs/R30/Outp_18> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_23> in Unit <MainModule> is equivalent to the following 12 FFs/Latches, which will be removed : <REGs/R2/Outp_23> <REGs/R3/Outp_23> <REGs/R6/Outp_23> <REGs/R7/Outp_23> <REGs/R14/Outp_23> <REGs/R15/Outp_23> <REGs/R17/Outp_23> <REGs/R18/Outp_23> <REGs/R19/Outp_23> <REGs/R20/Outp_23> <REGs/R21/Outp_23> <REGs/R30/Outp_23> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_19> in Unit <MainModule> is equivalent to the following 16 FFs/Latches, which will be removed : <REGs/R2/Outp_19> <REGs/R3/Outp_19> <REGs/R6/Outp_19> <REGs/R7/Outp_19> <REGs/R14/Outp_19> <REGs/R15/Outp_19> <REGs/R17/Outp_19> <REGs/R18/Outp_19> <REGs/R19/Outp_19> <REGs/R20/Outp_19> <REGs/R22/Outp_19> <REGs/R23/Outp_19> <REGs/R26/Outp_19> <REGs/R27/Outp_19> <REGs/R28/Outp_19> <REGs/R30/Outp_19> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_30> in Unit <MainModule> is equivalent to the following 16 FFs/Latches, which will be removed : <REGs/R2/Outp_30> <REGs/R3/Outp_30> <REGs/R6/Outp_30> <REGs/R7/Outp_30> <REGs/R14/Outp_30> <REGs/R15/Outp_30> <REGs/R17/Outp_30> <REGs/R18/Outp_30> <REGs/R19/Outp_30> <REGs/R20/Outp_30> <REGs/R22/Outp_30> <REGs/R23/Outp_30> <REGs/R26/Outp_30> <REGs/R27/Outp_30> <REGs/R28/Outp_30> <REGs/R30/Outp_30> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_26> in Unit <MainModule> is equivalent to the following 13 FFs/Latches, which will be removed : <REGs/R2/Outp_26> <REGs/R3/Outp_26> <REGs/R6/Outp_26> <REGs/R7/Outp_26> <REGs/R14/Outp_26> <REGs/R15/Outp_26> <REGs/R17/Outp_26> <REGs/R18/Outp_26> <REGs/R19/Outp_26> <REGs/R20/Outp_26> <REGs/R21/Outp_26> <REGs/R23/Outp_26> <REGs/R30/Outp_26> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_31> in Unit <MainModule> is equivalent to the following 17 FFs/Latches, which will be removed : <REGs/R2/Outp_31> <REGs/R3/Outp_31> <REGs/R6/Outp_31> <REGs/R7/Outp_31> <REGs/R14/Outp_31> <REGs/R15/Outp_31> <REGs/R17/Outp_31> <REGs/R18/Outp_31> <REGs/R19/Outp_31> <REGs/R20/Outp_31> <REGs/R21/Outp_31> <REGs/R22/Outp_31> <REGs/R23/Outp_31> <REGs/R26/Outp_31> <REGs/R27/Outp_31> <REGs/R28/Outp_31> <REGs/R30/Outp_31> 
INFO:Xst:2261 - The FF/Latch <REGs/R15/Outp_11> in Unit <MainModule> is equivalent to the following 12 FFs/Latches, which will be removed : <REGs/R2/Outp_11> <REGs/R3/Outp_11> <REGs/R6/Outp_11> <REGs/R7/Outp_11> <REGs/R14/Outp_11> <REGs/R17/Outp_11> <REGs/R18/Outp_11> <REGs/R19/Outp_11> <REGs/R20/Outp_11> <REGs/R21/Outp_11> <REGs/R23/Outp_11> <REGs/R30/Outp_11> 
INFO:Xst:2261 - The FF/Latch <REGs/R15/Outp_12> in Unit <MainModule> is equivalent to the following 12 FFs/Latches, which will be removed : <REGs/R2/Outp_12> <REGs/R3/Outp_12> <REGs/R6/Outp_12> <REGs/R7/Outp_12> <REGs/R14/Outp_12> <REGs/R17/Outp_12> <REGs/R18/Outp_12> <REGs/R19/Outp_12> <REGs/R20/Outp_12> <REGs/R26/Outp_12> <REGs/R27/Outp_12> <REGs/R30/Outp_12> 
INFO:Xst:2261 - The FF/Latch <REGs/R15/Outp_13> in Unit <MainModule> is equivalent to the following 15 FFs/Latches, which will be removed : <REGs/R2/Outp_13> <REGs/R3/Outp_13> <REGs/R6/Outp_13> <REGs/R7/Outp_13> <REGs/R14/Outp_13> <REGs/R17/Outp_13> <REGs/R18/Outp_13> <REGs/R19/Outp_13> <REGs/R20/Outp_13> <REGs/R22/Outp_13> <REGs/R23/Outp_13> <REGs/R26/Outp_13> <REGs/R27/Outp_13> <REGs/R28/Outp_13> <REGs/R30/Outp_13> 
INFO:Xst:2261 - The FF/Latch <REGs/R15/Outp_15> in Unit <MainModule> is equivalent to the following 8 FFs/Latches, which will be removed : <REGs/R2/Outp_15> <REGs/R3/Outp_15> <REGs/R7/Outp_15> <REGs/R14/Outp_15> <REGs/R17/Outp_15> <REGs/R18/Outp_15> <REGs/R19/Outp_15> <REGs/R30/Outp_15> 
INFO:Xst:2261 - The FF/Latch <REGs/R15/Outp_21> in Unit <MainModule> is equivalent to the following 8 FFs/Latches, which will be removed : <REGs/R2/Outp_21> <REGs/R3/Outp_21> <REGs/R7/Outp_21> <REGs/R14/Outp_21> <REGs/R17/Outp_21> <REGs/R18/Outp_21> <REGs/R19/Outp_21> <REGs/R30/Outp_21> 
INFO:Xst:2261 - The FF/Latch <REGs/R15/Outp_24> in Unit <MainModule> is equivalent to the following 8 FFs/Latches, which will be removed : <REGs/R2/Outp_24> <REGs/R3/Outp_24> <REGs/R7/Outp_24> <REGs/R14/Outp_24> <REGs/R17/Outp_24> <REGs/R18/Outp_24> <REGs/R19/Outp_24> <REGs/R30/Outp_24> 
INFO:Xst:2261 - The FF/Latch <REGs/R15/Outp_25> in Unit <MainModule> is equivalent to the following 7 FFs/Latches, which will be removed : <REGs/R2/Outp_25> <REGs/R3/Outp_25> <REGs/R14/Outp_25> <REGs/R17/Outp_25> <REGs/R18/Outp_25> <REGs/R19/Outp_25> <REGs/R30/Outp_25> 
INFO:Xst:2261 - The FF/Latch <REGs/R15/Outp_27> in Unit <MainModule> is equivalent to the following 12 FFs/Latches, which will be removed : <REGs/R2/Outp_27> <REGs/R3/Outp_27> <REGs/R6/Outp_27> <REGs/R7/Outp_27> <REGs/R14/Outp_27> <REGs/R17/Outp_27> <REGs/R18/Outp_27> <REGs/R19/Outp_27> <REGs/R20/Outp_27> <REGs/R26/Outp_27> <REGs/R27/Outp_27> <REGs/R30/Outp_27> 
INFO:Xst:2261 - The FF/Latch <REGs/R15/Outp_28> in Unit <MainModule> is equivalent to the following 13 FFs/Latches, which will be removed : <REGs/R2/Outp_28> <REGs/R3/Outp_28> <REGs/R6/Outp_28> <REGs/R7/Outp_28> <REGs/R14/Outp_28> <REGs/R17/Outp_28> <REGs/R18/Outp_28> <REGs/R19/Outp_28> <REGs/R20/Outp_28> <REGs/R21/Outp_28> <REGs/R26/Outp_28> <REGs/R27/Outp_28> <REGs/R30/Outp_28> 
INFO:Xst:2261 - The FF/Latch <REGs/R15/Outp_29> in Unit <MainModule> is equivalent to the following 11 FFs/Latches, which will be removed : <REGs/R2/Outp_29> <REGs/R3/Outp_29> <REGs/R6/Outp_29> <REGs/R7/Outp_29> <REGs/R14/Outp_29> <REGs/R17/Outp_29> <REGs/R18/Outp_29> <REGs/R19/Outp_29> <REGs/R20/Outp_29> <REGs/R21/Outp_29> <REGs/R30/Outp_29> 
INFO:Xst:2261 - The FF/Latch <REGs/R31/Outp_2> in Unit <MainModule> is equivalent to the following 16 FFs/Latches, which will be removed : <REGs/R2/Outp_2> <REGs/R3/Outp_2> <REGs/R6/Outp_2> <REGs/R7/Outp_2> <REGs/R14/Outp_2> <REGs/R15/Outp_2> <REGs/R17/Outp_2> <REGs/R18/Outp_2> <REGs/R19/Outp_2> <REGs/R20/Outp_2> <REGs/R22/Outp_2> <REGs/R23/Outp_2> <REGs/R26/Outp_2> <REGs/R27/Outp_2> <REGs/R28/Outp_2> <REGs/R30/Outp_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MainModule, actual ratio is 3.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1058_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1060_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1062_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1064_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1066_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1068_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1070_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1072_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1074_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1076_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1078_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1080_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1082_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1084_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1086_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1088_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1090_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1092_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1094_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1096_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1098_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1100_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1102_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1104_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1106_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1108_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1110_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1112_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1114_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1116_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1118_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DATAMEM/OUTS[31]_MEM_READ_DLATCH_1120_q has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2745
 Flip-Flops                                            : 2745

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MainModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2418
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 29
#      LUT2                        : 27
#      LUT3                        : 70
#      LUT4                        : 35
#      LUT5                        : 611
#      LUT6                        : 1363
#      MUXCY                       : 124
#      MUXF7                       : 30
#      VCC                         : 1
#      XORCY                       : 124
# FlipFlops/Latches                : 2812
#      FDC_1                       : 32
#      FDCE_1                      : 1141
#      FDE_1                       : 1568
#      FDPE_1                      : 4
#      LD                          : 66
#      LDP                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 161
#      IBUF                        : 1
#      OBUF                        : 96
#      OBUFT                       : 64

Device utilization summary:
---------------------------

Selected Device : 7a200tfbg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2780  out of  269200     1%  
 Number of Slice LUTs:                 2138  out of  134600     1%  
    Number used as Logic:              2138  out of  134600     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4196
   Number with an unused Flip Flop:    1416  out of   4196    33%  
   Number with an unused LUT:          2058  out of   4196    49%  
   Number of fully used LUT-FF pairs:   722  out of   4196    17%  
   Number of unique control sets:       100

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                 162  out of    285    56%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------+---------------------------------------------------+-------+
Clock Signal                                                               | Clock buffer(FF name)                             | Load  |
---------------------------------------------------------------------------+---------------------------------------------------+-------+
DATAMEM/MEM_READ_MEM_READ_OR_1362_o(DATAMEM/MEM_READ_MEM_READ_OR_1362_o1:O)| BUFG(*)(DATAMEM/OUTS[31]_MEM_READ_DLATCH_1120_q)  | 65    |
CLK                                                                        | BUFGP                                             | 2745  |
N1                                                                         | NONE(instructionmemory123/ROM_PROCESS.MEMORY<0>_5)| 1     |
maincontrolL/_n0034(maincontrolL/out1:O)                                   | NONE(*)(maincontrolL/BNEQ)                        | 1     |
---------------------------------------------------------------------------+---------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.500ns (Maximum Frequency: 133.338MHz)
   Minimum input arrival time before clock: 8.455ns
   Maximum output required time after clock: 6.667ns
   Maximum combinational path delay: 6.381ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.500ns (frequency: 133.338MHz)
  Total number of paths / destination ports: 197171601 / 5458
-------------------------------------------------------------------------
Delay:               7.500ns (Levels of Logic = 38)
  Source:            pc/d_out_5 (FF)
  Destination:       pc/d_out_31 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK falling

  Data Path: pc/d_out_5 to pc/d_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           22   0.364   0.779  pc/d_out_5 (pc/d_out_5)
     LUT5:I0->O            2   0.097   0.299  instructionmemory123/DATA<20>3_SW0 (N99)
     LUT4:I3->O          117   0.097   0.631  instructionmemory123/DATA<20>3 (instructionmemory123/DATA<20>2)
     LUT5:I2->O            1   0.097   0.511  REGs/mux2/Mmux_Y2531 (REGs/mux2/Mmux_Y253)
     LUT6:I3->O            3   0.097   0.305  REGs/mux2/Mmux_Y2539_SW0 (N93)
     LUT5:I4->O            1   0.097   0.295  REGs/mux2/Mmux_Y2539_1 (REGs/mux2/Mmux_Y2539)
     LUT6:I5->O            1   0.097   0.000  ArithmeticALU/Madd_tmp1_lut<2> (ArithmeticALU/Madd_tmp1_lut<2>)
     MUXCY:S->O            1   0.353   0.000  ArithmeticALU/Madd_tmp1_cy<2> (ArithmeticALU/Madd_tmp1_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<3> (ArithmeticALU/Madd_tmp1_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<4> (ArithmeticALU/Madd_tmp1_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<5> (ArithmeticALU/Madd_tmp1_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<6> (ArithmeticALU/Madd_tmp1_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<7> (ArithmeticALU/Madd_tmp1_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<8> (ArithmeticALU/Madd_tmp1_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<9> (ArithmeticALU/Madd_tmp1_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<10> (ArithmeticALU/Madd_tmp1_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<11> (ArithmeticALU/Madd_tmp1_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<12> (ArithmeticALU/Madd_tmp1_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<13> (ArithmeticALU/Madd_tmp1_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<14> (ArithmeticALU/Madd_tmp1_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<15> (ArithmeticALU/Madd_tmp1_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<16> (ArithmeticALU/Madd_tmp1_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<17> (ArithmeticALU/Madd_tmp1_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<18> (ArithmeticALU/Madd_tmp1_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<19> (ArithmeticALU/Madd_tmp1_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<20> (ArithmeticALU/Madd_tmp1_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<21> (ArithmeticALU/Madd_tmp1_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<22> (ArithmeticALU/Madd_tmp1_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<23> (ArithmeticALU/Madd_tmp1_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<24> (ArithmeticALU/Madd_tmp1_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<25> (ArithmeticALU/Madd_tmp1_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<26> (ArithmeticALU/Madd_tmp1_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<27> (ArithmeticALU/Madd_tmp1_cy<27>)
     XORCY:CI->O           1   0.370   0.295  ArithmeticALU/Madd_tmp1_xor<28> (ArithmeticALU/tmp1<28>)
     LUT6:I5->O            2   0.097   0.384  ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1303_o22 (ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1303_o21)
     LUT5:I3->O            3   0.097   0.305  ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1303_o24 (ALUOut_28_OBUFT)
     LUT6:I5->O            1   0.097   0.556  ArithmeticALU/zflag<31>5 (ArithmeticALU/zflag<31>5)
     LUT6:I2->O           30   0.097   0.402  ArithmeticALU/zflag<31>8 (zf)
     LUT6:I5->O            1   0.097   0.000  muxaftermux/Mmux_Z_31_o_i0[25]_MUX_1185_o11 (pcin<25>)
     FDC_1:D                   0.008          pc/d_out_25
    ----------------------------------------
    Total                      7.500ns (2.737ns logic, 4.763ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DATAMEM/MEM_READ_MEM_READ_OR_1362_o'
  Total number of paths / destination ports: 6286288 / 65
-------------------------------------------------------------------------
Offset:              8.455ns (Levels of Logic = 40)
  Source:            START (PAD)
  Destination:       DATAMEM/MEM_READ_MEM_READ_DLATCH_1059_q (LATCH)
  Destination Clock: DATAMEM/MEM_READ_MEM_READ_OR_1362_o falling

  Data Path: START to DATAMEM/MEM_READ_MEM_READ_DLATCH_1059_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           694   0.001   0.564  START_IBUF (START_IBUF)
     LUT2:I0->O            2   0.097   0.688  instructionmemory123/DATA<19>2_SW0 (N101)
     LUT6:I1->O          216   0.097   0.430  instructionmemory123/DATA<19>2 (instructionmemory123/DATA<19>1)
     LUT5:I4->O            1   0.097   0.379  REGs/mux2/Mmux_Y2531_SW1 (N295)
     LUT5:I3->O            1   0.097   0.511  REGs/mux2/Mmux_Y2531 (REGs/mux2/Mmux_Y253)
     LUT6:I3->O            3   0.097   0.305  REGs/mux2/Mmux_Y2539_SW0 (N93)
     LUT5:I4->O            1   0.097   0.295  REGs/mux2/Mmux_Y2539_2 (REGs/mux2/Mmux_Y25391)
     LUT6:I5->O            1   0.097   0.000  ArithmeticALU/Msub_tmp2_lut<2> (ArithmeticALU/Msub_tmp2_lut<2>)
     MUXCY:S->O            1   0.353   0.000  ArithmeticALU/Msub_tmp2_cy<2> (ArithmeticALU/Msub_tmp2_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<3> (ArithmeticALU/Msub_tmp2_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<4> (ArithmeticALU/Msub_tmp2_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<5> (ArithmeticALU/Msub_tmp2_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<6> (ArithmeticALU/Msub_tmp2_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<7> (ArithmeticALU/Msub_tmp2_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<8> (ArithmeticALU/Msub_tmp2_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<9> (ArithmeticALU/Msub_tmp2_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<10> (ArithmeticALU/Msub_tmp2_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<11> (ArithmeticALU/Msub_tmp2_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<12> (ArithmeticALU/Msub_tmp2_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<13> (ArithmeticALU/Msub_tmp2_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<14> (ArithmeticALU/Msub_tmp2_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<15> (ArithmeticALU/Msub_tmp2_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<16> (ArithmeticALU/Msub_tmp2_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<17> (ArithmeticALU/Msub_tmp2_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<18> (ArithmeticALU/Msub_tmp2_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<19> (ArithmeticALU/Msub_tmp2_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<20> (ArithmeticALU/Msub_tmp2_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<21> (ArithmeticALU/Msub_tmp2_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<22> (ArithmeticALU/Msub_tmp2_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<23> (ArithmeticALU/Msub_tmp2_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<24> (ArithmeticALU/Msub_tmp2_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<25> (ArithmeticALU/Msub_tmp2_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Msub_tmp2_cy<26> (ArithmeticALU/Msub_tmp2_cy<26>)
     XORCY:CI->O           1   0.370   0.295  ArithmeticALU/Msub_tmp2_xor<27> (ArithmeticALU/tmp2<27>)
     LUT5:I4->O            2   0.097   0.697  ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1310_o23 (ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1310_o22)
     LUT6:I0->O            2   0.097   0.687  N62LogicTrst1 (N62)
     LUT5:I0->O            0   0.097   0.000  DATAMEM/Mcompar_GND_1201_o_ADDR_int[31]_LessThan_245_o_lutdi3 (DATAMEM/Mcompar_GND_1201_o_ADDR_int[31]_LessThan_245_o_lutdi3)
     MUXCY:DI->O           1   0.567   0.295  DATAMEM/Mcompar_GND_1201_o_ADDR_int[31]_LessThan_245_o_cy<3> (DATAMEM/Mcompar_GND_1201_o_ADDR_int[31]_LessThan_245_o_cy<3>)
     LUT5:I4->O            2   0.097   0.299  DATAMEM/Mcompar_GND_1201_o_ADDR_int[31]_LessThan_245_o_cy<4> (DATAMEM/Mcompar_GND_1201_o_ADDR_int[31]_LessThan_245_o_cy<4>)
     LUT6:I5->O            1   0.097   0.000  DATAMEM/MEM_READ_GND_1201_o_AND_211_o1 (DATAMEM/MEM_READ_GND_1201_o_AND_211_o)
     LD:D                     -0.028          DATAMEM/MEM_READ_MEM_READ_DLATCH_1059_q
    ----------------------------------------
    Total                      8.455ns (3.007ns logic, 5.448ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 41385843 / 6603
-------------------------------------------------------------------------
Offset:              7.585ns (Levels of Logic = 40)
  Source:            START (PAD)
  Destination:       pc/d_out_31 (FF)
  Destination Clock: CLK falling

  Data Path: START to pc/d_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           694   0.001   0.564  START_IBUF (START_IBUF)
     LUT2:I0->O            2   0.097   0.688  instructionmemory123/DATA<19>2_SW0 (N101)
     LUT6:I1->O          216   0.097   0.430  instructionmemory123/DATA<19>2 (instructionmemory123/DATA<19>1)
     LUT5:I4->O            1   0.097   0.379  REGs/mux2/Mmux_Y2531_SW1 (N295)
     LUT5:I3->O            1   0.097   0.511  REGs/mux2/Mmux_Y2531 (REGs/mux2/Mmux_Y253)
     LUT6:I3->O            3   0.097   0.305  REGs/mux2/Mmux_Y2539_SW0 (N93)
     LUT5:I4->O            1   0.097   0.295  REGs/mux2/Mmux_Y2539_1 (REGs/mux2/Mmux_Y2539)
     LUT6:I5->O            1   0.097   0.000  ArithmeticALU/Madd_tmp1_lut<2> (ArithmeticALU/Madd_tmp1_lut<2>)
     MUXCY:S->O            1   0.353   0.000  ArithmeticALU/Madd_tmp1_cy<2> (ArithmeticALU/Madd_tmp1_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<3> (ArithmeticALU/Madd_tmp1_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<4> (ArithmeticALU/Madd_tmp1_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<5> (ArithmeticALU/Madd_tmp1_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<6> (ArithmeticALU/Madd_tmp1_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<7> (ArithmeticALU/Madd_tmp1_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<8> (ArithmeticALU/Madd_tmp1_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<9> (ArithmeticALU/Madd_tmp1_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<10> (ArithmeticALU/Madd_tmp1_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<11> (ArithmeticALU/Madd_tmp1_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<12> (ArithmeticALU/Madd_tmp1_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<13> (ArithmeticALU/Madd_tmp1_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<14> (ArithmeticALU/Madd_tmp1_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<15> (ArithmeticALU/Madd_tmp1_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<16> (ArithmeticALU/Madd_tmp1_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<17> (ArithmeticALU/Madd_tmp1_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<18> (ArithmeticALU/Madd_tmp1_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<19> (ArithmeticALU/Madd_tmp1_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<20> (ArithmeticALU/Madd_tmp1_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<21> (ArithmeticALU/Madd_tmp1_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<22> (ArithmeticALU/Madd_tmp1_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<23> (ArithmeticALU/Madd_tmp1_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<24> (ArithmeticALU/Madd_tmp1_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<25> (ArithmeticALU/Madd_tmp1_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<26> (ArithmeticALU/Madd_tmp1_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<27> (ArithmeticALU/Madd_tmp1_cy<27>)
     XORCY:CI->O           1   0.370   0.295  ArithmeticALU/Madd_tmp1_xor<28> (ArithmeticALU/tmp1<28>)
     LUT6:I5->O            2   0.097   0.384  ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1303_o22 (ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1303_o21)
     LUT5:I3->O            3   0.097   0.305  ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1303_o24 (ALUOut_28_OBUFT)
     LUT6:I5->O            1   0.097   0.556  ArithmeticALU/zflag<31>5 (ArithmeticALU/zflag<31>5)
     LUT6:I2->O           30   0.097   0.402  ArithmeticALU/zflag<31>8 (zf)
     LUT6:I5->O            1   0.097   0.000  muxaftermux/Mmux_Z_31_o_i0[25]_MUX_1185_o11 (pcin<25>)
     FDC_1:D                   0.008          pc/d_out_25
    ----------------------------------------
    Total                      7.585ns (2.471ns logic, 5.114ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'N1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.382ns (Levels of Logic = 2)
  Source:            START (PAD)
  Destination:       instructionmemory123/ROM_PROCESS.MEMORY<0>_5 (LATCH)
  Destination Clock: N1 falling

  Data Path: START to instructionmemory123/ROM_PROCESS.MEMORY<0>_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           694   0.001   0.464  START_IBUF (START_IBUF)
     INV:I->O            481   0.113   0.455  startdash1_INV_0 (startdash)
     LDP:PRE                   0.349          instructionmemory123/ROM_PROCESS.MEMORY<0>_5
    ----------------------------------------
    Total                      1.382ns (0.463ns logic, 0.919ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'maincontrolL/_n0034'
  Total number of paths / destination ports: 19 / 1
-------------------------------------------------------------------------
Offset:              2.804ns (Levels of Logic = 5)
  Source:            START (PAD)
  Destination:       maincontrolL/BNEQ (LATCH)
  Destination Clock: maincontrolL/_n0034 falling

  Data Path: START to maincontrolL/BNEQ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           694   0.001   0.741  START_IBUF (START_IBUF)
     LUT4:I0->O           15   0.097   0.576  instructionmemory123/DATA<0>61 (instructionmemory123/DATA<0>_bdd12)
     LUT6:I3->O            3   0.097   0.305  instructionmemory123/DATA<26>11 (instructionmemory123/DATA<26>_bdd0)
     LUT6:I5->O           57   0.097   0.794  instructionmemory123/DATA<26>1 (instructionmemoryOutt<26>)
     LUT5:I0->O           33   0.097   0.000  maincontrolL/GND_1079_o_GND_1079_o_Select_19_o<5>1 (maincontrolL/GND_1079_o_GND_1079_o_Select_19_o)
     LD:D                     -0.028          maincontrolL/BNEQ
    ----------------------------------------
    Total                      2.804ns (0.389ns logic, 2.415ns route)
                                       (13.9% logic, 86.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 918528 / 128
-------------------------------------------------------------------------
Offset:              6.296ns (Levels of Logic = 39)
  Source:            pc/d_out_5 (FF)
  Destination:       ALUOut<31> (PAD)
  Source Clock:      CLK falling

  Data Path: pc/d_out_5 to ALUOut<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           22   0.364   0.779  pc/d_out_5 (pc/d_out_5)
     LUT5:I0->O            2   0.097   0.299  instructionmemory123/DATA<20>3_SW0 (N99)
     LUT4:I3->O          117   0.097   0.631  instructionmemory123/DATA<20>3 (instructionmemory123/DATA<20>2)
     LUT5:I2->O            1   0.097   0.511  REGs/mux2/Mmux_Y2531 (REGs/mux2/Mmux_Y253)
     LUT6:I3->O            3   0.097   0.305  REGs/mux2/Mmux_Y2539_SW0 (N93)
     LUT5:I4->O            1   0.097   0.295  REGs/mux2/Mmux_Y2539_1 (REGs/mux2/Mmux_Y2539)
     LUT6:I5->O            1   0.097   0.000  ArithmeticALU/Madd_tmp1_lut<2> (ArithmeticALU/Madd_tmp1_lut<2>)
     MUXCY:S->O            1   0.353   0.000  ArithmeticALU/Madd_tmp1_cy<2> (ArithmeticALU/Madd_tmp1_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<3> (ArithmeticALU/Madd_tmp1_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<4> (ArithmeticALU/Madd_tmp1_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<5> (ArithmeticALU/Madd_tmp1_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<6> (ArithmeticALU/Madd_tmp1_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<7> (ArithmeticALU/Madd_tmp1_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<8> (ArithmeticALU/Madd_tmp1_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<9> (ArithmeticALU/Madd_tmp1_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<10> (ArithmeticALU/Madd_tmp1_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<11> (ArithmeticALU/Madd_tmp1_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<12> (ArithmeticALU/Madd_tmp1_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<13> (ArithmeticALU/Madd_tmp1_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<14> (ArithmeticALU/Madd_tmp1_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<15> (ArithmeticALU/Madd_tmp1_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<16> (ArithmeticALU/Madd_tmp1_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<17> (ArithmeticALU/Madd_tmp1_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<18> (ArithmeticALU/Madd_tmp1_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<19> (ArithmeticALU/Madd_tmp1_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<20> (ArithmeticALU/Madd_tmp1_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<21> (ArithmeticALU/Madd_tmp1_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<22> (ArithmeticALU/Madd_tmp1_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<23> (ArithmeticALU/Madd_tmp1_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<24> (ArithmeticALU/Madd_tmp1_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<25> (ArithmeticALU/Madd_tmp1_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<26> (ArithmeticALU/Madd_tmp1_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<27> (ArithmeticALU/Madd_tmp1_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<28> (ArithmeticALU/Madd_tmp1_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<29> (ArithmeticALU/Madd_tmp1_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<30> (ArithmeticALU/Madd_tmp1_cy<30>)
     XORCY:CI->O           1   0.370   0.295  ArithmeticALU/Madd_tmp1_xor<31> (ArithmeticALU/tmp1<31>)
     LUT6:I5->O            2   0.097   0.383  ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1282_o22 (ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1282_o22)
     LUT5:I3->O            3   0.097   0.289  ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1282_o24 (ALUOut_31_OBUFT)
     OBUFT:I->O                0.000          ALUOut_31_OBUFT (ALUOut<31>)
    ----------------------------------------
    Total                      6.296ns (2.507ns logic, 3.789ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'N1'
  Total number of paths / destination ports: 187492 / 96
-------------------------------------------------------------------------
Offset:              6.667ns (Levels of Logic = 40)
  Source:            instructionmemory123/ROM_PROCESS.MEMORY<0>_5 (LATCH)
  Destination:       ALUOut<31> (PAD)
  Source Clock:      N1 falling

  Data Path: instructionmemory123/ROM_PROCESS.MEMORY<0>_5 to ALUOut<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q             19   0.472   0.379  instructionmemory123/ROM_PROCESS.MEMORY<0>_5 (instructionmemory123/ROM_PROCESS.MEMORY<0>_5)
     LUT2:I1->O            2   0.097   0.688  instructionmemory123/DATA<19>2_SW0 (N101)
     LUT6:I1->O          216   0.097   0.430  instructionmemory123/DATA<19>2 (instructionmemory123/DATA<19>1)
     LUT5:I4->O            1   0.097   0.379  REGs/mux2/Mmux_Y2531_SW1 (N295)
     LUT5:I3->O            1   0.097   0.511  REGs/mux2/Mmux_Y2531 (REGs/mux2/Mmux_Y253)
     LUT6:I3->O            3   0.097   0.305  REGs/mux2/Mmux_Y2539_SW0 (N93)
     LUT5:I4->O            1   0.097   0.295  REGs/mux2/Mmux_Y2539_1 (REGs/mux2/Mmux_Y2539)
     LUT6:I5->O            1   0.097   0.000  ArithmeticALU/Madd_tmp1_lut<2> (ArithmeticALU/Madd_tmp1_lut<2>)
     MUXCY:S->O            1   0.353   0.000  ArithmeticALU/Madd_tmp1_cy<2> (ArithmeticALU/Madd_tmp1_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<3> (ArithmeticALU/Madd_tmp1_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<4> (ArithmeticALU/Madd_tmp1_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<5> (ArithmeticALU/Madd_tmp1_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<6> (ArithmeticALU/Madd_tmp1_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<7> (ArithmeticALU/Madd_tmp1_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<8> (ArithmeticALU/Madd_tmp1_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<9> (ArithmeticALU/Madd_tmp1_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<10> (ArithmeticALU/Madd_tmp1_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<11> (ArithmeticALU/Madd_tmp1_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<12> (ArithmeticALU/Madd_tmp1_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<13> (ArithmeticALU/Madd_tmp1_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<14> (ArithmeticALU/Madd_tmp1_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<15> (ArithmeticALU/Madd_tmp1_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<16> (ArithmeticALU/Madd_tmp1_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<17> (ArithmeticALU/Madd_tmp1_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<18> (ArithmeticALU/Madd_tmp1_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<19> (ArithmeticALU/Madd_tmp1_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<20> (ArithmeticALU/Madd_tmp1_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<21> (ArithmeticALU/Madd_tmp1_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<22> (ArithmeticALU/Madd_tmp1_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<23> (ArithmeticALU/Madd_tmp1_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<24> (ArithmeticALU/Madd_tmp1_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<25> (ArithmeticALU/Madd_tmp1_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<26> (ArithmeticALU/Madd_tmp1_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<27> (ArithmeticALU/Madd_tmp1_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<28> (ArithmeticALU/Madd_tmp1_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<29> (ArithmeticALU/Madd_tmp1_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<30> (ArithmeticALU/Madd_tmp1_cy<30>)
     XORCY:CI->O           1   0.370   0.295  ArithmeticALU/Madd_tmp1_xor<31> (ArithmeticALU/tmp1<31>)
     LUT6:I5->O            2   0.097   0.383  ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1282_o22 (ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1282_o22)
     LUT5:I3->O            3   0.097   0.289  ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1282_o24 (ALUOut_31_OBUFT)
     OBUFT:I->O                0.000          ALUOut_31_OBUFT (ALUOut<31>)
    ----------------------------------------
    Total                      6.667ns (2.712ns logic, 3.955ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DATAMEM/MEM_READ_MEM_READ_OR_1362_o'
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 2)
  Source:            DATAMEM/MEM_READ_MEM_READ_DLATCH_1059_q (LATCH)
  Destination:       DataMemOut<31> (PAD)
  Source Clock:      DATAMEM/MEM_READ_MEM_READ_OR_1362_o falling

  Data Path: DATAMEM/MEM_READ_MEM_READ_DLATCH_1059_q to DataMemOut<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              33   0.472   0.386  DATAMEM/MEM_READ_MEM_READ_DLATCH_1059_q (DATAMEM/MEM_READ_MEM_READ_DLATCH_1059_q)
     INV:I->O             32   0.113   0.386  DATAMEM/MEM_READ_MEM_READ_DLATCH_1059_q_inv1_INV_0 (DATAMEM/MEM_READ_MEM_READ_DLATCH_1059_q_inv)
     OBUFT:T->O                0.000          DataMemOut_31_OBUFT (DataMemOut<31>)
    ----------------------------------------
    Total                      1.357ns (0.585ns logic, 0.772ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 187492 / 96
-------------------------------------------------------------------------
Delay:               6.381ns (Levels of Logic = 41)
  Source:            START (PAD)
  Destination:       ALUOut<31> (PAD)

  Data Path: START to ALUOut<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           694   0.001   0.564  START_IBUF (START_IBUF)
     LUT2:I0->O            2   0.097   0.688  instructionmemory123/DATA<19>2_SW0 (N101)
     LUT6:I1->O          216   0.097   0.430  instructionmemory123/DATA<19>2 (instructionmemory123/DATA<19>1)
     LUT5:I4->O            1   0.097   0.379  REGs/mux2/Mmux_Y2531_SW1 (N295)
     LUT5:I3->O            1   0.097   0.511  REGs/mux2/Mmux_Y2531 (REGs/mux2/Mmux_Y253)
     LUT6:I3->O            3   0.097   0.305  REGs/mux2/Mmux_Y2539_SW0 (N93)
     LUT5:I4->O            1   0.097   0.295  REGs/mux2/Mmux_Y2539_1 (REGs/mux2/Mmux_Y2539)
     LUT6:I5->O            1   0.097   0.000  ArithmeticALU/Madd_tmp1_lut<2> (ArithmeticALU/Madd_tmp1_lut<2>)
     MUXCY:S->O            1   0.353   0.000  ArithmeticALU/Madd_tmp1_cy<2> (ArithmeticALU/Madd_tmp1_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<3> (ArithmeticALU/Madd_tmp1_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<4> (ArithmeticALU/Madd_tmp1_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<5> (ArithmeticALU/Madd_tmp1_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<6> (ArithmeticALU/Madd_tmp1_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<7> (ArithmeticALU/Madd_tmp1_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<8> (ArithmeticALU/Madd_tmp1_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<9> (ArithmeticALU/Madd_tmp1_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<10> (ArithmeticALU/Madd_tmp1_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<11> (ArithmeticALU/Madd_tmp1_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<12> (ArithmeticALU/Madd_tmp1_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<13> (ArithmeticALU/Madd_tmp1_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<14> (ArithmeticALU/Madd_tmp1_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<15> (ArithmeticALU/Madd_tmp1_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<16> (ArithmeticALU/Madd_tmp1_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<17> (ArithmeticALU/Madd_tmp1_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<18> (ArithmeticALU/Madd_tmp1_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<19> (ArithmeticALU/Madd_tmp1_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<20> (ArithmeticALU/Madd_tmp1_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<21> (ArithmeticALU/Madd_tmp1_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<22> (ArithmeticALU/Madd_tmp1_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<23> (ArithmeticALU/Madd_tmp1_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<24> (ArithmeticALU/Madd_tmp1_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<25> (ArithmeticALU/Madd_tmp1_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<26> (ArithmeticALU/Madd_tmp1_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<27> (ArithmeticALU/Madd_tmp1_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<28> (ArithmeticALU/Madd_tmp1_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<29> (ArithmeticALU/Madd_tmp1_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  ArithmeticALU/Madd_tmp1_cy<30> (ArithmeticALU/Madd_tmp1_cy<30>)
     XORCY:CI->O           1   0.370   0.295  ArithmeticALU/Madd_tmp1_xor<31> (ArithmeticALU/tmp1<31>)
     LUT6:I5->O            2   0.097   0.383  ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1282_o22 (ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1282_o22)
     LUT5:I3->O            3   0.097   0.289  ArithmeticALU/Mmux_Z_33_o_data1[31]_MUX_1282_o24 (ALUOut_31_OBUFT)
     OBUFT:I->O                0.000          ALUOut_31_OBUFT (ALUOut<31>)
    ----------------------------------------
    Total                      6.381ns (2.241ns logic, 4.140ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |         |         |    7.500|         |
DATAMEM/MEM_READ_MEM_READ_OR_1362_o|         |         |    1.367|         |
N1                                 |         |         |    7.871|         |
maincontrolL/_n0034                |         |         |    1.848|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DATAMEM/MEM_READ_MEM_READ_OR_1362_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    8.369|         |
N1             |         |         |    8.740|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock maincontrolL/_n0034
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.901|         |
N1             |         |         |    3.198|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 37.18 secs
 
--> 

Total memory usage is 4691300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   78 (   0 filtered)
Number of infos    :   31 (   0 filtered)

