{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499275909792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499275909792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 14:31:49 2017 " "Processing started: Wed Jul 05 14:31:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499275909792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499275909792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RacingGame -c RacingGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off RacingGame -c RacingGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499275909792 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499275910241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux81.v 1 1 " "Found 1 design units, including 1 entities, in source file mux81.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux81 " "Found entity 1: Mux81" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-1 " "Found entity 1: mux4-1" {  } { { "mux4-1.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/mux4-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_carrinho.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mov_carrinho.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mov_carrinho " "Found entity 1: mov_carrinho" {  } { { "mov_carrinho.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/mov_carrinho.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificadorcomcarro.v 1 1 " "Found 1 design units, including 1 entities, in source file verificadorcomcarro.v" { { "Info" "ISGN_ENTITY_NAME" "1 VerificadorComCarro " "Found entity 1: VerificadorComCarro" {  } { { "VerificadorComCarro.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VerificadorComCarro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.v 1 1 " "Found 1 design units, including 1 entities, in source file reg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg8 " "Found entity 1: Reg8" {  } { { "Reg8.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Reg8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlematriz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlematriz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControleMatriz " "Found entity 1: ControleMatriz" {  } { { "ControleMatriz.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/ControleMatriz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lifes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lifes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lifes " "Found entity 1: lifes" {  } { { "lifes.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/lifes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carregisters.bdf 1 1 " "Found 1 design units, including 1 entities, in source file carregisters.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CarRegisters " "Found entity 1: CarRegisters" {  } { { "CarRegisters.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/CarRegisters.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "livescounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file livescounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LivesCounter " "Found entity 1: LivesCounter" {  } { { "LivesCounter.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/LivesCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testematriz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testematriz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteMatriz " "Found entity 1: TesteMatriz" {  } { { "TesteMatriz.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/TesteMatriz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv100khz.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv100khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv100khz " "Found entity 1: fdiv100khz" {  } { { "fdiv100khz.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv100khz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv100kto1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv100kto1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv100kto1 " "Found entity 1: fdiv100kto1" {  } { { "fdiv100kto1hz.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv100kto1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "racinggame.bdf 1 1 " "Found 1 design units, including 1 entities, in source file racinggame.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RacingGame " "Found entity 1: RacingGame" {  } { { "RacingGame.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/RacingGame.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pistareg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pistareg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PistaReg " "Found entity 1: PistaReg" {  } { { "PistaReg.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pistaverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file pistaverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 PistaVerilog " "Found entity 1: PistaVerilog" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux18.v 1 1 " "Found 1 design units, including 1 entities, in source file demux18.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeMux18 " "Found entity 1: DeMux18" {  } { { "DeMux18.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/DeMux18.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velsdivider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file velsdivider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VelsDivider " "Found entity 1: VelsDivider" {  } { { "VelsDivider.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910379 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fdiv_test.v " "Can't analyze file -- file fdiv_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1499275910387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_05.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_05.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_05 " "Found entity 1: fdiv_05" {  } { { "fdiv_05.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_05.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_025.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_025.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_025 " "Found entity 1: fdiv_025" {  } { { "fdiv_025.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_025.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_1 " "Found entity 1: fdiv_1" {  } { { "fdiv_1.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_2.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_2 " "Found entity 1: fdiv_2" {  } { { "fdiv_2.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_000.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_000.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_000 " "Found entity 1: fdiv_000" {  } { { "fdiv_000.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_0125.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_0125.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_0125 " "Found entity 1: fdiv_0125" {  } { { "fdiv_0125.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_0125.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_4.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_4 " "Found entity 1: fdiv_4" {  } { { "fdiv_4.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_8.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_8 " "Found entity 1: fdiv_8" {  } { { "fdiv_8.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_16.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_16 " "Found entity 1: fdiv_16" {  } { { "fdiv_16.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_32.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv_32 " "Found entity 1: fdiv_32" {  } { { "fdiv_32.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/fdiv_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codfdeprio.v 1 1 " "Found 1 design units, including 1 entities, in source file codfdeprio.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodfDePrio " "Found entity 1: CodfDePrio" {  } { { "CodfDePrio.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/CodfDePrio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499275910435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499275910435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499275910487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleMatriz ControleMatriz:inst " "Elaborating entity \"ControleMatriz\" for hierarchy \"ControleMatriz:inst\"" {  } { { "test.bdf" "inst" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10376 -23600 -23432 -10152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910510 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Reg8 inst43 " "Block or symbol \"Reg8\" of instance \"inst43\" overlaps another block or symbol" {  } { { "ControleMatriz.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/ControleMatriz.bdf" { { 1064 544 704 1176 "inst43" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1499275910512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VerificadorComCarro ControleMatriz:inst\|VerificadorComCarro:inst52 " "Elaborating entity \"VerificadorComCarro\" for hierarchy \"ControleMatriz:inst\|VerificadorComCarro:inst52\"" {  } { { "ControleMatriz.bdf" "inst52" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/ControleMatriz.bdf" { { 1688 736 904 1768 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg8 ControleMatriz:inst\|Reg8:inst51 " "Elaborating entity \"Reg8\" for hierarchy \"ControleMatriz:inst\|Reg8:inst51\"" {  } { { "ControleMatriz.bdf" "inst51" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/ControleMatriz.bdf" { { 1688 536 696 1800 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv100khz ControleMatriz:inst\|fdiv100khz:inst36 " "Elaborating entity \"fdiv100khz\" for hierarchy \"ControleMatriz:inst\|fdiv100khz:inst36\"" {  } { { "ControleMatriz.bdf" "inst36" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/ControleMatriz.bdf" { { 1360 -40 104 1440 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VelsDivider VelsDivider:inst26 " "Elaborating entity \"VelsDivider\" for hierarchy \"VelsDivider:inst26\"" {  } { { "test.bdf" "inst26" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10320 -24208 -24048 -10192 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux81 VelsDivider:inst26\|Mux81:inst3 " "Elaborating entity \"Mux81\" for hierarchy \"VelsDivider:inst26\|Mux81:inst3\"" {  } { { "VelsDivider.bdf" "inst3" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -1272 -1488 -1344 -1064 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910538 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d0 Mux81.v(8) " "Verilog HDL Always Construct warning at Mux81.v(8): variable \"d0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499275910540 "|Mux81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d1 Mux81.v(9) " "Verilog HDL Always Construct warning at Mux81.v(9): variable \"d1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499275910541 "|Mux81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d2 Mux81.v(10) " "Verilog HDL Always Construct warning at Mux81.v(10): variable \"d2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499275910541 "|Mux81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d3 Mux81.v(11) " "Verilog HDL Always Construct warning at Mux81.v(11): variable \"d3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499275910541 "|Mux81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d4 Mux81.v(12) " "Verilog HDL Always Construct warning at Mux81.v(12): variable \"d4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499275910541 "|Mux81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d5 Mux81.v(13) " "Verilog HDL Always Construct warning at Mux81.v(13): variable \"d5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499275910541 "|Mux81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d6 Mux81.v(14) " "Verilog HDL Always Construct warning at Mux81.v(14): variable \"d6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499275910541 "|Mux81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d7 Mux81.v(15) " "Verilog HDL Always Construct warning at Mux81.v(15): variable \"d7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499275910541 "|Mux81"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_000 VelsDivider:inst26\|fdiv_000:inst " "Elaborating entity \"fdiv_000\" for hierarchy \"VelsDivider:inst26\|fdiv_000:inst\"" {  } { { "VelsDivider.bdf" "inst" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -1336 -1824 -1680 -1256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux18 VelsDivider:inst26\|DeMux18:inst2 " "Elaborating entity \"DeMux18\" for hierarchy \"VelsDivider:inst26\|DeMux18:inst2\"" {  } { { "VelsDivider.bdf" "inst2" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -1264 -2072 -1952 -1088 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_025 VelsDivider:inst26\|fdiv_025:inst7 " "Elaborating entity \"fdiv_025\" for hierarchy \"VelsDivider:inst26\|fdiv_025:inst7\"" {  } { { "VelsDivider.bdf" "inst7" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -1240 -1824 -1680 -1160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_05 VelsDivider:inst26\|fdiv_05:inst8 " "Elaborating entity \"fdiv_05\" for hierarchy \"VelsDivider:inst26\|fdiv_05:inst8\"" {  } { { "VelsDivider.bdf" "inst8" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -1144 -1824 -1680 -1064 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_1 VelsDivider:inst26\|fdiv_1:inst9 " "Elaborating entity \"fdiv_1\" for hierarchy \"VelsDivider:inst26\|fdiv_1:inst9\"" {  } { { "VelsDivider.bdf" "inst9" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -1048 -1824 -1680 -968 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_2 VelsDivider:inst26\|fdiv_2:inst10 " "Elaborating entity \"fdiv_2\" for hierarchy \"VelsDivider:inst26\|fdiv_2:inst10\"" {  } { { "VelsDivider.bdf" "inst10" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -952 -1824 -1680 -872 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_4 VelsDivider:inst26\|fdiv_4:inst11 " "Elaborating entity \"fdiv_4\" for hierarchy \"VelsDivider:inst26\|fdiv_4:inst11\"" {  } { { "VelsDivider.bdf" "inst11" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -856 -1824 -1680 -776 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_8 VelsDivider:inst26\|fdiv_8:inst12 " "Elaborating entity \"fdiv_8\" for hierarchy \"VelsDivider:inst26\|fdiv_8:inst12\"" {  } { { "VelsDivider.bdf" "inst12" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -760 -1824 -1680 -680 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv_32 VelsDivider:inst26\|fdiv_32:inst14 " "Elaborating entity \"fdiv_32\" for hierarchy \"VelsDivider:inst26\|fdiv_32:inst14\"" {  } { { "VelsDivider.bdf" "inst14" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/VelsDivider.bdf" { { -656 -1824 -1680 -576 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodfDePrio CodfDePrio:inst2 " "Elaborating entity \"CodfDePrio\" for hierarchy \"CodfDePrio:inst2\"" {  } { { "test.bdf" "inst2" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10280 -24528 -24368 -10200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mov_carrinho mov_carrinho:inst8 " "Elaborating entity \"mov_carrinho\" for hierarchy \"mov_carrinho:inst8\"" {  } { { "test.bdf" "inst8" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10208 -23784 -23648 -10080 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4-1 mov_carrinho:inst8\|mux4-1:inst6 " "Elaborating entity \"mux4-1\" for hierarchy \"mov_carrinho:inst8\|mux4-1:inst6\"" {  } { { "mov_carrinho.bdf" "inst6" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/mov_carrinho.bdf" { { 1096 -568 -432 1224 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PistaVerilog PistaVerilog:inst1 " "Elaborating entity \"PistaVerilog\" for hierarchy \"PistaVerilog:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10408 -23800 -23640 -10328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910591 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[0\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[0\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910595 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[1\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[1\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[2\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[2\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[3\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[3\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910596 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[4\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[4\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[5\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[5\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910597 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[6\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[6\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[7\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[7\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910598 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[8\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[8\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[9\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[9\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910599 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[10\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[10\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[11\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[11\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910600 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[12\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[12\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[13\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[13\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[14\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[14\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910601 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[15\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[15\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[16\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[16\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910602 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[17\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[17\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[18\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[18\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910603 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[19\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[19\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[20\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[20\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910604 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[21\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[21\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[22\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[22\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[23\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[23\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910605 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[24\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[24\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[25\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[25\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910606 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[26\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[26\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[27\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[27\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910607 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[28\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[28\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910608 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[29\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[29\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910609 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910609 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910609 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910609 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910609 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910609 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910609 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910609 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[30\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[30\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910609 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910609 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910609 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910609 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910609 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910609 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910610 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910610 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[31\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[31\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910610 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910610 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910610 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910610 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910610 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910610 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910610 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910611 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[32\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[32\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910611 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910611 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910611 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910611 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910611 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910611 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910611 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910611 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[33\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[33\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910611 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910612 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910612 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910612 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910612 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910612 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910612 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910612 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[34\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[34\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910612 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910612 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910613 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910613 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910613 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910613 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910613 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910613 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[35\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[35\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910613 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910613 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910613 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910613 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910614 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910614 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910614 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910614 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[36\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[36\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910614 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910614 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910614 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910614 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910614 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910614 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910615 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910615 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[37\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[37\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910615 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910615 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910615 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910615 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910615 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910615 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910615 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910615 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[38\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[38\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910616 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910616 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910616 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910616 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910616 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910616 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910616 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910616 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[39\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[39\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910616 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910616 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910617 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910617 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910617 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910617 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910617 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910617 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[40\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[40\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910617 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910617 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910617 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910617 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910618 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910618 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910618 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910618 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[41\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[41\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910618 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910618 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910618 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910618 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910618 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910619 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910619 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910619 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[42\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[42\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910619 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910619 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910619 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910619 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910619 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910619 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910619 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910620 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[43\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[43\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910620 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910620 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910620 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910620 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910620 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910620 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910620 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910620 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[44\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[44\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910620 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910620 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910620 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910621 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910621 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910621 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910621 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910621 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[45\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[45\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910621 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910621 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910621 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910621 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910621 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910621 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[46\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[46\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[47\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[47\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910622 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[48\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[48\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[49\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[49\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910623 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[50\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[50\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[51\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[51\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910624 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[52\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[52\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[53\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[53\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910625 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[54\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[54\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[55\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[55\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910626 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[56\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[56\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[57\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[57\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910627 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[58\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[58\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[59\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[59\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910628 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[60\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[60\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[61\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[61\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910629 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910630 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910630 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910630 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910630 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[62\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[62\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910630 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[0\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[0\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910630 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[1\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[1\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910630 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[2\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[2\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910630 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[3\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[3\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910630 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[4\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[4\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910630 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[5\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[5\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910630 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[6\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[6\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910630 "|PistaVerilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pista\[63\]\[7\] PistaVerilog.v(149) " "Inferred latch for \"pista\[63\]\[7\]\" at PistaVerilog.v(149)" {  } { { "PistaVerilog.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/PistaVerilog.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499275910630 "|PistaVerilog"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:inst9213 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:inst9213\"" {  } { { "test.bdf" "inst9213" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10088 -23096 -22936 -10008 "inst9213" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:inst433 " "Elaborating entity \"Contador\" for hierarchy \"Contador:inst433\"" {  } { { "test.bdf" "inst433" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10144 -23376 -23208 -10064 "inst433" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contador.v(12) " "Verilog HDL assignment warning at Contador.v(12): truncated value with size 32 to match size of target (8)" {  } { { "Contador.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Contador.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499275910638 "|test|Contador:inst433"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LivesCounter LivesCounter:inst11 " "Elaborating entity \"LivesCounter\" for hierarchy \"LivesCounter:inst11\"" {  } { { "test.bdf" "inst11" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10048 -23784 -23648 -9952 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499275910643 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "VelsDivider:inst26\|Mux81:inst3\|Mux0 " "Found clock multiplexer VelsDivider:inst26\|Mux81:inst3\|Mux0" {  } { { "Mux81.v" "" { Text "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/Mux81.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1499275910868 "|test|VelsDivider:inst26|Mux81:inst3|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1499275910868 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[7\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1499275911463 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1499275911463 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[8\] VCC pin " "The pin \"GPIO_1\[8\]\" is fed by VCC" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1499275911465 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[9\] VCC pin " "The pin \"GPIO_1\[9\]\" is fed by VCC" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1499275911465 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1499275911465 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LivesCounter.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/LivesCounter.bdf" { { 160 312 376 240 "inst1" "" } } } } { "LivesCounter.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/LivesCounter.bdf" { { 160 160 224 240 "inst" "" } } } } { "LivesCounter.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/LivesCounter.bdf" { { 160 464 528 240 "inst2" "" } } } } { "mov_carrinho.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/mov_carrinho.bdf" { { 736 -368 -304 816 "inst12" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1499275911484 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1499275911484 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "test.bdf" "" { Schematic "C:/Users/Abdullah/Documents/GitHub/RacingGameDC/ProjetoFinalCD/test.bdf" { { -10272 -23416 -23240 -10256 "GPIO_1\[8..9\]" "" } { -10352 -23416 -23240 -10336 "GPIO_1\[10\]" "" } { -10336 -23416 -23240 -10320 "GPIO_1\[11\]" "" } { -10320 -23416 -23240 -10304 "GPIO_1\[12\]" "" } { -10304 -23416 -23240 -10288 "GPIO_1\[13\]" "" } { -10288 -23416 -23240 -10272 "GPIO_1\[0..7\]" "" } { -10256 -23416 -23240 -10240 "GPIO_1\[14\]" "" } { -10240 -23416 -23240 -10224 "GPIO_1\[15\]" "" } { -10224 -23416 -23240 -10208 "GPIO_1\[16\]" "" } { -10208 -23416 -23240 -10192 "GPIO_1\[17\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275911674 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1499275911674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499275912745 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499275912745 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "774 " "Implemented 774 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499275912931 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499275912931 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1499275912931 ""} { "Info" "ICUT_CUT_TM_LCELLS" "712 " "Implemented 712 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499275912931 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499275912931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499275913012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 14:31:53 2017 " "Processing ended: Wed Jul 05 14:31:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499275913012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499275913012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499275913012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499275913012 ""}
