# Layout

This folder contains the physical layout of the two-stage Operational Amplifier designed using Cadence Virtuoso 90nm technology.

## ğŸ§± Overview
The layout was created after schematic-level verification and includes:
- Proper device sizing
- Matching techniques
- Symmetric layout for differential stages
- Guard rings and shielding (if used)

## ğŸ“ Contents
- `opamp_layout.png` â€“ Screenshot of the final layout
- `drc_result.png` â€“ DRC check result image (optional)
- `lvs_result.png` â€“ LVS result image (optional)
- `layout_notes.pdf` â€“ Notes or report on layout constraints and challenges (optional)

## ğŸ› ï¸ Tool Used
- Cadence Virtuoso Layout Editor
- PDK: 90nm CMOS

## ğŸ“Œ Highlights
- DRC Clean âœ…
- LVS Matched âœ…
- Area Efficient ğŸŒŸ

## ğŸ“ Tip
Ensure that parasitic capacitances are minimized, especially at the output node.
