// Seed: 3754047637
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_14;
  assign id_7 = -1;
  wire id_15;
endmodule
module module_1;
  supply0 id_1;
  tri0 id_2;
  initial begin : LABEL_0
    {id_1, id_2, -1, -1, 1} = id_1;
  end
  wor  id_3 = id_1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_1,
      id_2,
      id_2,
      id_2
  );
endmodule
